<stg><name>convolution</name>


<trans_list>

<trans id="1150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="4" to="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="266" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %filter_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %filter

]]></Node>
<StgValue><ssdm name="filter_read"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0198896, i32 0.0357628, i32 -0.0134662, i32 0.000673438, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten95 = phi i10 0, void, i10 %add_ln25_1, void %.split10

]]></Node>
<StgValue><ssdm name="indvar_flatten95"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten43 = phi i7 0, void, i7 %select_ln28_9, void %.split10

]]></Node>
<StgValue><ssdm name="indvar_flatten43"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten = phi i4 0, void, i4 %select_ln33_6, void %.split10

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %add_ln25_1 = add i10 %indvar_flatten95, i10 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14 %icmp_ln25 = icmp_eq  i10 %indvar_flatten95, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln25 = br i1 %icmp_ln25, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:3 %icmp_ln28 = icmp_eq  i7 %indvar_flatten43, i7 56

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:13 %xor_ln25 = xor i1 %icmp_ln28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:16 %icmp_ln33 = icmp_eq  i4 %indvar_flatten, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:17 %and_ln25_1 = and i1 %icmp_ln33, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:459 %add_ln33_4 = add i4 %indvar_flatten, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:461 %add_ln28_1 = add i7 %indvar_flatten43, i7 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %r = phi i5 0, void, i5 %select_ln25_5, void %.split10

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %c = phi i5 0, void, i5 %select_ln28_8, void %.split10

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:5 %pr = phi i2 0, void, i2 %select_ln33_5, void %.split10

]]></Node>
<StgValue><ssdm name="pr"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %pc = phi i2 0, void, i2 %add_ln36, void %.split10

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="2">
<![CDATA[
:8 %zext_ln33 = zext i2 %pr

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9 %add_ln49_1 = add i5 %zext_ln33, i5 %r

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:0 %add_ln25 = add i5 %r, i5 2

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:4 %select_ln25 = select i1 %icmp_ln28, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:5 %select_ln25_1 = select i1 %icmp_ln28, i5 %add_ln25, i5 %add_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:14 %icmp_ln36 = icmp_eq  i2 %pc, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:15 %and_ln25 = and i1 %icmp_ln36, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:18 %select_ln25_5 = select i1 %icmp_ln28, i5 %add_ln25, i5 %r

]]></Node>
<StgValue><ssdm name="select_ln25_5"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:19 %add_ln28 = add i5 %select_ln25, i5 2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:21 %or_ln28 = or i1 %and_ln25_1, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:22 %select_ln28 = select i1 %or_ln28, i2 0, i2 %pr

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:23 %select_ln28_4 = select i1 %and_ln25_1, i5 %select_ln25_5, i5 %select_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln28_4"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:31 %xor_ln28 = xor i1 %icmp_ln33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:32 %or_ln28_7 = or i1 %icmp_ln28, i1 %xor_ln28

]]></Node>
<StgValue><ssdm name="or_ln28_7"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:33 %and_ln28 = and i1 %and_ln25, i1 %or_ln28_7

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:34 %select_ln28_8 = select i1 %and_ln25_1, i5 %add_ln28, i5 %select_ln25

]]></Node>
<StgValue><ssdm name="select_ln28_8"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:35 %add_ln33 = add i2 %select_ln28, i2 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:37 %or_ln33 = or i1 %and_ln28, i1 %and_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:38 %or_ln33_1 = or i1 %or_ln33, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:39 %select_ln33 = select i1 %or_ln33_1, i2 0, i2 %pc

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="2">
<![CDATA[
.split10:40 %zext_ln33_1 = zext i2 %add_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:41 %add_ln49_17 = add i5 %zext_ln33_1, i5 %select_ln25_5

]]></Node>
<StgValue><ssdm name="add_ln49_17"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:42 %select_ln33_1 = select i1 %and_ln28, i5 %add_ln49_17, i5 %select_ln28_4

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="2">
<![CDATA[
.split10:87 %pc_cast = zext i2 %select_ln33

]]></Node>
<StgValue><ssdm name="pc_cast"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:90 %add_ln49 = add i5 %pc_cast, i5 %select_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="313" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10 %add_ln49_8 = add i5 %add_ln49_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49_8"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11 %add_ln49_9 = add i5 %add_ln49_1, i5 2

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12 %add_ln49_10 = add i5 %add_ln49_1, i5 3

]]></Node>
<StgValue><ssdm name="add_ln49_10"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln28" val="1"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:6 %add_ln49_11 = add i5 %r, i5 3

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:7 %select_ln25_2 = select i1 %icmp_ln28, i5 %add_ln49_11, i5 %add_ln49_8

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln28" val="1"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:8 %add_ln49_12 = add i5 %r, i5 4

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:9 %select_ln25_3 = select i1 %icmp_ln28, i5 %add_ln49_12, i5 %add_ln49_9

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln28" val="1"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:10 %add_ln49_13 = add i5 %r, i5 5

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:11 %select_ln25_4 = select i1 %icmp_ln28, i5 %add_ln49_13, i5 %add_ln49_10

]]></Node>
<StgValue><ssdm name="select_ln25_4"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="1"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:24 %add_ln49_14 = add i5 %select_ln25_5, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49_14"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:25 %select_ln28_5 = select i1 %and_ln25_1, i5 %add_ln49_14, i5 %select_ln25_2

]]></Node>
<StgValue><ssdm name="select_ln28_5"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="1"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:26 %add_ln49_15 = add i5 %select_ln25_5, i5 2

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:27 %select_ln28_6 = select i1 %and_ln25_1, i5 %add_ln49_15, i5 %select_ln25_3

]]></Node>
<StgValue><ssdm name="select_ln28_6"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln25_1" val="1"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:28 %add_ln49_16 = add i5 %select_ln25_5, i5 3

]]></Node>
<StgValue><ssdm name="add_ln49_16"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:29 %select_ln28_7 = select i1 %and_ln25_1, i5 %add_ln49_16, i5 %select_ln25_4

]]></Node>
<StgValue><ssdm name="select_ln28_7"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:43 %tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="10">
<![CDATA[
.split10:44 %zext_ln49 = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split10:45 %tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="6">
<![CDATA[
.split10:46 %zext_ln49_1 = zext i6 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:47 %add_ln49_18 = add i11 %zext_ln49, i11 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49_18"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:48 %add_ln49_19 = add i5 %add_ln49_17, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49_19"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:49 %select_ln33_2 = select i1 %and_ln28, i5 %add_ln49_19, i5 %select_ln28_5

]]></Node>
<StgValue><ssdm name="select_ln33_2"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:55 %add_ln49_21 = add i5 %add_ln49_17, i5 2

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:56 %select_ln33_3 = select i1 %and_ln28, i5 %add_ln49_21, i5 %select_ln28_6

]]></Node>
<StgValue><ssdm name="select_ln33_3"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:62 %add_ln49_23 = add i5 %add_ln49_17, i5 3

]]></Node>
<StgValue><ssdm name="add_ln49_23"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:63 %select_ln33_4 = select i1 %and_ln28, i5 %add_ln49_23, i5 %select_ln28_7

]]></Node>
<StgValue><ssdm name="select_ln33_4"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="5">
<![CDATA[
.split10:91 %zext_ln49_12 = zext i5 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_12"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:92 %add_ln49_28 = add i11 %add_ln49_18, i11 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_28"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
.split10:93 %zext_ln49_13 = zext i11 %add_ln49_28

]]></Node>
<StgValue><ssdm name="zext_ln49_13"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:94 %pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_13

]]></Node>
<StgValue><ssdm name="pad_img_addr"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="11">
<![CDATA[
.split10:114 %pad_img_load = load i11 %pad_img_addr

]]></Node>
<StgValue><ssdm name="pad_img_load"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:118 %add_ln49_2 = add i5 %add_ln49, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="5">
<![CDATA[
.split10:119 %zext_ln49_20 = zext i5 %add_ln49_2

]]></Node>
<StgValue><ssdm name="zext_ln49_20"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:120 %add_ln49_35 = add i11 %add_ln49_18, i11 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_35"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
.split10:121 %zext_ln49_21 = zext i11 %add_ln49_35

]]></Node>
<StgValue><ssdm name="zext_ln49_21"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:122 %pad_img_addr_1 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_21

]]></Node>
<StgValue><ssdm name="pad_img_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="11">
<![CDATA[
.split10:141 %pad_img_load_1 = load i11 %pad_img_addr_1

]]></Node>
<StgValue><ssdm name="pad_img_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="351" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:89 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.838457, i32 -0.215518, i32 -0.087611, i32 0.34868, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="11">
<![CDATA[
.split10:114 %pad_img_load = load i11 %pad_img_addr

]]></Node>
<StgValue><ssdm name="pad_img_load"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:117 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.786743, i32 0.026423, i32 0.0292906, i32 0.473553, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="11">
<![CDATA[
.split10:141 %pad_img_load_1 = load i11 %pad_img_addr_1

]]></Node>
<StgValue><ssdm name="pad_img_load_1"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:145 %add_ln49_3 = add i5 %add_ln49, i5 2

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="5">
<![CDATA[
.split10:146 %zext_ln49_28 = zext i5 %add_ln49_3

]]></Node>
<StgValue><ssdm name="zext_ln49_28"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:147 %add_ln49_42 = add i11 %add_ln49_18, i11 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_42"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="11">
<![CDATA[
.split10:148 %zext_ln49_29 = zext i11 %add_ln49_42

]]></Node>
<StgValue><ssdm name="zext_ln49_29"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:149 %pad_img_addr_2 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_29

]]></Node>
<StgValue><ssdm name="pad_img_addr_2"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="11">
<![CDATA[
.split10:168 %pad_img_load_2 = load i11 %pad_img_addr_2

]]></Node>
<StgValue><ssdm name="pad_img_load_2"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:172 %add_ln49_4 = add i5 %add_ln49, i5 3

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="5">
<![CDATA[
.split10:173 %zext_ln49_36 = zext i5 %add_ln49_4

]]></Node>
<StgValue><ssdm name="zext_ln49_36"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:174 %add_ln49_49 = add i11 %add_ln49_18, i11 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_49"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="11">
<![CDATA[
.split10:175 %zext_ln49_37 = zext i11 %add_ln49_49

]]></Node>
<StgValue><ssdm name="zext_ln49_37"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:176 %pad_img_addr_3 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_37

]]></Node>
<StgValue><ssdm name="pad_img_addr_3"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
.split10:195 %pad_img_load_3 = load i11 %pad_img_addr_3

]]></Node>
<StgValue><ssdm name="pad_img_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="367" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:86 %select_ln33_5 = select i1 %and_ln28, i2 %add_ln33, i2 %select_ln28

]]></Node>
<StgValue><ssdm name="select_ln33_5"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="5">
<![CDATA[
.split10:113 %zext_ln49_8 = zext i5 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_8"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:115 %mul = fmul i32 %tmp_s, i32 %pad_img_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:142 %mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:144 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.235741, i32 0.483691, i32 0.433809, i32 0.424849, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="11">
<![CDATA[
.split10:168 %pad_img_load_2 = load i11 %pad_img_addr_2

]]></Node>
<StgValue><ssdm name="pad_img_load_2"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:171 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.231535, i32 0.0325353, i32 0.186413, i32 0.184228, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
.split10:195 %pad_img_load_3 = load i11 %pad_img_addr_3

]]></Node>
<StgValue><ssdm name="pad_img_load_3"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:199 %add_ln49_5 = add i6 %zext_ln49_8, i6 4

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="6">
<![CDATA[
.split10:200 %zext_ln49_44 = zext i6 %add_ln49_5

]]></Node>
<StgValue><ssdm name="zext_ln49_44"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:201 %add_ln49_56 = add i11 %add_ln49_18, i11 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_56"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="11">
<![CDATA[
.split10:202 %zext_ln49_45 = zext i11 %add_ln49_56

]]></Node>
<StgValue><ssdm name="zext_ln49_45"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:203 %pad_img_addr_4 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_45

]]></Node>
<StgValue><ssdm name="pad_img_addr_4"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
.split10:222 %pad_img_load_4 = load i11 %pad_img_addr_4

]]></Node>
<StgValue><ssdm name="pad_img_load_4"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:226 %add_ln49_6 = add i6 %zext_ln49_8, i6 5

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="6">
<![CDATA[
.split10:227 %zext_ln49_52 = zext i6 %add_ln49_6

]]></Node>
<StgValue><ssdm name="zext_ln49_52"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:228 %add_ln49_63 = add i11 %add_ln49_18, i11 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_63"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="11">
<![CDATA[
.split10:229 %zext_ln49_53 = zext i11 %add_ln49_63

]]></Node>
<StgValue><ssdm name="zext_ln49_53"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:230 %pad_img_addr_5 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_53

]]></Node>
<StgValue><ssdm name="pad_img_addr_5"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="11">
<![CDATA[
.split10:249 %pad_img_load_5 = load i11 %pad_img_addr_5

]]></Node>
<StgValue><ssdm name="pad_img_load_5"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:253 %add_ln49_7 = add i6 %zext_ln49_8, i6 6

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:50 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="10">
<![CDATA[
.split10:51 %zext_ln49_2 = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split10:52 %tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="6">
<![CDATA[
.split10:53 %zext_ln49_3 = zext i6 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:54 %add_ln49_20 = add i11 %zext_ln49_2, i11 %zext_ln49_3

]]></Node>
<StgValue><ssdm name="add_ln49_20"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:95 %add_ln49_29 = add i11 %add_ln49_20, i11 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_29"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
.split10:96 %zext_ln49_14 = zext i11 %add_ln49_29

]]></Node>
<StgValue><ssdm name="zext_ln49_14"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:97 %pad_img_addr_7 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_14

]]></Node>
<StgValue><ssdm name="pad_img_addr_7"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:115 %mul = fmul i32 %tmp_s, i32 %pad_img_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:142 %mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:169 %mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:196 %mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:198 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.433406, i32 -0.38943, i32 -0.56269, i32 0.319475, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
.split10:222 %pad_img_load_4 = load i11 %pad_img_addr_4

]]></Node>
<StgValue><ssdm name="pad_img_load_4"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:225 %tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0950562, i32 -0.0371099, i32 -0.705881, i32 0.305004, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="11">
<![CDATA[
.split10:249 %pad_img_load_5 = load i11 %pad_img_addr_5

]]></Node>
<StgValue><ssdm name="pad_img_load_5"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="6">
<![CDATA[
.split10:254 %zext_ln49_60 = zext i6 %add_ln49_7

]]></Node>
<StgValue><ssdm name="zext_ln49_60"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:255 %add_ln49_70 = add i11 %add_ln49_18, i11 %zext_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_70"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="11">
<![CDATA[
.split10:256 %zext_ln49_61 = zext i11 %add_ln49_70

]]></Node>
<StgValue><ssdm name="zext_ln49_61"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:257 %pad_img_addr_6 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_61

]]></Node>
<StgValue><ssdm name="pad_img_addr_6"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="11">
<![CDATA[
.split10:276 %pad_img_load_6 = load i11 %pad_img_addr_6

]]></Node>
<StgValue><ssdm name="pad_img_load_6"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="11">
<![CDATA[
.split10:280 %pad_img_load_7 = load i11 %pad_img_addr_7

]]></Node>
<StgValue><ssdm name="pad_img_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="410" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:115 %mul = fmul i32 %tmp_s, i32 %pad_img_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:123 %add_ln49_36 = add i11 %add_ln49_20, i11 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_36"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
.split10:124 %zext_ln49_22 = zext i11 %add_ln49_36

]]></Node>
<StgValue><ssdm name="zext_ln49_22"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:125 %pad_img_addr_8 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_22

]]></Node>
<StgValue><ssdm name="pad_img_addr_8"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:142 %mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:150 %add_ln49_43 = add i11 %add_ln49_20, i11 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_43"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="11">
<![CDATA[
.split10:151 %zext_ln49_30 = zext i11 %add_ln49_43

]]></Node>
<StgValue><ssdm name="zext_ln49_30"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:152 %pad_img_addr_9 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_30

]]></Node>
<StgValue><ssdm name="pad_img_addr_9"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:169 %mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:196 %mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:223 %mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:250 %mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5

]]></Node>
<StgValue><ssdm name="mul_0_5"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:252 %tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.30898, i32 -0.117296, i32 -0.448481, i32 0.342977, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="11">
<![CDATA[
.split10:276 %pad_img_load_6 = load i11 %pad_img_addr_6

]]></Node>
<StgValue><ssdm name="pad_img_load_6"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:279 %tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.367336, i32 0.0846297, i32 -0.418101, i32 0.21793, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="11">
<![CDATA[
.split10:280 %pad_img_load_7 = load i11 %pad_img_addr_7

]]></Node>
<StgValue><ssdm name="pad_img_load_7"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="11">
<![CDATA[
.split10:284 %pad_img_load_8 = load i11 %pad_img_addr_8

]]></Node>
<StgValue><ssdm name="pad_img_load_8"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="11">
<![CDATA[
.split10:288 %pad_img_load_9 = load i11 %pad_img_addr_9

]]></Node>
<StgValue><ssdm name="pad_img_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="428" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:115 %mul = fmul i32 %tmp_s, i32 %pad_img_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:142 %mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:169 %mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:177 %add_ln49_50 = add i11 %add_ln49_20, i11 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_50"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="11">
<![CDATA[
.split10:178 %zext_ln49_38 = zext i11 %add_ln49_50

]]></Node>
<StgValue><ssdm name="zext_ln49_38"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:179 %pad_img_addr_10 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_38

]]></Node>
<StgValue><ssdm name="pad_img_addr_10"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:196 %mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:204 %add_ln49_57 = add i11 %add_ln49_20, i11 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_57"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="11">
<![CDATA[
.split10:205 %zext_ln49_46 = zext i11 %add_ln49_57

]]></Node>
<StgValue><ssdm name="zext_ln49_46"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:206 %pad_img_addr_11 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_46

]]></Node>
<StgValue><ssdm name="pad_img_addr_11"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:223 %mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:250 %mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5

]]></Node>
<StgValue><ssdm name="mul_0_5"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:277 %mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6

]]></Node>
<StgValue><ssdm name="mul_0_6"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:281 %mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:283 %tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.146152, i32 0.222008, i32 -0.149963, i32 0.207356, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="11">
<![CDATA[
.split10:284 %pad_img_load_8 = load i11 %pad_img_addr_8

]]></Node>
<StgValue><ssdm name="pad_img_load_8"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:287 %tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.37793, i32 0.485387, i32 0.50065, i32 0.330215, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="11">
<![CDATA[
.split10:288 %pad_img_load_9 = load i11 %pad_img_addr_9

]]></Node>
<StgValue><ssdm name="pad_img_load_9"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="11">
<![CDATA[
.split10:292 %pad_img_load_10 = load i11 %pad_img_addr_10

]]></Node>
<StgValue><ssdm name="pad_img_load_10"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="11">
<![CDATA[
.split10:296 %pad_img_load_11 = load i11 %pad_img_addr_11

]]></Node>
<StgValue><ssdm name="pad_img_load_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="448" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:116 %w_sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:169 %mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:196 %mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:223 %mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:231 %add_ln49_64 = add i11 %add_ln49_20, i11 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_64"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="11">
<![CDATA[
.split10:232 %zext_ln49_54 = zext i11 %add_ln49_64

]]></Node>
<StgValue><ssdm name="zext_ln49_54"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:233 %pad_img_addr_12 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_54

]]></Node>
<StgValue><ssdm name="pad_img_addr_12"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:250 %mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5

]]></Node>
<StgValue><ssdm name="mul_0_5"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:258 %add_ln49_71 = add i11 %add_ln49_20, i11 %zext_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_71"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="11">
<![CDATA[
.split10:259 %zext_ln49_62 = zext i11 %add_ln49_71

]]></Node>
<StgValue><ssdm name="zext_ln49_62"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:260 %pad_img_addr_13 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_62

]]></Node>
<StgValue><ssdm name="pad_img_addr_13"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:277 %mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6

]]></Node>
<StgValue><ssdm name="mul_0_6"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:281 %mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:285 %mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:289 %mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:291 %tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.143754, i32 0.0860939, i32 0.705908, i32 0.792476, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="11">
<![CDATA[
.split10:292 %pad_img_load_10 = load i11 %pad_img_addr_10

]]></Node>
<StgValue><ssdm name="pad_img_load_10"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:295 %tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.242035, i32 -0.556994, i32 0.104429, i32 0.720177, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="11">
<![CDATA[
.split10:296 %pad_img_load_11 = load i11 %pad_img_addr_11

]]></Node>
<StgValue><ssdm name="pad_img_load_11"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="11">
<![CDATA[
.split10:300 %pad_img_load_12 = load i11 %pad_img_addr_12

]]></Node>
<StgValue><ssdm name="pad_img_load_12"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="11">
<![CDATA[
.split10:304 %pad_img_load_13 = load i11 %pad_img_addr_13

]]></Node>
<StgValue><ssdm name="pad_img_load_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:57 %tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_3, i5 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="10">
<![CDATA[
.split10:58 %zext_ln49_4 = zext i10 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln49_4"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split10:59 %tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="6">
<![CDATA[
.split10:60 %zext_ln49_5 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln49_5"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:61 %add_ln49_22 = add i11 %zext_ln49_4, i11 %zext_ln49_5

]]></Node>
<StgValue><ssdm name="add_ln49_22"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:98 %add_ln49_30 = add i11 %add_ln49_22, i11 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_30"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
.split10:99 %zext_ln49_15 = zext i11 %add_ln49_30

]]></Node>
<StgValue><ssdm name="zext_ln49_15"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:100 %pad_img_addr_14 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_15

]]></Node>
<StgValue><ssdm name="pad_img_addr_14"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:116 %w_sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:126 %add_ln49_37 = add i11 %add_ln49_22, i11 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_37"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="11">
<![CDATA[
.split10:127 %zext_ln49_23 = zext i11 %add_ln49_37

]]></Node>
<StgValue><ssdm name="zext_ln49_23"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:128 %pad_img_addr_15 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_23

]]></Node>
<StgValue><ssdm name="pad_img_addr_15"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:223 %mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:250 %mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5

]]></Node>
<StgValue><ssdm name="mul_0_5"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:277 %mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6

]]></Node>
<StgValue><ssdm name="mul_0_6"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:281 %mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:285 %mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:289 %mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:293 %mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:297 %mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:299 %tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0843113, i32 -0.174492, i32 -0.677849, i32 0.71531, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="11">
<![CDATA[
.split10:300 %pad_img_load_12 = load i11 %pad_img_addr_12

]]></Node>
<StgValue><ssdm name="pad_img_load_12"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:303 %tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.17094, i32 0.316821, i32 -1.08023, i32 0.357531, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="11">
<![CDATA[
.split10:304 %pad_img_load_13 = load i11 %pad_img_addr_13

]]></Node>
<StgValue><ssdm name="pad_img_load_13"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="11">
<![CDATA[
.split10:308 %pad_img_load_14 = load i11 %pad_img_addr_14

]]></Node>
<StgValue><ssdm name="pad_img_load_14"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="11">
<![CDATA[
.split10:312 %pad_img_load_15 = load i11 %pad_img_addr_15

]]></Node>
<StgValue><ssdm name="pad_img_load_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="495" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:116 %w_sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:153 %add_ln49_44 = add i11 %add_ln49_22, i11 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_44"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="11">
<![CDATA[
.split10:154 %zext_ln49_31 = zext i11 %add_ln49_44

]]></Node>
<StgValue><ssdm name="zext_ln49_31"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:155 %pad_img_addr_16 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_31

]]></Node>
<StgValue><ssdm name="pad_img_addr_16"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:180 %add_ln49_51 = add i11 %add_ln49_22, i11 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_51"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="11">
<![CDATA[
.split10:181 %zext_ln49_39 = zext i11 %add_ln49_51

]]></Node>
<StgValue><ssdm name="zext_ln49_39"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:182 %pad_img_addr_17 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_39

]]></Node>
<StgValue><ssdm name="pad_img_addr_17"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:277 %mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6

]]></Node>
<StgValue><ssdm name="mul_0_6"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:281 %mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:285 %mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:289 %mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:293 %mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:297 %mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:301 %mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:305 %mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:307 %tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.373892, i32 0.356982, i32 -0.579554, i32 0.0897711, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="11">
<![CDATA[
.split10:308 %pad_img_load_14 = load i11 %pad_img_addr_14

]]></Node>
<StgValue><ssdm name="pad_img_load_14"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:311 %tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.172272, i32 0.474769, i32 0.0597379, i32 -0.0150098, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="11">
<![CDATA[
.split10:312 %pad_img_load_15 = load i11 %pad_img_addr_15

]]></Node>
<StgValue><ssdm name="pad_img_load_15"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="11">
<![CDATA[
.split10:316 %pad_img_load_16 = load i11 %pad_img_addr_16

]]></Node>
<StgValue><ssdm name="pad_img_load_16"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="11">
<![CDATA[
.split10:320 %pad_img_load_17 = load i11 %pad_img_addr_17

]]></Node>
<StgValue><ssdm name="pad_img_load_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="516" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:116 %w_sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:207 %add_ln49_58 = add i11 %add_ln49_22, i11 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_58"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="11">
<![CDATA[
.split10:208 %zext_ln49_47 = zext i11 %add_ln49_58

]]></Node>
<StgValue><ssdm name="zext_ln49_47"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:209 %pad_img_addr_18 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_47

]]></Node>
<StgValue><ssdm name="pad_img_addr_18"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:234 %add_ln49_65 = add i11 %add_ln49_22, i11 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_65"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="11">
<![CDATA[
.split10:235 %zext_ln49_55 = zext i11 %add_ln49_65

]]></Node>
<StgValue><ssdm name="zext_ln49_55"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:236 %pad_img_addr_19 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_55

]]></Node>
<StgValue><ssdm name="pad_img_addr_19"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:285 %mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:289 %mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:293 %mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:297 %mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:301 %mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:305 %mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:309 %mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:313 %mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:315 %tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.464027, i32 0.565875, i32 -0.000256369, i32 0.312882, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="11">
<![CDATA[
.split10:316 %pad_img_load_16 = load i11 %pad_img_addr_16

]]></Node>
<StgValue><ssdm name="pad_img_load_16"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:319 %tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.658604, i32 -0.288019, i32 0.797686, i32 0.0778783, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="11">
<![CDATA[
.split10:320 %pad_img_load_17 = load i11 %pad_img_addr_17

]]></Node>
<StgValue><ssdm name="pad_img_load_17"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="11">
<![CDATA[
.split10:324 %pad_img_load_18 = load i11 %pad_img_addr_18

]]></Node>
<StgValue><ssdm name="pad_img_load_18"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="11">
<![CDATA[
.split10:328 %pad_img_load_19 = load i11 %pad_img_addr_19

]]></Node>
<StgValue><ssdm name="pad_img_load_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:64 %tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_4, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="10">
<![CDATA[
.split10:65 %zext_ln49_6 = zext i10 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln49_6"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split10:66 %tmp_58 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_4, i1 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="6">
<![CDATA[
.split10:67 %zext_ln49_7 = zext i6 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln49_7"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:68 %add_ln49_24 = add i11 %zext_ln49_6, i11 %zext_ln49_7

]]></Node>
<StgValue><ssdm name="add_ln49_24"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:101 %add_ln49_31 = add i11 %add_ln49_24, i11 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_31"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
.split10:102 %zext_ln49_16 = zext i11 %add_ln49_31

]]></Node>
<StgValue><ssdm name="zext_ln49_16"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:103 %pad_img_addr_21 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_16

]]></Node>
<StgValue><ssdm name="pad_img_addr_21"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:116 %w_sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:261 %add_ln49_72 = add i11 %add_ln49_22, i11 %zext_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_72"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="11">
<![CDATA[
.split10:262 %zext_ln49_63 = zext i11 %add_ln49_72

]]></Node>
<StgValue><ssdm name="zext_ln49_63"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:263 %pad_img_addr_20 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_63

]]></Node>
<StgValue><ssdm name="pad_img_addr_20"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:293 %mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:297 %mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:301 %mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:305 %mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:309 %mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:313 %mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:317 %mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:321 %mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:323 %tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.27031, i32 -0.922784, i32 0.687221, i32 0.087365, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="11">
<![CDATA[
.split10:324 %pad_img_load_18 = load i11 %pad_img_addr_18

]]></Node>
<StgValue><ssdm name="pad_img_load_18"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:327 %tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.222688, i32 -0.266632, i32 0.273484, i32 0.495682, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="11">
<![CDATA[
.split10:328 %pad_img_load_19 = load i11 %pad_img_addr_19

]]></Node>
<StgValue><ssdm name="pad_img_load_19"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="11">
<![CDATA[
.split10:332 %pad_img_load_20 = load i11 %pad_img_addr_20

]]></Node>
<StgValue><ssdm name="pad_img_load_20"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="11">
<![CDATA[
.split10:336 %pad_img_load_21 = load i11 %pad_img_addr_21

]]></Node>
<StgValue><ssdm name="pad_img_load_21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="563" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:129 %add_ln49_38 = add i11 %add_ln49_24, i11 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_38"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="11">
<![CDATA[
.split10:130 %zext_ln49_24 = zext i11 %add_ln49_38

]]></Node>
<StgValue><ssdm name="zext_ln49_24"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:131 %pad_img_addr_22 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_24

]]></Node>
<StgValue><ssdm name="pad_img_addr_22"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:143 %w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="w_sum_1_0_1"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:156 %add_ln49_45 = add i11 %add_ln49_24, i11 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_45"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="11">
<![CDATA[
.split10:157 %zext_ln49_32 = zext i11 %add_ln49_45

]]></Node>
<StgValue><ssdm name="zext_ln49_32"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:158 %pad_img_addr_23 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_32

]]></Node>
<StgValue><ssdm name="pad_img_addr_23"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:301 %mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:305 %mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:309 %mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:313 %mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:317 %mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:321 %mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:325 %mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:329 %mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:331 %tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.276961, i32 0.0617119, i32 -0.589462, i32 0.264641, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="11">
<![CDATA[
.split10:332 %pad_img_load_20 = load i11 %pad_img_addr_20

]]></Node>
<StgValue><ssdm name="pad_img_load_20"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:335 %tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0870243, i32 0.23861, i32 -0.211115, i32 -0.577489, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="581" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="11">
<![CDATA[
.split10:336 %pad_img_load_21 = load i11 %pad_img_addr_21

]]></Node>
<StgValue><ssdm name="pad_img_load_21"/></StgValue>
</operation>

<operation id="582" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="11">
<![CDATA[
.split10:340 %pad_img_load_22 = load i11 %pad_img_addr_22

]]></Node>
<StgValue><ssdm name="pad_img_load_22"/></StgValue>
</operation>

<operation id="583" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="11">
<![CDATA[
.split10:344 %pad_img_load_23 = load i11 %pad_img_addr_23

]]></Node>
<StgValue><ssdm name="pad_img_load_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="584" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:143 %w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="w_sum_1_0_1"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:183 %add_ln49_52 = add i11 %add_ln49_24, i11 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_52"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="11">
<![CDATA[
.split10:184 %zext_ln49_40 = zext i11 %add_ln49_52

]]></Node>
<StgValue><ssdm name="zext_ln49_40"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:185 %pad_img_addr_24 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_40

]]></Node>
<StgValue><ssdm name="pad_img_addr_24"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:210 %add_ln49_59 = add i11 %add_ln49_24, i11 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_59"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="11">
<![CDATA[
.split10:211 %zext_ln49_48 = zext i11 %add_ln49_59

]]></Node>
<StgValue><ssdm name="zext_ln49_48"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:212 %pad_img_addr_25 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_48

]]></Node>
<StgValue><ssdm name="pad_img_addr_25"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:309 %mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:313 %mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:317 %mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:321 %mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:325 %mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:329 %mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:333 %mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:337 %mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:339 %tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.491638, i32 0.540895, i32 -0.445329, i32 -0.208143, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="11">
<![CDATA[
.split10:340 %pad_img_load_22 = load i11 %pad_img_addr_22

]]></Node>
<StgValue><ssdm name="pad_img_load_22"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:343 %tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.472437, i32 -0.097468, i32 0.252452, i32 -0.270341, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="11">
<![CDATA[
.split10:344 %pad_img_load_23 = load i11 %pad_img_addr_23

]]></Node>
<StgValue><ssdm name="pad_img_load_23"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="11">
<![CDATA[
.split10:348 %pad_img_load_24 = load i11 %pad_img_addr_24

]]></Node>
<StgValue><ssdm name="pad_img_load_24"/></StgValue>
</operation>

<operation id="604" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="11">
<![CDATA[
.split10:352 %pad_img_load_25 = load i11 %pad_img_addr_25

]]></Node>
<StgValue><ssdm name="pad_img_load_25"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="605" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="5">
<![CDATA[
.split10:69 %zext_ln33_2 = zext i5 %select_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:70 %add_ln33_1 = add i6 %zext_ln33_2, i6 4

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:143 %w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="w_sum_1_0_1"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:237 %add_ln49_66 = add i11 %add_ln49_24, i11 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_66"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="11">
<![CDATA[
.split10:238 %zext_ln49_56 = zext i11 %add_ln49_66

]]></Node>
<StgValue><ssdm name="zext_ln49_56"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:239 %pad_img_addr_26 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_56

]]></Node>
<StgValue><ssdm name="pad_img_addr_26"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:264 %add_ln49_73 = add i11 %add_ln49_24, i11 %zext_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_73"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="11">
<![CDATA[
.split10:265 %zext_ln49_64 = zext i11 %add_ln49_73

]]></Node>
<StgValue><ssdm name="zext_ln49_64"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:266 %pad_img_addr_27 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_64

]]></Node>
<StgValue><ssdm name="pad_img_addr_27"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:317 %mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:321 %mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:325 %mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:329 %mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:333 %mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="619" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:337 %mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="620" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:341 %mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="621" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:345 %mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:347 %tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0242783, i32 -0.284165, i32 0.126539, i32 -0.0304456, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="11">
<![CDATA[
.split10:348 %pad_img_load_24 = load i11 %pad_img_addr_24

]]></Node>
<StgValue><ssdm name="pad_img_load_24"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:351 %tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.022767, i32 -0.890574, i32 0.818484, i32 -0.313779, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="11">
<![CDATA[
.split10:352 %pad_img_load_25 = load i11 %pad_img_addr_25

]]></Node>
<StgValue><ssdm name="pad_img_load_25"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="11">
<![CDATA[
.split10:356 %pad_img_load_26 = load i11 %pad_img_addr_26

]]></Node>
<StgValue><ssdm name="pad_img_load_26"/></StgValue>
</operation>

<operation id="627" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="11">
<![CDATA[
.split10:360 %pad_img_load_27 = load i11 %pad_img_addr_27

]]></Node>
<StgValue><ssdm name="pad_img_load_27"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.split10:71 %tmp_59 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln33_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split10:72 %tmp_60 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln33_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="7">
<![CDATA[
.split10:73 %zext_ln49_9 = zext i7 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln49_9"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:74 %add_ln49_25 = add i11 %tmp_59, i11 %zext_ln49_9

]]></Node>
<StgValue><ssdm name="add_ln49_25"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:104 %add_ln49_32 = add i11 %add_ln49_25, i11 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_32"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="11">
<![CDATA[
.split10:105 %zext_ln49_17 = zext i11 %add_ln49_32

]]></Node>
<StgValue><ssdm name="zext_ln49_17"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:106 %pad_img_addr_28 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_17

]]></Node>
<StgValue><ssdm name="pad_img_addr_28"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:132 %add_ln49_39 = add i11 %add_ln49_25, i11 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_39"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
.split10:133 %zext_ln49_25 = zext i11 %add_ln49_39

]]></Node>
<StgValue><ssdm name="zext_ln49_25"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:134 %pad_img_addr_29 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_25

]]></Node>
<StgValue><ssdm name="pad_img_addr_29"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:143 %w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="w_sum_1_0_1"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:325 %mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:329 %mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:333 %mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:337 %mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:341 %mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="644" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:345 %mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="645" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:349 %mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:353 %mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:355 %tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.170202, i32 0.10763, i32 0.47382, i32 -0.491159, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="11">
<![CDATA[
.split10:356 %pad_img_load_26 = load i11 %pad_img_addr_26

]]></Node>
<StgValue><ssdm name="pad_img_load_26"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:359 %tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.515654, i32 0.0586989, i32 -0.435258, i32 0.080355, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="650" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="11">
<![CDATA[
.split10:360 %pad_img_load_27 = load i11 %pad_img_addr_27

]]></Node>
<StgValue><ssdm name="pad_img_load_27"/></StgValue>
</operation>

<operation id="651" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="11">
<![CDATA[
.split10:364 %pad_img_load_28 = load i11 %pad_img_addr_28

]]></Node>
<StgValue><ssdm name="pad_img_load_28"/></StgValue>
</operation>

<operation id="652" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="11">
<![CDATA[
.split10:368 %pad_img_load_29 = load i11 %pad_img_addr_29

]]></Node>
<StgValue><ssdm name="pad_img_load_29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="653" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:143 %w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="w_sum_1_0_1"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:159 %add_ln49_46 = add i11 %add_ln49_25, i11 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_46"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="11">
<![CDATA[
.split10:160 %zext_ln49_33 = zext i11 %add_ln49_46

]]></Node>
<StgValue><ssdm name="zext_ln49_33"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:161 %pad_img_addr_30 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_33

]]></Node>
<StgValue><ssdm name="pad_img_addr_30"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:186 %add_ln49_53 = add i11 %add_ln49_25, i11 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_53"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="11">
<![CDATA[
.split10:187 %zext_ln49_41 = zext i11 %add_ln49_53

]]></Node>
<StgValue><ssdm name="zext_ln49_41"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:188 %pad_img_addr_31 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_41

]]></Node>
<StgValue><ssdm name="pad_img_addr_31"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:333 %mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:337 %mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:341 %mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:345 %mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:349 %mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:353 %mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:357 %mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:361 %mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:363 %tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.592075, i32 0.25042, i32 -0.215333, i32 -1.04009, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="11">
<![CDATA[
.split10:364 %pad_img_load_28 = load i11 %pad_img_addr_28

]]></Node>
<StgValue><ssdm name="pad_img_load_28"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:367 %tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.474401, i32 0.539534, i32 -0.263907, i32 -0.817416, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="11">
<![CDATA[
.split10:368 %pad_img_load_29 = load i11 %pad_img_addr_29

]]></Node>
<StgValue><ssdm name="pad_img_load_29"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="11">
<![CDATA[
.split10:372 %pad_img_load_30 = load i11 %pad_img_addr_30

]]></Node>
<StgValue><ssdm name="pad_img_load_30"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
.split10:376 %pad_img_load_31 = load i11 %pad_img_addr_31

]]></Node>
<StgValue><ssdm name="pad_img_load_31"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="674" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:75 %add_ln33_2 = add i6 %zext_ln33_2, i6 5

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:170 %w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="w_sum_1_0_2"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:213 %add_ln49_60 = add i11 %add_ln49_25, i11 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_60"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="11">
<![CDATA[
.split10:214 %zext_ln49_49 = zext i11 %add_ln49_60

]]></Node>
<StgValue><ssdm name="zext_ln49_49"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:215 %pad_img_addr_32 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_49

]]></Node>
<StgValue><ssdm name="pad_img_addr_32"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:240 %add_ln49_67 = add i11 %add_ln49_25, i11 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_67"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="11">
<![CDATA[
.split10:241 %zext_ln49_57 = zext i11 %add_ln49_67

]]></Node>
<StgValue><ssdm name="zext_ln49_57"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:242 %pad_img_addr_33 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_57

]]></Node>
<StgValue><ssdm name="pad_img_addr_33"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:341 %mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:345 %mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:349 %mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:353 %mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:357 %mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:361 %mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:365 %mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:369 %mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:371 %tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.170656, i32 -0.311671, i32 -0.311957, i32 -0.713316, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="11">
<![CDATA[
.split10:372 %pad_img_load_30 = load i11 %pad_img_addr_30

]]></Node>
<StgValue><ssdm name="pad_img_load_30"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:375 %tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.264401, i32 -0.26858, i32 -0.0197828, i32 -0.715029, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
.split10:376 %pad_img_load_31 = load i11 %pad_img_addr_31

]]></Node>
<StgValue><ssdm name="pad_img_load_31"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="11">
<![CDATA[
.split10:380 %pad_img_load_32 = load i11 %pad_img_addr_32

]]></Node>
<StgValue><ssdm name="pad_img_load_32"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="11">
<![CDATA[
.split10:384 %pad_img_load_33 = load i11 %pad_img_addr_33

]]></Node>
<StgValue><ssdm name="pad_img_load_33"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="696" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.split10:76 %tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln33_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="697" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split10:77 %tmp_62 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln33_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="698" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="7">
<![CDATA[
.split10:78 %zext_ln49_10 = zext i7 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln49_10"/></StgValue>
</operation>

<operation id="699" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:79 %add_ln49_26 = add i11 %tmp_61, i11 %zext_ln49_10

]]></Node>
<StgValue><ssdm name="add_ln49_26"/></StgValue>
</operation>

<operation id="700" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:107 %add_ln49_33 = add i11 %add_ln49_26, i11 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>

<operation id="701" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="11">
<![CDATA[
.split10:108 %zext_ln49_18 = zext i11 %add_ln49_33

]]></Node>
<StgValue><ssdm name="zext_ln49_18"/></StgValue>
</operation>

<operation id="702" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:109 %pad_img_addr_35 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_18

]]></Node>
<StgValue><ssdm name="pad_img_addr_35"/></StgValue>
</operation>

<operation id="703" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:170 %w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="w_sum_1_0_2"/></StgValue>
</operation>

<operation id="704" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:267 %add_ln49_74 = add i11 %add_ln49_25, i11 %zext_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_74"/></StgValue>
</operation>

<operation id="705" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="11">
<![CDATA[
.split10:268 %zext_ln49_65 = zext i11 %add_ln49_74

]]></Node>
<StgValue><ssdm name="zext_ln49_65"/></StgValue>
</operation>

<operation id="706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:269 %pad_img_addr_34 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="pad_img_addr_34"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:349 %mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:353 %mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:357 %mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:361 %mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:365 %mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:369 %mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:373 %mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:377 %mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:379 %tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0665283, i32 -0.315715, i32 0.413677, i32 -1.00393, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="11">
<![CDATA[
.split10:380 %pad_img_load_32 = load i11 %pad_img_addr_32

]]></Node>
<StgValue><ssdm name="pad_img_load_32"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:383 %tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.270242, i32 -0.0946628, i32 0.192181, i32 -0.874918, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="11">
<![CDATA[
.split10:384 %pad_img_load_33 = load i11 %pad_img_addr_33

]]></Node>
<StgValue><ssdm name="pad_img_load_33"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="11">
<![CDATA[
.split10:388 %pad_img_load_34 = load i11 %pad_img_addr_34

]]></Node>
<StgValue><ssdm name="pad_img_load_34"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="11">
<![CDATA[
.split10:392 %pad_img_load_35 = load i11 %pad_img_addr_35

]]></Node>
<StgValue><ssdm name="pad_img_load_35"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="721" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:135 %add_ln49_40 = add i11 %add_ln49_26, i11 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_40"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="11">
<![CDATA[
.split10:136 %zext_ln49_26 = zext i11 %add_ln49_40

]]></Node>
<StgValue><ssdm name="zext_ln49_26"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:137 %pad_img_addr_36 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_26

]]></Node>
<StgValue><ssdm name="pad_img_addr_36"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:162 %add_ln49_47 = add i11 %add_ln49_26, i11 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_47"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="11">
<![CDATA[
.split10:163 %zext_ln49_34 = zext i11 %add_ln49_47

]]></Node>
<StgValue><ssdm name="zext_ln49_34"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:164 %pad_img_addr_37 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_34

]]></Node>
<StgValue><ssdm name="pad_img_addr_37"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:170 %w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="w_sum_1_0_2"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:357 %mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="729" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:361 %mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="730" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:365 %mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="731" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:369 %mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="732" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:373 %mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="733" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:377 %mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="734" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:381 %mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="735" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:385 %mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="736" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:387 %tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.593949, i32 0.775109, i32 0.224236, i32 -0.786404, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="737" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="11">
<![CDATA[
.split10:388 %pad_img_load_34 = load i11 %pad_img_addr_34

]]></Node>
<StgValue><ssdm name="pad_img_load_34"/></StgValue>
</operation>

<operation id="738" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:391 %tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.273157, i32 0.383117, i32 -0.291015, i32 -0.429459, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="739" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="11">
<![CDATA[
.split10:392 %pad_img_load_35 = load i11 %pad_img_addr_35

]]></Node>
<StgValue><ssdm name="pad_img_load_35"/></StgValue>
</operation>

<operation id="740" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="11">
<![CDATA[
.split10:396 %pad_img_load_36 = load i11 %pad_img_addr_36

]]></Node>
<StgValue><ssdm name="pad_img_load_36"/></StgValue>
</operation>

<operation id="741" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="11">
<![CDATA[
.split10:400 %pad_img_load_37 = load i11 %pad_img_addr_37

]]></Node>
<StgValue><ssdm name="pad_img_load_37"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="742" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:80 %add_ln33_3 = add i6 %zext_ln33_2, i6 6

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.split10:81 %tmp_63 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln33_3, i5 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="744" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split10:82 %tmp_64 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln33_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="745" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="7">
<![CDATA[
.split10:83 %zext_ln49_11 = zext i7 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln49_11"/></StgValue>
</operation>

<operation id="746" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:84 %add_ln49_27 = add i11 %tmp_63, i11 %zext_ln49_11

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>

<operation id="747" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:110 %add_ln49_34 = add i11 %add_ln49_27, i11 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_34"/></StgValue>
</operation>

<operation id="748" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:138 %add_ln49_41 = add i11 %add_ln49_27, i11 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_41"/></StgValue>
</operation>

<operation id="749" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:165 %add_ln49_48 = add i11 %add_ln49_27, i11 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_48"/></StgValue>
</operation>

<operation id="750" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:170 %w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="w_sum_1_0_2"/></StgValue>
</operation>

<operation id="751" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:189 %add_ln49_54 = add i11 %add_ln49_26, i11 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_54"/></StgValue>
</operation>

<operation id="752" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="11">
<![CDATA[
.split10:190 %zext_ln49_42 = zext i11 %add_ln49_54

]]></Node>
<StgValue><ssdm name="zext_ln49_42"/></StgValue>
</operation>

<operation id="753" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:191 %pad_img_addr_38 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_42

]]></Node>
<StgValue><ssdm name="pad_img_addr_38"/></StgValue>
</operation>

<operation id="754" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:192 %add_ln49_55 = add i11 %add_ln49_27, i11 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_55"/></StgValue>
</operation>

<operation id="755" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:216 %add_ln49_61 = add i11 %add_ln49_26, i11 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_61"/></StgValue>
</operation>

<operation id="756" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="11">
<![CDATA[
.split10:217 %zext_ln49_50 = zext i11 %add_ln49_61

]]></Node>
<StgValue><ssdm name="zext_ln49_50"/></StgValue>
</operation>

<operation id="757" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:218 %pad_img_addr_39 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_50

]]></Node>
<StgValue><ssdm name="pad_img_addr_39"/></StgValue>
</operation>

<operation id="758" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:219 %add_ln49_62 = add i11 %add_ln49_27, i11 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_62"/></StgValue>
</operation>

<operation id="759" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:243 %add_ln49_68 = add i11 %add_ln49_26, i11 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_68"/></StgValue>
</operation>

<operation id="760" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:246 %add_ln49_69 = add i11 %add_ln49_27, i11 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_69"/></StgValue>
</operation>

<operation id="761" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:270 %add_ln49_75 = add i11 %add_ln49_26, i11 %zext_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_75"/></StgValue>
</operation>

<operation id="762" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:273 %add_ln49_76 = add i11 %add_ln49_27, i11 %zext_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_76"/></StgValue>
</operation>

<operation id="763" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:365 %mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="764" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:369 %mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="765" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:373 %mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="766" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:377 %mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="767" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:381 %mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="768" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:385 %mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="769" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:389 %mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="770" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:393 %mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="771" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:395 %tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.15801, i32 -0.117893, i32 -0.278794, i32 -0.1446, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="772" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="11">
<![CDATA[
.split10:396 %pad_img_load_36 = load i11 %pad_img_addr_36

]]></Node>
<StgValue><ssdm name="pad_img_load_36"/></StgValue>
</operation>

<operation id="773" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:399 %tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.131003, i32 0.0487087, i32 0.100702, i32 -0.622983, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="774" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="11">
<![CDATA[
.split10:400 %pad_img_load_37 = load i11 %pad_img_addr_37

]]></Node>
<StgValue><ssdm name="pad_img_load_37"/></StgValue>
</operation>

<operation id="775" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="11">
<![CDATA[
.split10:404 %pad_img_load_38 = load i11 %pad_img_addr_38

]]></Node>
<StgValue><ssdm name="pad_img_load_38"/></StgValue>
</operation>

<operation id="776" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="11">
<![CDATA[
.split10:408 %pad_img_load_39 = load i11 %pad_img_addr_39

]]></Node>
<StgValue><ssdm name="pad_img_load_39"/></StgValue>
</operation>

<operation id="777" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:458 %add_ln36 = add i2 %select_ln33, i2 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="778" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:460 %select_ln33_6 = select i1 %or_ln28, i4 1, i4 %add_ln33_4

]]></Node>
<StgValue><ssdm name="select_ln33_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="779" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:170 %w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="w_sum_1_0_2"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="11">
<![CDATA[
.split10:244 %zext_ln49_58 = zext i11 %add_ln49_68

]]></Node>
<StgValue><ssdm name="zext_ln49_58"/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:245 %pad_img_addr_40 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_58

]]></Node>
<StgValue><ssdm name="pad_img_addr_40"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="11">
<![CDATA[
.split10:271 %zext_ln49_66 = zext i11 %add_ln49_75

]]></Node>
<StgValue><ssdm name="zext_ln49_66"/></StgValue>
</operation>

<operation id="783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:272 %pad_img_addr_41 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_66

]]></Node>
<StgValue><ssdm name="pad_img_addr_41"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:373 %mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:377 %mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="786" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:381 %mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="787" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:385 %mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="788" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:389 %mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="789" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:393 %mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="790" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:397 %mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="791" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:401 %mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="792" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:403 %tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0645869, i32 -0.439997, i32 -0.307544, i32 -0.696788, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="793" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="11">
<![CDATA[
.split10:404 %pad_img_load_38 = load i11 %pad_img_addr_38

]]></Node>
<StgValue><ssdm name="pad_img_load_38"/></StgValue>
</operation>

<operation id="794" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:407 %tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.340808, i32 -0.819136, i32 0.197383, i32 -0.491139, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="795" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="11">
<![CDATA[
.split10:408 %pad_img_load_39 = load i11 %pad_img_addr_39

]]></Node>
<StgValue><ssdm name="pad_img_load_39"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
.split10:412 %pad_img_load_40 = load i11 %pad_img_addr_40

]]></Node>
<StgValue><ssdm name="pad_img_load_40"/></StgValue>
</operation>

<operation id="797" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
.split10:416 %pad_img_load_41 = load i11 %pad_img_addr_41

]]></Node>
<StgValue><ssdm name="pad_img_load_41"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
.split10:111 %zext_ln49_19 = zext i11 %add_ln49_34

]]></Node>
<StgValue><ssdm name="zext_ln49_19"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:112 %pad_img_addr_42 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_19

]]></Node>
<StgValue><ssdm name="pad_img_addr_42"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
.split10:139 %zext_ln49_27 = zext i11 %add_ln49_41

]]></Node>
<StgValue><ssdm name="zext_ln49_27"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:140 %pad_img_addr_43 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_27

]]></Node>
<StgValue><ssdm name="pad_img_addr_43"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:197 %w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="w_sum_1_0_3"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:381 %mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:385 %mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:389 %mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:393 %mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="807" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:397 %mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="808" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:401 %mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="809" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:405 %mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="810" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:409 %mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="811" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:411 %tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.282914, i32 -0.286374, i32 0.164195, i32 0.101633, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="812" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
.split10:412 %pad_img_load_40 = load i11 %pad_img_addr_40

]]></Node>
<StgValue><ssdm name="pad_img_load_40"/></StgValue>
</operation>

<operation id="813" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:415 %tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.2143, i32 0.295965, i32 0.148054, i32 0.249936, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="814" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
.split10:416 %pad_img_load_41 = load i11 %pad_img_addr_41

]]></Node>
<StgValue><ssdm name="pad_img_load_41"/></StgValue>
</operation>

<operation id="815" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="11">
<![CDATA[
.split10:420 %pad_img_load_42 = load i11 %pad_img_addr_42

]]></Node>
<StgValue><ssdm name="pad_img_load_42"/></StgValue>
</operation>

<operation id="816" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="11">
<![CDATA[
.split10:424 %pad_img_load_43 = load i11 %pad_img_addr_43

]]></Node>
<StgValue><ssdm name="pad_img_load_43"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="817" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="11">
<![CDATA[
.split10:166 %zext_ln49_35 = zext i11 %add_ln49_48

]]></Node>
<StgValue><ssdm name="zext_ln49_35"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:167 %pad_img_addr_44 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_35

]]></Node>
<StgValue><ssdm name="pad_img_addr_44"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="11">
<![CDATA[
.split10:193 %zext_ln49_43 = zext i11 %add_ln49_55

]]></Node>
<StgValue><ssdm name="zext_ln49_43"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:194 %pad_img_addr_45 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_43

]]></Node>
<StgValue><ssdm name="pad_img_addr_45"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:197 %w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="w_sum_1_0_3"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:389 %mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:393 %mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:397 %mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:401 %mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:405 %mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:409 %mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:413 %mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:417 %mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:419 %tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.187386, i32 -0.152782, i32 -0.514544, i32 -0.0174853, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="11">
<![CDATA[
.split10:420 %pad_img_load_42 = load i11 %pad_img_addr_42

]]></Node>
<StgValue><ssdm name="pad_img_load_42"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:423 %tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.341327, i32 -0.0560039, i32 0.0408449, i32 -0.039358, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="11">
<![CDATA[
.split10:424 %pad_img_load_43 = load i11 %pad_img_addr_43

]]></Node>
<StgValue><ssdm name="pad_img_load_43"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="11">
<![CDATA[
.split10:428 %pad_img_load_44 = load i11 %pad_img_addr_44

]]></Node>
<StgValue><ssdm name="pad_img_load_44"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="11">
<![CDATA[
.split10:432 %pad_img_load_45 = load i11 %pad_img_addr_45

]]></Node>
<StgValue><ssdm name="pad_img_load_45"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split10:462 %select_ln28_9 = select i1 %icmp_ln28, i7 1, i7 %add_ln28_1

]]></Node>
<StgValue><ssdm name="select_ln28_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="837" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:197 %w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="w_sum_1_0_3"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="11">
<![CDATA[
.split10:220 %zext_ln49_51 = zext i11 %add_ln49_62

]]></Node>
<StgValue><ssdm name="zext_ln49_51"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:221 %pad_img_addr_46 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_51

]]></Node>
<StgValue><ssdm name="pad_img_addr_46"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="11">
<![CDATA[
.split10:247 %zext_ln49_59 = zext i11 %add_ln49_69

]]></Node>
<StgValue><ssdm name="zext_ln49_59"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:248 %pad_img_addr_47 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_59

]]></Node>
<StgValue><ssdm name="pad_img_addr_47"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:397 %mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:401 %mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:405 %mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:409 %mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:413 %mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:417 %mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:421 %mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:425 %mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:427 %tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.398067, i32 -0.611974, i32 0.197346, i32 -0.292306, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="11">
<![CDATA[
.split10:428 %pad_img_load_44 = load i11 %pad_img_addr_44

]]></Node>
<StgValue><ssdm name="pad_img_load_44"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:431 %tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.179694, i32 -0.428359, i32 -0.305802, i32 -0.0273141, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="11">
<![CDATA[
.split10:432 %pad_img_load_45 = load i11 %pad_img_addr_45

]]></Node>
<StgValue><ssdm name="pad_img_load_45"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="11">
<![CDATA[
.split10:436 %pad_img_load_46 = load i11 %pad_img_addr_46

]]></Node>
<StgValue><ssdm name="pad_img_load_46"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="11">
<![CDATA[
.split10:440 %pad_img_load_47 = load i11 %pad_img_addr_47

]]></Node>
<StgValue><ssdm name="pad_img_load_47"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="856" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:197 %w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="w_sum_1_0_3"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="11">
<![CDATA[
.split10:274 %zext_ln49_67 = zext i11 %add_ln49_76

]]></Node>
<StgValue><ssdm name="zext_ln49_67"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:275 %pad_img_addr_48 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="pad_img_addr_48"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:405 %mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:409 %mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:413 %mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:417 %mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:421 %mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:425 %mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:429 %mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:433 %mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:435 %tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.377198, i32 -0.435766, i32 0.0734409, i32 0.548503, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="11">
<![CDATA[
.split10:436 %pad_img_load_46 = load i11 %pad_img_addr_46

]]></Node>
<StgValue><ssdm name="pad_img_load_46"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:439 %tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.214891, i32 -0.390614, i32 0.118564, i32 0.256582, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="11">
<![CDATA[
.split10:440 %pad_img_load_47 = load i11 %pad_img_addr_47

]]></Node>
<StgValue><ssdm name="pad_img_load_47"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="11">
<![CDATA[
.split10:444 %pad_img_load_48 = load i11 %pad_img_addr_48

]]></Node>
<StgValue><ssdm name="pad_img_load_48"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="872" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:197 %w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="w_sum_1_0_3"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:413 %mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:417 %mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="875" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:421 %mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:425 %mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="877" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:429 %mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="878" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:433 %mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="879" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:437 %mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="880" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:441 %mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="881" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split10:443 %tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.335259, i32 -0.599644, i32 -0.119868, i32 0.0254173, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="882" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="11">
<![CDATA[
.split10:444 %pad_img_load_48 = load i11 %pad_img_addr_48

]]></Node>
<StgValue><ssdm name="pad_img_load_48"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="883" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:224 %w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="w_sum_1_0_4"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:421 %mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="885" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:425 %mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="886" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:429 %mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="887" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:433 %mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="888" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:437 %mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="889" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:441 %mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="890" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:445 %mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="891" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:224 %w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="w_sum_1_0_4"/></StgValue>
</operation>

<operation id="892" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:429 %mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="893" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:433 %mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="894" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:437 %mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="895" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:441 %mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="896" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:445 %mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="897" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:224 %w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="w_sum_1_0_4"/></StgValue>
</operation>

<operation id="898" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:437 %mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="899" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:441 %mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="900" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:445 %mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="901" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:224 %w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="w_sum_1_0_4"/></StgValue>
</operation>

<operation id="902" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:445 %mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="903" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:224 %w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="w_sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="904" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:251 %w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5

]]></Node>
<StgValue><ssdm name="w_sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="905" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:251 %w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5

]]></Node>
<StgValue><ssdm name="w_sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="906" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:251 %w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5

]]></Node>
<StgValue><ssdm name="w_sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="907" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:251 %w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5

]]></Node>
<StgValue><ssdm name="w_sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="908" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:251 %w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5

]]></Node>
<StgValue><ssdm name="w_sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="909" st_id="40" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:278 %w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6

]]></Node>
<StgValue><ssdm name="w_sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="910" st_id="41" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:278 %w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6

]]></Node>
<StgValue><ssdm name="w_sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="911" st_id="42" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:278 %w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6

]]></Node>
<StgValue><ssdm name="w_sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="912" st_id="43" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:278 %w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6

]]></Node>
<StgValue><ssdm name="w_sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="913" st_id="44" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:278 %w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6

]]></Node>
<StgValue><ssdm name="w_sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="914" st_id="45" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:282 %w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="915" st_id="46" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:282 %w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="916" st_id="47" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:282 %w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="917" st_id="48" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:282 %w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="918" st_id="49" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:282 %w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="919" st_id="50" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:286 %w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="920" st_id="51" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:286 %w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="921" st_id="52" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:286 %w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="922" st_id="53" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:286 %w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="923" st_id="54" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:286 %w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="924" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:290 %w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="925" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:290 %w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="926" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:290 %w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="927" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:290 %w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="928" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:290 %w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">
</state>

<state id="61" st_id="61">

<operation id="929" st_id="61" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:294 %w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="930" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:294 %w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="931" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:294 %w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="932" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:294 %w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="933" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:294 %w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="934" st_id="66" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:298 %w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="935" st_id="67" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:298 %w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="936" st_id="68" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:298 %w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="937" st_id="69" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:298 %w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="938" st_id="70" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:298 %w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="939" st_id="71" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:302 %w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="940" st_id="72" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:302 %w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="941" st_id="73" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:302 %w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="942" st_id="74" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:302 %w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="943" st_id="75" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:302 %w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="944" st_id="76" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:306 %w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="945" st_id="77" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:306 %w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="946" st_id="78" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:306 %w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="947" st_id="79" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:306 %w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="948" st_id="80" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:306 %w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="949" st_id="81" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:310 %w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="950" st_id="82" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:310 %w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="951" st_id="83" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:310 %w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="952" st_id="84" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:310 %w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="953" st_id="85" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:310 %w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="954" st_id="86" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:314 %w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="955" st_id="87" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:314 %w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="956" st_id="88" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:314 %w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="957" st_id="89" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:314 %w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="958" st_id="90" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:314 %w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="959" st_id="91" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:318 %w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="960" st_id="92" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:318 %w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="961" st_id="93" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:318 %w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="962" st_id="94" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:318 %w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="963" st_id="95" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:318 %w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="964" st_id="96" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:322 %w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="965" st_id="97" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:322 %w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="966" st_id="98" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:322 %w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="967" st_id="99" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:322 %w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="968" st_id="100" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:322 %w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="969" st_id="101" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:326 %w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="970" st_id="102" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:326 %w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="971" st_id="103" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:326 %w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="972" st_id="104" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:326 %w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="973" st_id="105" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:326 %w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="974" st_id="106" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:330 %w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="975" st_id="107" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:330 %w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="976" st_id="108" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:330 %w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="977" st_id="109" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:330 %w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="978" st_id="110" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:330 %w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">
</state>

<state id="112" st_id="112">

<operation id="979" st_id="112" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:334 %w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="980" st_id="113" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:334 %w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="981" st_id="114" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:334 %w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="982" st_id="115" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:334 %w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="983" st_id="116" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:334 %w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="984" st_id="117" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:338 %w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="985" st_id="118" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:338 %w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="986" st_id="119" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:338 %w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="987" st_id="120" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:338 %w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="988" st_id="121" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:338 %w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="989" st_id="122" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:342 %w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="990" st_id="123" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:342 %w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="991" st_id="124" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:342 %w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="992" st_id="125" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:342 %w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="993" st_id="126" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:342 %w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="994" st_id="127" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:346 %w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="995" st_id="128" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:346 %w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="996" st_id="129" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:346 %w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="997" st_id="130" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:346 %w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="998" st_id="131" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:346 %w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="999" st_id="132" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:350 %w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1000" st_id="133" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:350 %w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1001" st_id="134" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:350 %w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1002" st_id="135" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:350 %w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1003" st_id="136" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:350 %w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1004" st_id="137" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:354 %w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1005" st_id="138" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:354 %w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1006" st_id="139" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:354 %w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1007" st_id="140" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:354 %w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1008" st_id="141" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:354 %w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1009" st_id="142" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:358 %w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1010" st_id="143" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:358 %w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1011" st_id="144" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:358 %w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1012" st_id="145" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:358 %w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1013" st_id="146" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:358 %w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1014" st_id="147" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:362 %w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1015" st_id="148" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:362 %w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1016" st_id="149" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:362 %w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1017" st_id="150" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:362 %w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1018" st_id="151" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:362 %w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1019" st_id="152" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:366 %w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1020" st_id="153" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:366 %w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1021" st_id="154" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:366 %w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1022" st_id="155" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:366 %w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1023" st_id="156" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:366 %w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1024" st_id="157" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:370 %w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_1_4_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1025" st_id="158" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:370 %w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_1_4_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1026" st_id="159" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:370 %w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_1_4_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1027" st_id="160" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:370 %w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_1_4_1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1028" st_id="161" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:370 %w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_1_4_1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">
</state>

<state id="163" st_id="163">

<operation id="1029" st_id="163" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:374 %w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_1_4_2"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1030" st_id="164" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:374 %w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_1_4_2"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1031" st_id="165" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:374 %w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_1_4_2"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1032" st_id="166" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:374 %w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_1_4_2"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1033" st_id="167" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:374 %w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_1_4_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1034" st_id="168" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:378 %w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_1_4_3"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1035" st_id="169" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:378 %w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_1_4_3"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1036" st_id="170" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:378 %w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_1_4_3"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1037" st_id="171" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:378 %w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_1_4_3"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1038" st_id="172" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:378 %w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_1_4_3"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1039" st_id="173" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:382 %w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4_4"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1040" st_id="174" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:382 %w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4_4"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1041" st_id="175" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:382 %w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4_4"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1042" st_id="176" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:382 %w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4_4"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1043" st_id="177" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:382 %w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_1_4_4"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1044" st_id="178" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:386 %w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_1_4_5"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1045" st_id="179" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:386 %w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_1_4_5"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1046" st_id="180" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:386 %w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_1_4_5"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1047" st_id="181" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:386 %w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_1_4_5"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1048" st_id="182" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:386 %w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_1_4_5"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1049" st_id="183" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:390 %w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_1_4_6"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1050" st_id="184" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:390 %w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_1_4_6"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1051" st_id="185" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:390 %w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_1_4_6"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1052" st_id="186" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:390 %w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_1_4_6"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1053" st_id="187" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:390 %w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_1_4_6"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1054" st_id="188" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:394 %w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1055" st_id="189" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:394 %w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1056" st_id="190" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:394 %w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1057" st_id="191" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:394 %w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1058" st_id="192" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:394 %w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1059" st_id="193" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:398 %w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_1_5_1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1060" st_id="194" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:398 %w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_1_5_1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1061" st_id="195" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:398 %w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_1_5_1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1062" st_id="196" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:398 %w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_1_5_1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1063" st_id="197" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:398 %w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_1_5_1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1064" st_id="198" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:402 %w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_1_5_2"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1065" st_id="199" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:402 %w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_1_5_2"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1066" st_id="200" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:402 %w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_1_5_2"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1067" st_id="201" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:402 %w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_1_5_2"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1068" st_id="202" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:402 %w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_1_5_2"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1069" st_id="203" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:406 %w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_1_5_3"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1070" st_id="204" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:406 %w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_1_5_3"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1071" st_id="205" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:406 %w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_1_5_3"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1072" st_id="206" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:406 %w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_1_5_3"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1073" st_id="207" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:406 %w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_1_5_3"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1074" st_id="208" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:410 %w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_1_5_4"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1075" st_id="209" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:410 %w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_1_5_4"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1076" st_id="210" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:410 %w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_1_5_4"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1077" st_id="211" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:410 %w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_1_5_4"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1078" st_id="212" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:410 %w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_1_5_4"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">
</state>

<state id="214" st_id="214">

<operation id="1079" st_id="214" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:414 %w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1080" st_id="215" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:414 %w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1081" st_id="216" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:414 %w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1082" st_id="217" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:414 %w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1083" st_id="218" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:414 %w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1084" st_id="219" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:418 %w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_1_5_6"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1085" st_id="220" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:418 %w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_1_5_6"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1086" st_id="221" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:418 %w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_1_5_6"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1087" st_id="222" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:418 %w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_1_5_6"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1088" st_id="223" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:418 %w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_1_5_6"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1089" st_id="224" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:422 %w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1090" st_id="225" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:422 %w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1091" st_id="226" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:422 %w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1092" st_id="227" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:422 %w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1093" st_id="228" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:422 %w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1094" st_id="229" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:426 %w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_1_6_1"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1095" st_id="230" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:426 %w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_1_6_1"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1096" st_id="231" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:426 %w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_1_6_1"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1097" st_id="232" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:426 %w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_1_6_1"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1098" st_id="233" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:426 %w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_1_6_1"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1099" st_id="234" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:430 %w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_1_6_2"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1100" st_id="235" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:430 %w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_1_6_2"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1101" st_id="236" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:430 %w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_1_6_2"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1102" st_id="237" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:430 %w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_1_6_2"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1103" st_id="238" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:430 %w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_1_6_2"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1104" st_id="239" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:434 %w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_1_6_3"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1105" st_id="240" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:434 %w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_1_6_3"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1106" st_id="241" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:434 %w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_1_6_3"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1107" st_id="242" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:434 %w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_1_6_3"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1108" st_id="243" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:434 %w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_1_6_3"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1109" st_id="244" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:438 %w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_1_6_4"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1110" st_id="245" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:438 %w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_1_6_4"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1111" st_id="246" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:438 %w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_1_6_4"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1112" st_id="247" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:438 %w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_1_6_4"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1113" st_id="248" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:438 %w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_1_6_4"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1114" st_id="249" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:442 %w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_1_6_5"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1115" st_id="250" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:442 %w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_1_6_5"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1116" st_id="251" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:442 %w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_1_6_5"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1117" st_id="252" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:442 %w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_1_6_5"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1118" st_id="253" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:442 %w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_1_6_5"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1119" st_id="254" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:446 %w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1120" st_id="255" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:446 %w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1121" st_id="256" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:446 %w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1122" st_id="257" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:446 %w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1123" st_id="258" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:446 %w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1124" st_id="259" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:447 %x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1125" st_id="260" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:447 %x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1126" st_id="261" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:447 %x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1127" st_id="262" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:447 %x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1128" st_id="263" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:447 %x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1129" st_id="264" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:454 %tmp_57 = fcmp_ogt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1130" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
.split10:448 %bitcast_ln7 = bitcast i32 %x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln7"/></StgValue>
</operation>

<operation id="1131" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:449 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1132" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="23" op_0_bw="32">
<![CDATA[
.split10:450 %trunc_ln7 = trunc i32 %bitcast_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="1133" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split10:451 %icmp_ln7 = icmp_ne  i8 %tmp_56, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="1134" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split10:452 %icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="1135" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:453 %or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="1136" st_id="265" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:454 %tmp_57 = fcmp_ogt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1137" st_id="265" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:455 %and_ln7 = and i1 %or_ln7, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="1138" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split10:456 %select_ln8 = select i1 %and_ln7, i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1139" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_pool_for_rows_pool_for_cols_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1141" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1142" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_cols_pool_for_rows_pool_for_cols_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:30 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1144" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:36 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1145" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:85 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:88 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="1147" st_id="266" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split10:457 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="1148" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
.split10:463 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1149" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0">
<![CDATA[
:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
