# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../minesweeper.srcs/sources_1/ip/clear_fifo/sim/clear_fifo.v" \

sv xil_defaultlib  \
"../../../../minesweeper.srcs/sources_1/new/minesweeper.sv" \
"../../../../minesweeper.srcs/sim_1/new/minesweeper_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
