// Seed: 122013923
module module_0 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4,
    output wor id_5
);
  assign id_5 = id_0 ? id_4 < 1 : 1;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2
  );
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    output tri  id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  supply0 id_4;
  assign module_0.type_1 = 0;
  assign id_2 = 1 - id_4;
  wand id_5 = 1;
  assign id_4 = 1;
endmodule
