#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 14 05:12:12 2022
# Process ID: 5376
# Current directory: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/synth_1
# Command line: vivado.exe -log TopMaster.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopMaster.tcl
# Log file: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/synth_1/TopMaster.vds
# Journal file: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopMaster.tcl -notrace
Command: synth_design -top TopMaster -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14488
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.230 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port doutb of mode out cannot be associated with actual port rddata of mode in [C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd:191]
ERROR: [Synth 8-1084] rddata with mode 'in' cannot be updated [C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd:191]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.230 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Jan 14 05:12:21 2022...
