module  FivebitAnd_Testbench ();

reg [4:0]A;
reg [4:0]B;
reg [1:0]S;
wire [4:0]R;


FivebitAnd test(R, A, B,S);


initial begin
A[4:0] =5'b00100 ;
B[4:0] =5'b00100 ;  
S[1:0] =2'b00 ;  

#20;
A[4:0] =5'b10101 ;
B[4:0] =5'b00100 ;  
S[1:0] =2'b00 ;  

#20;
A[4:0] =5'b00100 ;
B[4:0] =5'b10101 ;  
S[1:0] =2'b00 ;  

#20;
A[4:0] =5'b01100 ;
B[4:0] =5'b00101 ;  
S[1:0] =2'b00 ;  

#20;
A[4:0] =5'b00100 ;
B[4:0] =5'b00100 ;  
S[1:0] =2'b10 ;  

#20;
A[4:0] =5'b10111 ;
B[4:0] =5'b00101 ;  
S[1:0] =2'b10 ;  

#20;
A[4:0] =5'b00000 ;
B[4:0] =5'b00101 ;  
S[1:0] =2'b10 ;  

#20;
A[4:0] =5'b11100 ;
B[4:0] =5'b01100 ; 
S[1:0] =2'b10 ;  

#20;
A[4:0] =5'b00000 ;
B[4:0] =5'b01100 ; 
S[1:0] =2'b01 ;  

#20;
A[4:0] =5'b00100 ;
B[4:0] =5'b10100 ;
S[1:0] =2'b01 ;   


#20;
A[4:0] =5'b00100 ;
B[4:0] =5'b10100 ;
S[1:0] =2'b01 ;   


#20;
A[4:0] =5'b00100 ;
B[4:0] =5'b10100 ;
S[1:0] =2'b01 ;   

#20;
A[4:0] =5'b11010 ;
B[4:0] =5'b01010 ; 
S[1:0] =2'b11 ;  

#20;
A[4:0] =5'b10110 ;
B[4:0] =5'b01001 ; 
S[1:0] =2'b11 ;  
#20;
A[4:0] =5'b10010 ;
B[4:0] =5'b00000 ; 
S[1:0] =2'b11 ;  
#20;
A[4:0] =5'b10010 ;
B[4:0] =5'b11111 ; 
S[1:0] =2'b11 ;  
#20;
end

initial begin

$monitor("time  = %2d , A = %5b ,B = %5b , S = %2b , R = %5b",$time, A,B,S,R);

end

endmodule
