<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_id_serialize_intf</a></h1>
<div class="docblock">
<p>Interface variant of <a href="module.axi_id_serialize"><code>axi_id_serialize</code></a>.</p>
<p>See the documentation of the main module for the definition of ports and parameters.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_SLV_PORT_ID_WIDTH" class="impl"><code class="in-band">AXI_SLV_PORT_ID_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_SLV_PORT_MAX_TXNS" class="impl"><code class="in-band">AXI_SLV_PORT_MAX_TXNS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_MST_PORT_ID_WIDTH" class="impl"><code class="in-band">AXI_MST_PORT_ID_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_MST_PORT_MAX_UNIQ_IDS" class="impl"><code class="in-band">AXI_MST_PORT_MAX_UNIQ_IDS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_MST_PORT_MAX_TXNS_PER_ID" class="impl"><code class="in-band">AXI_MST_PORT_MAX_TXNS_PER_ID<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band">AXI_ADDR_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band">AXI_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band">AXI_USER_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv" class="impl"><code class="in-band">slv<span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock"
></div><h3 id="port.mst" class="impl"><code class="in-band">mst<span class="type-annotation">: AXI_BUS.Master</span></code></h3><div class="docblock"
></div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.slv_id_t.html">slv_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_id_t.html">mst_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_aw_t.html">slv_aw_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_t.html">w_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_b_t.html">slv_b_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_ar_t.html">slv_ar_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_r_t.html">slv_r_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_port_axi_req_t.html">slv_port_axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_port_axi_rsp_t.html">slv_port_axi_rsp_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_aw_t.html">mst_aw_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_b_t.html">mst_b_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_ar_t.html">mst_ar_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_r_t.html">mst_r_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_port_axi_req_t.html">mst_port_axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_port_axi_rsp_t.html">mst_port_axi_rsp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.slv_req" class="impl"><code class="in-band">slv_req<span class="type-annotation">: slv_port_axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.slv_resp" class="impl"><code class="in-band">slv_resp<span class="type-annotation">: slv_port_axi_rsp_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mst_req" class="impl"><code class="in-band">mst_req<span class="type-annotation">: mst_port_axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mst_resp" class="impl"><code class="in-band">mst_resp<span class="type-annotation">: mst_port_axi_rsp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
