

================================================================
== Vitis HLS Report for 'gather_node_neighbors'
================================================================
* Date:           Mon Jul 28 11:42:50 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gather_node_neighbors
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.128 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gather_node_neighbors_Pipeline_VITIS_LOOP_21_1_fu_59  |gather_node_neighbors_Pipeline_VITIS_LOOP_21_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       25|       93|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       20|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      113|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |grp_gather_node_neighbors_Pipeline_VITIS_LOOP_21_1_fu_59  |gather_node_neighbors_Pipeline_VITIS_LOOP_21_1  |        0|   0|  25|  93|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |Total                                                     |                                                |        0|   0|  25|  93|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   3|   0|    3|          0|
    |grp_gather_node_neighbors_Pipeline_VITIS_LOOP_21_1_fu_59_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln21_reg_90                                                      |  10|   0|   10|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  14|   0|   14|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|   gather_node_neighbors|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|   gather_node_neighbors|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|   gather_node_neighbors|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|   gather_node_neighbors|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|   gather_node_neighbors|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|   gather_node_neighbors|  return value|
|node                             |   in|   32|     ap_none|                    node|        scalar|
|node_in_degree                   |   in|   32|     ap_none|          node_in_degree|        scalar|
|node_neighbors_address0          |  out|   11|   ap_memory|          node_neighbors|         array|
|node_neighbors_ce0               |  out|    1|   ap_memory|          node_neighbors|         array|
|node_neighbors_we0               |  out|    1|   ap_memory|          node_neighbors|         array|
|node_neighbors_d0                |  out|   32|   ap_memory|          node_neighbors|         array|
|neighbor_table_offsets_address0  |  out|   11|   ap_memory|  neighbor_table_offsets|         array|
|neighbor_table_offsets_ce0       |  out|    1|   ap_memory|  neighbor_table_offsets|         array|
|neighbor_table_offsets_q0        |   in|   32|   ap_memory|  neighbor_table_offsets|         array|
|neighbor_table_address0          |  out|   10|   ap_memory|          neighbor_table|         array|
|neighbor_table_ce0               |  out|    1|   ap_memory|          neighbor_table|         array|
|neighbor_table_q0                |   in|   32|   ap_memory|          neighbor_table|         array|
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%node_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 4 'read' 'node_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %node_read" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 5 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 %zext_ln15" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 6 'getelementptr' 'neighbor_table_offsets_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.20ns)   --->   "%node_offset = load i11 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 7 'load' 'node_offset' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%node_in_degree_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_in_degree" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 8 'read' 'node_in_degree_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (1.20ns)   --->   "%node_offset = load i11 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 9 'load' 'node_offset' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %node_offset" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:21]   --->   Operation 10 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.92ns)   --->   "%call_ln6 = call void @gather_node_neighbors_Pipeline_VITIS_LOOP_21_1, i32 %node_in_degree_read, i10 %trunc_ln21, i32 %neighbor_table, i32 %node_neighbors" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 11 'call' 'call_ln6' <Predicate = true> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:5]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %node"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %node_in_degree"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_in_degree, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_neighbors, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %node_neighbors"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table_offsets"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln6 = call void @gather_node_neighbors_Pipeline_VITIS_LOOP_21_1, i32 %node_in_degree_read, i10 %trunc_ln21, i32 %neighbor_table, i32 %node_neighbors" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 23 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:25]   --->   Operation 24 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ node]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ node_in_degree]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ node_neighbors]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neighbor_table_offsets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ neighbor_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
node_read                   (read         ) [ 0000]
zext_ln15                   (zext         ) [ 0000]
neighbor_table_offsets_addr (getelementptr) [ 0010]
node_in_degree_read         (read         ) [ 0001]
node_offset                 (load         ) [ 0000]
trunc_ln21                  (trunc        ) [ 0001]
spectopmodule_ln5           (spectopmodule) [ 0000]
specbitsmap_ln0             (specbitsmap  ) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specbitsmap_ln0             (specbitsmap  ) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specbitsmap_ln0             (specbitsmap  ) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specbitsmap_ln0             (specbitsmap  ) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specbitsmap_ln0             (specbitsmap  ) [ 0000]
call_ln6                    (call         ) [ 0000]
ret_ln25                    (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="node">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="node_in_degree">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_in_degree"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="node_neighbors">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_neighbors"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neighbor_table_offsets">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table_offsets"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="neighbor_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gather_node_neighbors_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="node_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="node_in_degree_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_in_degree_read/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="neighbor_table_offsets_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_offsets_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="11" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="node_offset/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_gather_node_neighbors_Pipeline_VITIS_LOOP_21_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="10" slack="0"/>
<pin id="63" dir="0" index="3" bw="32" slack="0"/>
<pin id="64" dir="0" index="4" bw="32" slack="0"/>
<pin id="65" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln15_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="trunc_ln21_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="neighbor_table_offsets_addr_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="1"/>
<pin id="82" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="neighbor_table_offsets_addr "/>
</bind>
</comp>

<comp id="85" class="1005" name="node_in_degree_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="node_in_degree_read "/>
</bind>
</comp>

<comp id="90" class="1005" name="trunc_ln21_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="1"/>
<pin id="92" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="40" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="59" pin=4"/></net>

<net id="73"><net_src comp="34" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="78"><net_src comp="53" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="83"><net_src comp="46" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="88"><net_src comp="40" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="93"><net_src comp="75" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="59" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: node_neighbors | {2 3 }
 - Input state : 
	Port: gather_node_neighbors : node | {1 }
	Port: gather_node_neighbors : node_in_degree | {2 }
	Port: gather_node_neighbors : neighbor_table_offsets | {1 2 }
	Port: gather_node_neighbors : neighbor_table | {2 3 }
  - Chain level:
	State 1
		neighbor_table_offsets_addr : 1
		node_offset : 2
	State 2
		trunc_ln21 : 1
		call_ln6 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_gather_node_neighbors_Pipeline_VITIS_LOOP_21_1_fu_59 |  0.387  |    32   |    64   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   read   |                   node_read_read_fu_34                   |    0    |    0    |    0    |
|          |              node_in_degree_read_read_fu_40              |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   zext   |                      zext_ln15_fu_70                     |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   trunc  |                     trunc_ln21_fu_75                     |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |  0.387  |    32   |    64   |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|neighbor_table_offsets_addr_reg_80|   11   |
|    node_in_degree_read_reg_85    |   32   |
|         trunc_ln21_reg_90        |   10   |
+----------------------------------+--------+
|               Total              |   53   |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_53                     |  p0  |   2  |  11  |   22   ||    9    |
| grp_gather_node_neighbors_Pipeline_VITIS_LOOP_21_1_fu_59 |  p1  |   2  |  32  |   64   ||    9    |
| grp_gather_node_neighbors_Pipeline_VITIS_LOOP_21_1_fu_59 |  p2  |   2  |  10  |   20   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   106  ||  1.161  ||    27   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   32   |   64   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   85   |   91   |
+-----------+--------+--------+--------+
