// Seed: 3700536716
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    output wor id_3,
    input wire id_4,
    output wor id_5,
    output tri0 id_6
);
  assign id_2 = id_1;
  assign module_1.id_0 = 0;
  wire id_8 = {id_8{-1}};
  id_9 :
  assert property (@(posedge -1) id_8)
  else;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_6;
endmodule
module module_3 #(
    parameter id_16 = 32'd96,
    parameter id_4  = 32'd4
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire _id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [id_4 : (  id_16  )] id_24;
  ;
  assign id_6 = id_18;
  module_2 modCall_1 (
      id_24,
      id_11,
      id_10,
      id_20,
      id_1,
      id_20,
      id_3,
      id_12,
      id_19,
      id_12,
      id_9
  );
endmodule
