module adder (
    input a[16],
    input b[16],
    input alufn[6],
    output out
  ) {

  always {
    out = 0;
  }
}
