#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Nov  7 10:57:50 2023
# Process ID: 16868
# Current directory: D:/MyProjects/Projects/SG/Nov5/SG/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3120 D:\MyProjects\Projects\SG\Nov5\SG\hw\hw.xpr
# Log file: D:/MyProjects/Projects/SG/Nov5/SG/hw/vivado.log
# Journal file: D:/MyProjects/Projects/SG/Nov5/SG/hw\vivado.jou
# Running On: Meimurugan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16923 MB
#-----------------------------------------------------------
start_gui
open_project D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_MIPI_D_PHY_RX_0_0 system_axi_mem_intercon_1_0 system_video_dynclk_0 system_clk_wiz_0_0 system_axi_mem_intercon_0 system_rst_vid_clk_dyn_0 system_vtg_0 system_axi_vdma_0_0 system_ps7_0_axi_periph_0 system_rst_clk_wiz_0_50M_0 system_MIPI_CSI_2_RX_0_0 system_xlconcat_0_0 system_v_axi4s_vid_out_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {system_MIPI_D_PHY_RX_0_0 system_axi_mem_intercon_1_0 system_video_dynclk_0 system_clk_wiz_0_0 system_axi_mem_intercon_0 system_rst_vid_clk_dyn_0 system_vtg_0 system_axi_vdma_0_0 system_ps7_0_axi_periph_0 system_rst_clk_wiz_0_50M_0 system_MIPI_CSI_2_RX_0_0 system_xlconcat_0_0 system_v_axi4s_vid_out_0_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  system_DVIClocking_1_0]
delete_bd_objs [get_bd_nets MIPI_D_PHY_RX_0_RxByteClkHS] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets MIPI_CSI_2_RX_0_m_axis_video] [get_bd_intf_nets MIPI_D_PHY_RX_0_D_PHY_PPI] [get_bd_cells MIPI_CSI_2_RX_0]
delete_bd_objs [get_bd_nets dphy_data_hs_p_1] [get_bd_nets dphy_data_hs_n_1] [get_bd_nets dphy_data_lp_n_1] [get_bd_nets ref_clk_200] [get_bd_nets rst_clk_wiz_0_50M_peripheral_reset] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets dphy_hs_clock_1] [get_bd_nets dphy_clk_lp_p_1] [get_bd_nets dphy_clk_lp_n_1] [get_bd_nets dphy_data_lp_p_1] [get_bd_cells MIPI_D_PHY_RX_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:5.4 mipi_csi2_rx_subsyst_0
endgroup
set_property location {2 409 1107} [get_bd_cells mipi_csi2_rx_subsyst_0]
set_property location {1 398 1395} [get_bd_cells mipi_csi2_rx_subsyst_0]
set_property location {1 347 1109} [get_bd_cells mipi_csi2_rx_subsyst_0]
startgroup
set_property location {-54 1154} [get_bd_ports dphy_data_hs_p]
set_property location {-54 1184} [get_bd_ports dphy_data_hs_n]
set_property location {-54 74} [get_bd_ports dphy_data_lp_p]
set_property location {-54 1094} [get_bd_ports dphy_clk_lp_p]
set_property location {-54 1124} [get_bd_ports dphy_clk_lp_n]
set_property location {-54 1064} [get_bd_intf_ports dphy_hs_clock]
set_property location {-54 104} [get_bd_ports dphy_data_lp_n]
endgroup
undo
undo
undo
undo
undo
undo
undo
open_bd_design {D:/MyProjects/Projects/SG/Nov5/SG/hw/hw.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets dphy_data_hs_p_1] [get_bd_nets dphy_data_hs_n_1] [get_bd_nets dphy_data_lp_n_1] [get_bd_nets ref_clk_200] [get_bd_nets rst_clk_wiz_0_50M_peripheral_reset] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets dphy_hs_clock_1] [get_bd_intf_nets MIPI_D_PHY_RX_0_D_PHY_PPI] [get_bd_nets dphy_clk_lp_p_1] [get_bd_nets dphy_clk_lp_n_1] [get_bd_nets dphy_data_lp_p_1] [get_bd_nets MIPI_D_PHY_RX_0_RxByteClkHS] [get_bd_cells MIPI_D_PHY_RX_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets MIPI_CSI_2_RX_0_m_axis_video] [get_bd_cells MIPI_CSI_2_RX_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:5.4 mipi_csi2_rx_subsyst_0
endgroup
set_property location {1.5 295 1099} [get_bd_cells mipi_csi2_rx_subsyst_0]
set_property location {1 333 1071} [get_bd_cells mipi_csi2_rx_subsyst_0]
connect_bd_net [get_bd_ports dphy_clk_lp_p] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_lp_p]
connect_bd_net [get_bd_ports dphy_clk_lp_n] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_lp_n]
set_property location {168 1060} [get_bd_ports dphy_data_hs_p]
undo
connect_bd_net [get_bd_ports dphy_data_hs_p] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_hs_p]
set_property location {131 1049} [get_bd_ports dphy_data_hs_n]
undo
set_property location {-59 1057} [get_bd_ports dphy_data_hs_n]
set_property location {-50 1047} [get_bd_ports dphy_data_hs_n]
set_property location {-49 1048} [get_bd_ports dphy_data_hs_n]
connect_bd_net [get_bd_ports dphy_data_hs_n] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_hs_n]
set_property location {-61 929} [get_bd_intf_ports dphy_hs_clock]
set_property location {-52 1127} [get_bd_ports dphy_data_lp_p]
set_property location {-52 1126} [get_bd_ports dphy_data_lp_p]
connect_bd_net [get_bd_ports dphy_data_lp_p] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_lp_n]
set_property location {-56 1174} [get_bd_ports dphy_data_lp_n]
connect_bd_net [get_bd_ports dphy_data_lp_n] [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_data_lp_p]
delete_bd_objs [get_bd_intf_ports dphy_hs_clock]
startgroup
make_bd_pins_external  [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_hs_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mipi_csi2_rx_subsyst_0/mipi_phy_if_clk_hs_p]
endgroup
set_property name dphy_hs_clock_clk_n [get_bd_ports mipi_phy_if_clk_hs_n_0]
set_property name dphy_hs_clock_clk_p [get_bd_ports mipi_phy_if_clk_hs_p_0]
save_bd_design
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mipi_csi2_rx_subsyst_0/lite_aclk]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/lite_aresetn] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/video_aresetn] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/dphy_clk_200M] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins mipi_csi2_rx_subsyst_0/video_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_intf_net [get_bd_intf_pins mipi_csi2_rx_subsyst_0/video_out] [get_bd_intf_pins AXI_BayerToRGB_0/AXI_Slave_Interface]
startgroup
set_property -dict [list \
  CONFIG.CMN_NUM_LANES {2} \
  CONFIG.CMN_PXL_FORMAT {RAW10} \
] [get_bd_cells mipi_csi2_rx_subsyst_0]
endgroup
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (50 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mipi_csi2_rx_subsyst_0/csirxss_s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mipi_csi2_rx_subsyst_0/csirxss_s_axi]
validate_bd_design
validate_bd_design -force
validate_bd_design -force
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW8} [get_bd_cells mipi_csi2_rx_subsyst_0]
endgroup
validate_bd_design
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW10} [get_bd_cells mipi_csi2_rx_subsyst_0]
endgroup
save_bd_design
validate_bd_design
startgroup
set_property CONFIG.CMN_PXL_FORMAT {YUV422_8bit} [get_bd_cells mipi_csi2_rx_subsyst_0]
endgroup
validate_bd_design
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW8} [get_bd_cells mipi_csi2_rx_subsyst_0]
endgroup
validate_bd_design
startgroup
set_property CONFIG.CMN_PXL_FORMAT {RAW10} [get_bd_cells mipi_csi2_rx_subsyst_0]
endgroup
startgroup
set_property CONFIG.CMN_NUM_PIXELS {4} [get_bd_cells mipi_csi2_rx_subsyst_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_rgb2dvi_0_0_synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_AXI_GammaCorrection_1_0_synth_1
reset_run system_AXI_BayerToRGB_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file D:/MyProjects/Projects/SG/Nov5/SG/hw/system_wrapper.xsa
