#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Thu Dec  7 22:09:54 2023
# Process ID: 10644
# Current directory: Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.runs/synth_1
# Command line: vivado.exe -log IR_Test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IR_Test.tcl
# Log file: Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.runs/synth_1/IR_Test.vds
# Journal file: Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.runs/synth_1\vivado.jou
# Running On: ETHANVOSBURAA6F, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 2, Host memory: 34354 MB
#-----------------------------------------------------------
source IR_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 476.156 ; gain = 164.590
Command: read_checkpoint -auto_incremental -incremental Z:/Documents/git/CPE-133-Final-Lab/CPE-133-Final-Lab/CPE-133-Final-Lab.srcs/utils_1/imports/synth_1/IR_Test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Documents/git/CPE-133-Final-Lab/CPE-133-Final-Lab/CPE-133-Final-Lab.srcs/utils_1/imports/synth_1/IR_Test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top IR_Test -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10860
WARNING: [Synth 8-11014] non-net output port 'q' cannot be initialized at declaration in SystemVerilog mode [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/POS_ACC.sv:26]
INFO: [Synth 8-11241] undeclared symbol 'SCLK_1', assumed default net type 'wire' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/IR_Test.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1294.520 ; gain = 412.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IR_Test' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/IR_Test.sv:23]
INFO: [Synth 8-638] synthesizing module 'clk_div2_0' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/clock_div2_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div2_0' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/clock_div2_0.vhd:37]
INFO: [Synth 8-638] synthesizing module 'clk_div2_1' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/clock_div2_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div2_1' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/clock_div2_1.vhd:37]
INFO: [Synth 8-6157] synthesizing module 'FSM_Decoder' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_Decoder.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Decoder' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_Decoder.sv:24]
INFO: [Synth 8-6157] synthesizing module 'FSM_IR' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_IR.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'FSM_IR' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_IR.sv:24]
INFO: [Synth 8-6157] synthesizing module 'DEC' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/DEC.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/DEC.sv:40]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/DEC.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/DEC.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'DEC' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/DEC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'POS_ACC' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/POS_ACC.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'POS_ACC' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/POS_ACC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PWM' [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/PWM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/PWM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'IR_Test' (0#1) [Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/IR_Test.sv:23]
WARNING: [Synth 8-3917] design IR_Test has port PWR driven by constant 1
WARNING: [Synth 8-3917] design IR_Test has port GND driven by constant 0
WARNING: [Synth 8-7129] Port ld in module POS_ACC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.234 ; gain = 507.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.234 ; gain = 507.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.234 ; gain = 507.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1389.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/git/CPE-133-Final-Lab/Lab_6_Basys3_constraints.xdc]
Finished Parsing XDC File [Z:/Documents/git/CPE-133-Final-Lab/Lab_6_Basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Documents/git/CPE-133-Final-Lab/Lab_6_Basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IR_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IR_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1489.957 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Decoder'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_IR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                              000 | 00000000000000000000000000000000
                       a |                              001 | 00000000000000000000000000000001
                       b |                              010 | 00000000000000000000000000000010
                       c |                              011 | 00000000000000000000000000000011
                       d |                              100 | 00000000000000000000000000000100
                       e |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start | 000000000000000000000000000000000000000000000000000000000000000000000000001 | 00000000000000000000000000000000
                      a1 | 000000000000000000000000000000000000000000000000000000000000000000000000010 | 00000000000000000000000000000001
                      a2 | 000000000000000000000000000000000000000000000000000000000000000000000000100 | 00000000000000000000000000000010
                      a3 | 000000000000000000000000000000000000000000000000000000000000000000000001000 | 00000000000000000000000000000011
                      a4 | 000000000000000000000000000000000000000000000000000000000000000000000010000 | 00000000000000000000000000000100
                      a5 | 000000000000000000000000000000000000000000000000000000000000000000000100000 | 00000000000000000000000000000101
                      a6 | 000000000000000000000000000000000000000000000000000000000000000000001000000 | 00000000000000000000000000000110
                      a7 | 000000000000000000000000000000000000000000000000000000000000000000010000000 | 00000000000000000000000000000111
                      a8 | 000000000000000000000000000000000000000000000000000000000000000000100000000 | 00000000000000000000000000001000
                      a9 | 000000000000000000000000000000000000000000000000000000000000000001000000000 | 00000000000000000000000000001001
                     a10 | 000000000000000000000000000000000000000000000000000000000000000010000000000 | 00000000000000000000000000001010
                     a11 | 000000000000000000000000000000000000000000000000000000000000000100000000000 | 00000000000000000000000000001011
                     a12 | 000000000000000000000000000000000000000000000000000000000000001000000000000 | 00000000000000000000000000001100
                     a13 | 000000000000000000000000000000000000000000000000000000000000010000000000000 | 00000000000000000000000000001101
                     a14 | 000000000000000000000000000000000000000000000000000000000000100000000000000 | 00000000000000000000000000001110
                     a15 | 000000000000000000000000000000000000000000000000000000000001000000000000000 | 00000000000000000000000000001111
                     a16 | 000000000000000000000000000000000000000000000000000000000010000000000000000 | 00000000000000000000000000010000
                      b3 | 000000000000000000000000000000000000000000000000000000000100000000000000000 | 00000000000000000000000000010010
                      b4 | 000000000000000000000000000000000000000000000000000000001000000000000000000 | 00000000000000000000000000010011
                      b5 | 000000000000000000000000000000000000000000000000000000010000000000000000000 | 00000000000000000000000000010100
                      b6 | 000000000000000000000000000000000000000000000000000000100000000000000000000 | 00000000000000000000000000010101
                      b7 | 000000000000000000000000000000000000000000000000000001000000000000000000000 | 00000000000000000000000000010110
                      b8 | 000000000000000000000000000000000000000000000000000010000000000000000000000 | 00000000000000000000000000010111
                      b9 | 000000000000000000000000000000000000000000000000000100000000000000000000000 | 00000000000000000000000000011000
                     b10 | 000000000000000000000000000000000000000000000000001000000000000000000000000 | 00000000000000000000000000011001
                     b11 | 000000000000000000000000000000000000000000000000010000000000000000000000000 | 00000000000000000000000000011010
                     b12 | 000000000000000000000000000000000000000000000000100000000000000000000000000 | 00000000000000000000000000011011
                     b13 | 000000000000000000000000000000000000000000000001000000000000000000000000000 | 00000000000000000000000000011100
                     b14 | 000000000000000000000000000000000000000000000010000000000000000000000000000 | 00000000000000000000000000011101
                     b15 | 000000000000000000000000000000000000000000000100000000000000000000000000000 | 00000000000000000000000000011110
                      b2 | 000000000000000000000000000000000000000000001000000000000000000000000000000 | 00000000000000000000000000010001
                      c3 | 000000000000000000000000000000000000000000010000000000000000000000000000000 | 00000000000000000000000000011111
                      c4 | 000000000000000000000000000000000000000000100000000000000000000000000000000 | 00000000000000000000000000100000
                      c5 | 000000000000000000000000000000000000000001000000000000000000000000000000000 | 00000000000000000000000000100001
                      c6 | 000000000000000000000000000000000000000010000000000000000000000000000000000 | 00000000000000000000000000100010
                      c7 | 000000000000000000000000000000000000000100000000000000000000000000000000000 | 00000000000000000000000000100011
                      c8 | 000000000000000000000000000000000000001000000000000000000000000000000000000 | 00000000000000000000000000100100
                      c9 | 000000000000000000000000000000000000010000000000000000000000000000000000000 | 00000000000000000000000000100101
                     c10 | 000000000000000000000000000000000000100000000000000000000000000000000000000 | 00000000000000000000000000100110
                     c11 | 000000000000000000000000000000000001000000000000000000000000000000000000000 | 00000000000000000000000000100111
                     c12 | 000000000000000000000000000000000010000000000000000000000000000000000000000 | 00000000000000000000000000101000
                     c13 | 000000000000000000000000000000000100000000000000000000000000000000000000000 | 00000000000000000000000000101001
                     c14 | 000000000000000000000000000000001000000000000000000000000000000000000000000 | 00000000000000000000000000101010
                     c15 | 000000000000000000000000000000010000000000000000000000000000000000000000000 | 00000000000000000000000000101011
                     c16 | 000000000000000000000000000000100000000000000000000000000000000000000000000 | 00000000000000000000000000101100
                      d7 | 000000000000000000000000000001000000000000000000000000000000000000000000000 | 00000000000000000000000000110001
                      d8 | 000000000000000000000000000010000000000000000000000000000000000000000000000 | 00000000000000000000000000110010
                      d9 | 000000000000000000000000000100000000000000000000000000000000000000000000000 | 00000000000000000000000000110011
                     d10 | 000000000000000000000000001000000000000000000000000000000000000000000000000 | 00000000000000000000000000110100
                     d11 | 000000000000000000000000010000000000000000000000000000000000000000000000000 | 00000000000000000000000000110101
                     d12 | 000000000000000000000000100000000000000000000000000000000000000000000000000 | 00000000000000000000000000110110
                     d13 | 000000000000000000000001000000000000000000000000000000000000000000000000000 | 00000000000000000000000000110111
                     d14 | 000000000000000000000010000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111000
                     d15 | 000000000000000000000100000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111001
                      d3 | 000000000000000000001000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000101101
                      d4 | 000000000000000000010000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000101110
                      d5 | 000000000000000000100000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000101111
                      d6 | 000000000000000001000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000110000
                      e7 | 000000000000000010000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111100
                      e8 | 000000000000000100000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111101
                      e9 | 000000000000001000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111110
                     e10 | 000000000000010000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111111
                     e11 | 000000000000100000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000000
                     e12 | 000000000001000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000001
                     e13 | 000000000010000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000010
                     e14 | 000000000100000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000011
                      e5 | 000000001000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111010
                      e6 | 000000010000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000111011
                      f7 | 000000100000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000100
                      f8 | 000001000000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000101
                      f9 | 000010000000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000110
                     f10 | 000100000000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001000111
                     f11 | 001000000000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001001000
                     f12 | 010000000000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001001001
                     f13 | 100000000000000000000000000000000000000000000000000000000000000000000000000 | 00000000000000000000000001001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'FSM_IR'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  75 Input   75 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 69    
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 12    
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	  75 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design IR_Test has port PWR driven by constant 1
WARNING: [Synth 8-3917] design IR_Test has port GND driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    19|
|3     |LUT1   |     8|
|4     |LUT2   |    23|
|5     |LUT3   |    27|
|6     |LUT4   |    71|
|7     |LUT5   |    31|
|8     |LUT6   |    46|
|9     |FDRE   |   240|
|10    |IBUF   |     2|
|11    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1489.957 ; gain = 608.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:19 . Memory (MB): peak = 1489.957 ; gain = 507.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1489.957 ; gain = 608.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1489.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2e293998
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1489.957 ; gain = 988.910
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.runs/synth_1/IR_Test.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 22:11:56 2023...
