{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555543931619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555543931623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:32:11 2019 " "Processing started: Wed Apr 17 17:32:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555543931623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543931623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c Lab13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c Lab13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543931623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555543931921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555543931921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/rw_96x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939823 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/rom_128x8_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939825 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/memory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939827 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "data_path.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/data_path.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939828 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/cpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939830 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939832 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939834 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939835 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939837 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/clock_div_prec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939838 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/clock_div_prec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543939838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555543939860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:C0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:C0\"" {  } { { "computer.vhd" "C0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939881 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "off char_decoder.vhd(16) " "VHDL Process Statement warning at char_decoder.vhd(16): signal \"off\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/char_decoder.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555543939882 "|computer|char_decoder:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:Tick0 " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:Tick0\"" {  } { { "computer.vhd" "Tick0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU_0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU_0\"" {  } { { "computer.vhd" "CPU_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:CPU_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"cpu:CPU_0\|control_unit:control_unit_0\"" {  } { { "cpu.vhd" "control_unit_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/cpu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939903 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939904 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939904 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939904 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939904 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939904 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939904 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939904 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_out control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"write_out\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(315) " "VHDL Process Statement warning at control_unit.vhd(315): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(317) " "VHDL Process Statement warning at control_unit.vhd(317): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(319) " "VHDL Process Statement warning at control_unit.vhd(319): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(321) " "VHDL Process Statement warning at control_unit.vhd(321): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555543939905 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(300) " "VHDL Process Statement warning at control_unit.vhd(300): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939906 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939908 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939908 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939908 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939908 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939908 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939908 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939908 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939909 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(300) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(300) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(300) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(300) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(300)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_out control_unit.vhd(42) " "Inferred latch for \"write_out\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(42) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(42) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(42) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(42) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939910 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(42) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(42) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(42) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(42) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(42) " "Inferred latch for \"B_Load\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(42) " "Inferred latch for \"A_Load\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(42) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(42) " "Inferred latch for \"PC_Load\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(42) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(42) " "Inferred latch for \"IR_Load\" at control_unit.vhd(42)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939911 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path cpu:CPU_0\|data_path:data_path_0 " "Elaborating entity \"data_path\" for hierarchy \"cpu:CPU_0\|data_path:data_path_0\"" {  } { { "cpu.vhd" "data_path_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/cpu.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0 " "Elaborating entity \"alu\" for hierarchy \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\"" {  } { { "data_path.vhd" "ALU_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/data_path.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939929 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(17) " "VHDL Process Statement warning at alu.vhd(17): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(17) " "VHDL Process Statement warning at alu.vhd(17): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(17) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(17) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(17) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(17) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939930 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939931 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939931 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939931 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939931 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(17)" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543939931 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_0 " "Elaborating entity \"memory\" for hierarchy \"memory:memory_0\"" {  } { { "computer.vhd" "memory_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:memory_0\|rom_128x8_sync:rom_128x8_sync_0 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:memory_0\|rom_128x8_sync:rom_128x8_sync_0\"" {  } { { "memory.vhd" "rom_128x8_sync_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/memory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\"" {  } { { "memory.vhd" "rw_96x8_sync_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/memory.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543939954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[0\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[1\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[2\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[3\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[4\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[5\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[6\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[7\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555543940280 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|RW_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|RW_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555543940497 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555543940497 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555543940497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0 " "Elaborated megafunction instantiation \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543940594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0 " "Instantiated megafunction \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555543940595 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555543940595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/db/altsyncram_m0q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555543940636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543940636 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555543940756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555543941038 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Tick0\|count\[31\] Low " "Register clock_div_prec:Tick0\|count\[31\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/clock_div_prec.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555543941170 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Tick0\|count\[0\] Low " "Register clock_div_prec:Tick0\|count\[0\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/clock_div_prec.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555543941170 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1555543941170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555543941432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555543941568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555543941568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "709 " "Implemented 709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555543941679 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555543941679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "427 " "Implemented 427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555543941679 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555543941679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555543941679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555543941692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 17:32:21 2019 " "Processing ended: Wed Apr 17 17:32:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555543941692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555543941692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555543941692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555543941692 ""}
