Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Project\CNNinFPGA\CnnFpga\usb.v" into library work
Parsing verilog file "register.v" included at line 21.
Parsing module <usb>.
Analyzing Verilog file "D:\Project\CNNinFPGA\CnnFpga\fpga.v" into library work
Parsing verilog file "register.v" included at line 21.
Parsing module <fpga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fpga>.

Elaborating module <usb(DATA_WIDTH=16)>.
WARNING:HDLCompiler:413 - "D:\Project\CNNinFPGA\CnnFpga\usb.v" Line 250: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\Project\CNNinFPGA\CnnFpga\usb.v" Line 255: Result of 10-bit expression is truncated to fit in 9-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga>.
    Related source file is "D:\Project\CNNinFPGA\CnnFpga\fpga.v".
    Summary:
	no macro.
Unit <fpga> synthesized.

Synthesizing Unit <usb>.
    Related source file is "D:\Project\CNNinFPGA\CnnFpga\usb.v".
        DATA_WIDTH = 16
    Found 1-bit register for signal <usb_slwr>.
    Found 1-bit register for signal <usb_sloe>.
    Found 1-bit register for signal <usb_pkend>.
    Found 2-bit register for signal <usb_addr>.
    Found 9-bit register for signal <counter>.
    Found 9-bit register for signal <number>.
    Found 9-bit register for signal <out_number>.
    Found 9-bit register for signal <cal_count>.
    Found 16-bit register for signal <usb_data>.
    Found 1-bit register for signal <calcute_tag>.
    Found 1-bit register for signal <to_cal_tag>.
    Found 5-bit register for signal <itr>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <usb_slrd>.
    Found finite state machine <FSM_1> for signal <itr>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | i_usb_ifclk (rising_edge)                      |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | i_usb_ifclk (rising_edge)                      |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <out_number[8]_GND_2_o_sub_29_OUT> created at line 212.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_33_OUT> created at line 219.
    Found 9-bit adder for signal <counter[8]_GND_2_o_add_27_OUT> created at line 211.
    Found 9-bit adder for signal <cal_count[8]_GND_2_o_add_37_OUT> created at line 245.
    Found 16-bit adder for signal <n0198> created at line 245.
    Found 9-bit adder for signal <cal_count[8]_GND_2_o_add_40_OUT> created at line 245.
    Found 16-bit adder for signal <n0203> created at line 245.
    Found 9-bit adder for signal <cal_count[8]_GND_2_o_add_43_OUT> created at line 245.
    Found 16-bit adder for signal <n0208> created at line 245.
    Found 9-bit adder for signal <cal_count[8]_GND_2_o_add_46_OUT> created at line 245.
    Found 16-bit adder for signal <cal_count[8]_cal_count[8]_add_48_OUT> created at line 245.
    Found 9-bit adder for signal <cal_count[8]_GND_2_o_add_54_OUT> created at line 250.
    Found 9-bit adder for signal <out_number[8]_GND_2_o_add_59_OUT> created at line 255.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <buff>, simulation mismatch.
    Found 257x16-bit dual-port RAM <Mram_buff> for signal <buff>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <out_buff>, simulation mismatch.
    Found 257x16-bit dual-port RAM <Mram_out_buff> for signal <out_buff>.
    Found 1-bit tristate buffer for signal <io_usb_data<15>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<14>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<13>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<12>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<11>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<10>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<9>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<8>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<7>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<6>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<5>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<4>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<3>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<2>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<1>> created at line 79
    Found 1-bit tristate buffer for signal <io_usb_data<0>> created at line 79
    Found 9-bit comparator equal for signal <counter[8]_number[8]_equal_11_o> created at line 112
    Found 9-bit comparator not equal for signal <counter[8]_out_number[8]_equal_30_o> created at line 212
    Found 32-bit comparator greater for signal <n0055> created at line 219
    Summary:
	inferred   6 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <usb> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 257x16-bit dual-port RAM                              : 6
# Adders/Subtractors                                   : 13
 10-bit subtractor                                     : 1
 16-bit adder                                          : 4
 9-bit adder                                           : 7
 9-bit subtractor                                      : 1
# Registers                                            : 12
 1-bit register                                        : 6
 16-bit register                                       : 1
 2-bit register                                        : 1
 9-bit register                                        : 4
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 9-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 13
 16-bit 2-to-1 multiplexer                             : 4
 9-bit 2-to-1 multiplexer                              : 10
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <usb_addr_0> has a constant value of 0 in block <u_usb>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <usb>.
	The following adders/subtractors are grouped into adder tree <Madd_cal_count[8]_cal_count[8]_add_48_OUT1> :
 	<Madd_n0198> in block <usb>, 	<Madd_n0203> in block <usb>, 	<Madd_n0208> in block <usb>, 	<Madd_cal_count[8]_cal_count[8]_add_48_OUT> in block <usb>.
INFO:Xst:3226 - The RAM <Mram_buff> will be implemented as a BLOCK RAM, absorbing the following register(s): <cal_count>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <i_usb_ifclk>   | rise     |
    |     weA            | connected to signal <usb_slrd_i_usb_flaga_AND_1_o_0> | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <io_usb_data>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <i_usb_ifclk>   | rise     |
    |     addrB          | connected to signal <state[2]_GND_2_o_wide_mux_74_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_out_buff> will be implemented as a BLOCK RAM, absorbing the following register(s): <counter>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <i_usb_ifclk>   | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <out_number>    |          |
    |     diA            | connected to signal <_n0451>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <i_usb_ifclk>   | rise     |
    |     addrB          | connected to signal <state[2]_GND_2_o_wide_mux_71_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buff1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     clkA           | connected to signal <i_usb_ifclk>   | rise     |
    |     weA            | connected to signal <usb_slrd_i_usb_flaga_AND_1_o_1> | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <io_usb_data>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     addrB          | connected to signal <cal_count[8]_GND_2_o_add_37_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buff2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     clkA           | connected to signal <i_usb_ifclk>   | rise     |
    |     weA            | connected to signal <usb_slrd_i_usb_flaga_AND_1_o_2> | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <io_usb_data>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     addrB          | connected to signal <cal_count[8]_GND_2_o_add_40_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buff3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     clkA           | connected to signal <i_usb_ifclk>   | rise     |
    |     weA            | connected to signal <usb_slrd_i_usb_flaga_AND_1_o_3> | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <io_usb_data>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     addrB          | connected to signal <cal_count[8]_GND_2_o_add_43_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buff4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     clkA           | connected to signal <i_usb_ifclk>   | rise     |
    |     weA            | connected to signal <usb_slrd_i_usb_flaga_AND_1_o_4> | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <io_usb_data>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 257-word x 16-bit                   |          |
    |     addrB          | connected to signal <cal_count[8]_GND_2_o_add_46_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <usb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 257x16-bit dual-port block RAM                        : 2
 257x16-bit dual-port distributed RAM                  : 4
# Adders/Subtractors                                   : 9
 10-bit subtractor                                     : 1
 9-bit adder                                           : 7
 9-bit subtractor                                      : 1
# Adder Trees                                          : 1
 16-bit / 5-inputs adder tree                          : 1
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 9-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 13
 16-bit 2-to-1 multiplexer                             : 4
 9-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <usb_addr_0> has a constant value of 0 in block <usb>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_usb/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 101   | 101
 100   | 100
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_usb/FSM_1> on signal <itr[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0
 00001 | 1
-------------------

Optimizing unit <fpga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga, actual ratio is 7.
FlipFlop u_usb/cal_count_0 has been replicated 2 time(s)
FlipFlop u_usb/cal_count_1 has been replicated 3 time(s)
FlipFlop u_usb/cal_count_2 has been replicated 3 time(s)
FlipFlop u_usb/cal_count_3 has been replicated 1 time(s)
FlipFlop u_usb/cal_count_4 has been replicated 1 time(s)
FlipFlop u_usb/cal_count_6 has been replicated 2 time(s)
FlipFlop u_usb/cal_count_7 has been replicated 2 time(s)
FlipFlop u_usb/cal_count_8 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fpga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 524
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 15
#      LUT3                        : 88
#      LUT4                        : 78
#      LUT5                        : 140
#      LUT6                        : 117
#      MUXCY                       : 37
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 79
#      FD                          : 4
#      FDE                         : 75
# RAMS                             : 162
#      RAM16X1D                    : 64
#      RAM64M                      : 80
#      RAM64X1D                    : 16
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 4
#      IOBUF                       : 16
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  18224     0%  
 Number of Slice LUTs:                  926  out of   9112    10%  
    Number used as Logic:               446  out of   9112     4%  
    Number used as Memory:              480  out of   2176    22%  
       Number used as RAM:              480

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    942
   Number with an unused Flip Flop:     863  out of    942    91%  
   Number with an unused LUT:            16  out of    942     1%  
   Number of fully used LUT-FF pairs:    63  out of    942     6%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    186    16%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
USB_IFCLK                          | BUFGP                  | 241   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.518ns (Maximum Frequency: 79.883MHz)
   Minimum input arrival time before clock: 6.361ns
   Maximum output required time after clock: 5.598ns
   Maximum combinational path delay: 5.149ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USB_IFCLK'
  Clock period: 12.518ns (frequency: 79.883MHz)
  Total number of paths / destination ports: 540432 / 1554
-------------------------------------------------------------------------
Delay:               12.518ns (Levels of Logic = 22)
  Source:            u_usb/cal_count_5 (FF)
  Destination:       u_usb/Mram_out_buff (RAM)
  Source Clock:      USB_IFCLK rising
  Destination Clock: USB_IFCLK rising

  Data Path: u_usb/cal_count_5 to u_usb/Mram_out_buff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.525   1.209  u_usb/cal_count_5 (u_usb/cal_count_5)
     LUT4:I3->O            7   0.254   0.910  u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_cy<5>11 (u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_cy<5>)
     LUT4:I3->O           14   0.254   1.355  u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<8>11 (u_usb/cal_count[8]_GND_2_o_add_40_OUT<8>)
     LUT6:I3->O            1   0.235   0.682  u_usb/inst_LPM_MUX3218_SW0 (N84)
     LUT5:I4->O            3   0.254   0.766  u_usb/inst_LPM_MUX3218 (u_usb/n0199<2>)
     LUT3:I2->O            1   0.254   0.682  u_usb/ADDERTREE_INTERNAL_Madd12 (u_usb/ADDERTREE_INTERNAL_Madd12)
     LUT4:I3->O            1   0.254   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>3 (u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>3)
     MUXCY:S->O            1   0.215   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_2 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_3 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_4 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_5 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_7 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_8 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_9 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_11 (u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>12)
     XORCY:CI->O           2   0.206   0.726  u_usb/ADDERTREE_INTERNAL_Madd1_xor<0>_12 (u_usb/ADDERTREE_INTERNAL_Madd_131)
     LUT3:I2->O            1   0.254   0.682  u_usb/ADDERTREE_INTERNAL_Madd313 (u_usb/ADDERTREE_INTERNAL_Madd313)
     LUT4:I3->O            1   0.254   0.000  u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>14 (u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>14)
     MUXCY:S->O            0   0.215   0.000  u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_13 (u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>14)
     XORCY:CI->O           1   0.206   0.682  u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14 (u_usb/ADDERTREE_INTERNAL_Madd_153)
     LUT5:I4->O            1   0.254   0.681  u_usb/_n0451<1>1 (u_usb/_n0451<1>)
     RAMB8BWER:DIADI15         0.300          u_usb/Mram_out_buff
    ----------------------------------------
    Total                     12.518ns (4.143ns logic, 8.375ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USB_IFCLK'
  Total number of paths / destination ports: 558 / 538
-------------------------------------------------------------------------
Offset:              6.361ns (Levels of Logic = 4)
  Source:            USB_FLAGD (PAD)
  Destination:       u_usb/usb_pkend (FF)
  Destination Clock: USB_IFCLK rising

  Data Path: USB_FLAGD to u_usb/usb_pkend
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.365  USB_FLAGD_IBUF (LED_3_OBUF)
     LUT6:I0->O            1   0.254   1.137  u_usb/_n0296_inv5_SW0 (N231)
     LUT6:I0->O            1   0.254   0.790  u_usb/_n0296_inv5 (u_usb/_n0296_inv6)
     LUT5:I3->O            1   0.250   0.681  u_usb/_n0296_inv6 (u_usb/_n0296_inv)
     FDE:CE                    0.302          u_usb/usb_pkend
    ----------------------------------------
    Total                      6.361ns (2.388ns logic, 3.973ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USB_IFCLK'
  Total number of paths / destination ports: 37 / 21
-------------------------------------------------------------------------
Offset:              5.598ns (Levels of Logic = 2)
  Source:            u_usb/usb_sloe (FF)
  Destination:       USB_DATA<15> (PAD)
  Source Clock:      USB_IFCLK rising

  Data Path: u_usb/usb_sloe to USB_DATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.725  u_usb/usb_sloe (u_usb/usb_sloe)
     INV:I->O             16   0.255   1.181  u_usb/usb_sloe_inv1_INV_0 (u_usb/usb_sloe_inv)
     IOBUF:T->IO               2.912          USB_DATA_15_IOBUF (USB_DATA<15>)
    ----------------------------------------
    Total                      5.598ns (3.692ns logic, 1.906ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 2)
  Source:            USB_FLAGD (PAD)
  Destination:       LED<3> (PAD)

  Data Path: USB_FLAGD to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   0.909  USB_FLAGD_IBUF (LED_3_OBUF)
     OBUF:I->O                 2.912          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      5.149ns (4.240ns logic, 0.909ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock USB_IFCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_IFCLK      |   12.518|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.25 secs
 
--> 

Total memory usage is 4524352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    6 (   0 filtered)

