# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_Lab.srcs/sources_1/new/Mux_2_to_1.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Mux_2_to_1_4bit.vhd" \
"../../../../Nano_Lab.srcs/sim_1/new/Mux_2_to_1_4bit_TB.vhd" \

# Do not sort compile order
nosort
