library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity funcao_tb is
end funcao_tb;

architecture sim of funcao_tb is
    signal x : STD_LOGIC_VECTOR(3 downto 0);
    signal y : STD_LOGIC_VECTOR(7 downto 0);
    
    component funcao
        Port ( x : in  STD_LOGIC_VECTOR(3 downto 0);
               y : out STD_LOGIC_VECTOR(7 downto 0));
    end component;

begin
    uut: funcao port map (x => x, y => y);

    process
    begin
        for i in 0 to 15 loop
            x <= STD_LOGIC_VECTOR(to_unsigned(i, 4)); -- Converte i para vetor de 4 bits
            wait for 10 ns;
        end loop;
        wait;
    end process;

endÂ sim;
