
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003495                       # Number of seconds simulated
sim_ticks                                  3495211017                       # Number of ticks simulated
final_tick                               531505990317                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168503                       # Simulator instruction rate (inst/s)
host_op_rate                                   212956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291089                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892856                       # Number of bytes of host memory used
host_seconds                                 12007.37                       # Real time elapsed on the host
sim_insts                                  2023280303                       # Number of instructions simulated
sim_ops                                    2557037034                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        37760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        40960                       # Number of bytes read from this memory
system.physmem.bytes_read::total                89344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        67456                       # Number of bytes written to this memory
system.physmem.bytes_written::total             67456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          295                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          320                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   698                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             527                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  527                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1647969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10803353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1391618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11718892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25561833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1647969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1391618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3039588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19299550                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19299550                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19299550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1647969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10803353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1391618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11718892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44861383                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8381802                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191055                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598365                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211569                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1346479                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242653                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340873                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9394                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3288915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17436902                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191055                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583526                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3654140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1139864                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        443664                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1613621                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8311910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.599107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.376414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4657770     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254235      3.06%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265083      3.19%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420122      5.05%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          198304      2.39%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282263      3.40%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189869      2.28%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139079      1.67%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905185     22.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8311910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.380712                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.080329                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3462296                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       399201                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3497210                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29228                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923964                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542707                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20835208                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4586                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923964                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3636820                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          97839                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75967                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3349994                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20085126                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        131911                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28109399                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93657774                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93657774                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10948948                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3460                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1771                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           594810                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1868884                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       967290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10227                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       418943                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18824201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14949027                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        25925                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6483547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20029169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8311910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.798507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.924681                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2837384     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1790639     21.54%     55.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1231873     14.82%     70.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       803669      9.67%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       715961      8.61%     88.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       409329      4.92%     93.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       365332      4.40%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        80630      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77093      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8311910                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113070     78.35%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15784     10.94%     89.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15465     10.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12481289     83.49%     83.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198647      1.33%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485028      9.93%     94.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       782375      5.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14949027                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.783510                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144319                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009654                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38380203                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25311347                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14525795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15093346                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21455                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       745809                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       256478                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923964                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          57547                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12312                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18827680                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1868884                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       967290                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1762                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       246129                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14681327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1385111                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       267695                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2142907                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2087431                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            757796                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.751572                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14536973                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14525795                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9533475                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27106952                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.733016                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351699                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6515330                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213382                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7387946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.666547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2791078     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107232     28.52%     66.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835781     11.31%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420910      5.70%     83.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       390928      5.29%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180176      2.44%     91.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       194396      2.63%     93.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        99691      1.35%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367754      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7387946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367754                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25847714                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38580367                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  69892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.838180                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.838180                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.193061                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.193061                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65921858                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20144093                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19177394                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8381802                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3129937                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2549578                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211408                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1285473                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1220762                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330725                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9446                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3281133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17079034                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3129937                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1551487                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3787737                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1086173                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        409874                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1607331                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8351600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.529544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.329468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4563863     54.65%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          391718      4.69%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          392063      4.69%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          486684      5.83%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153114      1.83%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          190453      2.28%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159183      1.91%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146155      1.75%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1868367     22.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8351600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.373421                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.037633                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3441206                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       382542                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3621406                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33934                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        872511                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530122                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20363926                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        872511                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3596334                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48457                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       153502                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3498074                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       182716                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19666324                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113236                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27605932                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91640324                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91640324                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17177435                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10428461                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3671                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1960                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           500477                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1820550                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8740                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       289659                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18489214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3681                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14907539                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31280                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6140878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18533474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          194                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8351600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784992                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2920451     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1750790     20.96%     55.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1169738     14.01%     69.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813283      9.74%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       809036      9.69%     89.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389024      4.66%     94.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       369049      4.42%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59966      0.72%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70263      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8351600                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95004     75.74%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15626     12.46%     88.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14803     11.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12457993     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186821      1.25%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1704      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1475353      9.90%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785668      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14907539                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.778560                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125433                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008414                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38323390                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24633890                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14493355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15032972                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18437                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       699223                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233482                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        872511                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25811                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4288                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18492899                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1820550                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945490                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1944                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246839                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14651920                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1378333                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       255618                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2137571                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2093083                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            759238                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.748063                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14510192                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14493355                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9413151                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26557579                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.729145                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354443                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9992172                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12317387                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6175540                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3487                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212949                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7479089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.646910                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.167097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2900793     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2062028     27.57%     66.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       839025     11.22%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455858      6.10%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399717      5.34%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163009      2.18%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182876      2.45%     93.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107698      1.44%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       368085      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7479089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9992172                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12317387                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1833332                       # Number of memory references committed
system.switch_cpus1.commit.loads              1121324                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1787410                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11088153                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254589                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       368085                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25603749                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37859210                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9992172                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12317387                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9992172                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838837                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838837                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192127                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192127                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65771643                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20140659                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18813527                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3482                       # number of misc regfile writes
system.l2.replacements                            698                       # number of replacements
system.l2.tagsinuse                      32764.357763                       # Cycle average of tags in use
system.l2.total_refs                           782341                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33459                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.382080                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1654.662066                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.707367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    135.060219                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.071418                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    167.211711                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16986.473292                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             10.571306                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          13735.600385                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.050496                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001151                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005103                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.518386                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000323                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.419177                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999889                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4029                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3540                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7572                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2178                       # number of Writeback hits
system.l2.Writeback_hits::total                  2178                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    93                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4081                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3581                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7665                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4081                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3581                       # number of overall hits
system.l2.overall_hits::total                    7665                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          295                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          320                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   698                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          320                       # number of demand (read+write) misses
system.l2.demand_misses::total                    698                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          295                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          320                       # number of overall misses
system.l2.overall_misses::total                   698                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2098577                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     14280226                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1747861                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     14532320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        32658984                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2098577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     14280226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1747861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14532320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         32658984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2098577                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     14280226                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1747861                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14532320                       # number of overall miss cycles
system.l2.overall_miss_latency::total        32658984                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4324                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3860                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8270                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2178                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2178                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                93                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4376                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3901                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8363                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4376                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3901                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8363                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.957447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.068224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.082902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.084401                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.067413                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.082030                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083463                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.067413                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.082030                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083463                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46635.044444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48407.545763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45996.342105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45413.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46789.375358                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46635.044444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48407.545763                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45996.342105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45413.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46789.375358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46635.044444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48407.545763                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45996.342105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45413.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46789.375358                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  527                       # number of writebacks
system.l2.writebacks::total                       527                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          295                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          320                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              698                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              698                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1836970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     12578935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1529205                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     12678721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     28623831                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1836970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     12578935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1529205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     12678721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     28623831                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1836970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     12578935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1529205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     12678721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     28623831                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.068224                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.082902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.084401                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.067413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.082030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083463                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.067413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.082030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083463                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40821.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42640.457627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40242.236842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39621.003125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41008.353868                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40821.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42640.457627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40242.236842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39621.003125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41008.353868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40821.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42640.457627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40242.236842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39621.003125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41008.353868                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.565270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001622376                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1967823.921415                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.565270                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063406                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.803790                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1613561                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1613561                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1613561                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1613561                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1613561                       # number of overall hits
system.cpu0.icache.overall_hits::total        1613561                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3220841                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3220841                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3220841                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3220841                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3220841                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3220841                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1613621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1613621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1613621                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1613621                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1613621                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1613621                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53680.683333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53680.683333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53680.683333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53680.683333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53680.683333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53680.683333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2517225                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2517225                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2517225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2517225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2517225                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2517225                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53557.978723                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53557.978723                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53557.978723                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53557.978723                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53557.978723                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53557.978723                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4376                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153342143                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4632                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33104.953152                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.489808                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.510192                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.861288                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.138712                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1791764                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1791764                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1791764                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1791764                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10817                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10817                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10983                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10983                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10983                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10983                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    290123900                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    290123900                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5271119                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5271119                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    295395019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    295395019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    295395019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    295395019                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1095384                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095384                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802747                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802747                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802747                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802747                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009875                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006092                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26821.105667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26821.105667                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31753.728916                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31753.728916                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26895.658654                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26895.658654                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26895.658654                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26895.658654                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1040                       # number of writebacks
system.cpu0.dcache.writebacks::total             1040                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6493                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6493                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6607                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6607                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4324                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4324                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4376                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4376                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     47912952                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     47912952                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1137203                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1137203                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     49050155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     49050155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     49050155                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     49050155                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002427                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002427                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002427                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002427                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11080.701203                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11080.701203                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21869.288462                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21869.288462                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11208.901965                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11208.901965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11208.901965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11208.901965                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.056746                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004904185                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1982059.536489                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.056746                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059386                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809386                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1607284                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1607284                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1607284                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1607284                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1607284                       # number of overall hits
system.cpu1.icache.overall_hits::total        1607284                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2489745                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2489745                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2489745                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2489745                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2489745                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2489745                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1607331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1607331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1607331                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1607331                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1607331                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1607331                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52973.297872                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52973.297872                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52973.297872                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52973.297872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52973.297872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52973.297872                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2015820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2015820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2015820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2015820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2015820                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2015820                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51687.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51687.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51687.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51687.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51687.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51687.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3901                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148402654                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4157                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35699.459707                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.541858                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.458142                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865398                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134602                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1080440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1080440                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       708233                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        708233                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1878                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1878                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1741                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1741                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1788673                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1788673                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1788673                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1788673                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7571                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7571                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          176                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          176                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7747                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7747                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    178834502                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    178834502                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6566539                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6566539                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    185401041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    185401041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    185401041                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    185401041                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1088011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1088011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1796420                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1796420                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1796420                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1796420                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006959                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006959                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004312                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004312                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004312                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004312                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23620.988245                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23620.988245                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37309.880682                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37309.880682                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23931.978960                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23931.978960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23931.978960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23931.978960                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1138                       # number of writebacks
system.cpu1.dcache.writebacks::total             1138                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3711                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          135                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3846                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3846                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3860                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3860                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3901                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3901                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3901                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3901                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     49066606                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     49066606                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1103811                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1103811                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     50170417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     50170417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     50170417                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     50170417                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12711.555959                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12711.555959                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26922.219512                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26922.219512                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12860.911817                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12860.911817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12860.911817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12860.911817                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
