#ifndef __V831_RESET_H__
#define __V831_RESET_H__

#ifdef __cplusplus
extern "C" {
#endif

#define V831_RESET_DE			(32 *  0 + 16)
#define V831_RESET_G2D			(32 *  1 + 16)
#define V831_RESET_CE			(32 *  2 + 16)
#define V831_RESET_VE			(32 *  3 + 16)
#define V831_RESET_EISE			(32 *  4 + 16)
#define V831_RESET_NPU			(32 *  5 + 16)
#define V831_RESET_DMA			(32 *  6 + 16)
#define V831_RESET_HSTIMER		(32 *  7 + 16)
#define V831_RESET_DBGSYS		(32 *  8 + 16)
#define V831_RESET_PSI			(32 *  9 + 16)
#define V831_RESET_PWM			(32 * 10 + 16)
#define V831_RESET_DRAM			(32 * 11 + 16)
#define V831_RESET_SMHC0		(32 * 12 + 16)
#define V831_RESET_SMHC1		(32 * 12 + 17)
#define V831_RESET_SMHC2		(32 * 12 + 18)
#define V831_RESET_UART0		(32 * 13 + 16)
#define V831_RESET_UART1		(32 * 13 + 17)
#define V831_RESET_UART2		(32 * 13 + 18)
#define V831_RESET_UART3		(32 * 13 + 19)
#define V831_RESET_TWI0			(32 * 14 + 16)
#define V831_RESET_TWI1			(32 * 14 + 17)
#define V831_RESET_TWI2			(32 * 14 + 18)
#define V831_RESET_TWI3			(32 * 14 + 19)
#define V831_RESET_SPI0			(32 * 15 + 16)
#define V831_RESET_SPI1			(32 * 15 + 17)
#define V831_RESET_SPI2			(32 * 15 + 18)
#define V831_RESET_EMAC			(32 * 16 + 16)
#define V831_RESET_GPADC		(32 * 17 + 16)
#define V831_RESET_THS			(32 * 18 + 16)
#define V831_RESET_I2S0			(32 * 19 + 16)
#define V831_RESET_I2S1			(32 * 19 + 17)
#define V831_RESET_CODEC		(32 * 20 + 16)
#define V831_RESET_USBOHCI0		(32 * 21 + 16)
#define V831_RESET_USBEHCI0		(32 * 21 + 20)
#define V831_RESET_USBOTG		(32 * 21 + 24)
#define V831_RESET_MIPI_DSI		(32 * 22 + 16)
#define V831_RESET_DISPLAY_TOP	(32 * 23 + 16)
#define V831_RESET_TCON			(32 * 24 + 16)
#define V831_RESET_CSI			(32 * 25 + 16)
#define V831_RESET_DSPO			(32 * 26 + 16)

#ifdef __cplusplus
}
#endif

#endif /* __V831_RESET_H__ */
