Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Thu Nov 02 16:02:03 2023
| Host             : pax-5 running 64-bit major release  (build 9200)
| Command          : report_power -file lab4_top_power_routed.rpt -pb lab4_top_power_summary_routed.pb -rpx lab4_top_power_routed.rpx
| Design           : lab4_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.222 |
| Dynamic (W)              | 0.124 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        8 |       --- |             --- |
| Slice Logic    |     0.003 |     2788 |       --- |             --- |
|   LUT as Logic |     0.003 |     1570 |     63400 |            2.48 |
|   CARRY4       |    <0.001 |      206 |     15850 |            1.30 |
|   Register     |    <0.001 |      491 |    126800 |            0.39 |
|   F7/F8 Muxes  |    <0.001 |        3 |     63400 |           <0.01 |
|   Others       |     0.000 |       58 |       --- |             --- |
| Signals        |     0.003 |     1816 |       --- |             --- |
| Block RAM      |    <0.001 |        2 |       135 |            1.48 |
| MMCM           |     0.116 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        3 |       240 |            1.25 |
| I/O            |    <0.001 |       30 |       210 |           14.29 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.222 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.008 |      0.015 |
| Vccaux    |       1.800 |     0.082 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+----------------------------------------+-----------------+
| Clock                | Domain                                 | Constraint (ns) |
+----------------------+----------------------------------------+-----------------+
| clk_100M             | clk_100M                               |            10.0 |
| clk_out1_clk_wiz_0   | Inst_clock_gen/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out1_clk_wiz_0_1 | Inst_clock_gen/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0   | Inst_clock_gen/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | Inst_clock_gen/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | clk_100M                               |            10.0 |
+----------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| lab4_top                                       |     0.124 |
|   ALU_inst                                     |    <0.001 |
|   Inst_clock_gen                               |     0.116 |
|     inst                                       |     0.116 |
|   bcd2bin_inst                                 |    <0.001 |
|     bin_out_reg_inst                           |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   binary2BCD_inst1                             |    <0.001 |
|     BCD_out_reg_dff                            |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   binary2BCD_inst2                             |    <0.001 |
|     BCD_out_reg_dff                            |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   binary2BCD_inst3                             |    <0.001 |
|     BCD_out_reg_dff                            |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   binary2BCD_inst4                             |    <0.001 |
|     BCD_out_reg_dff                            |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   binary2BCD_inst5                             |    <0.001 |
|     BCD_out_reg_dff                            |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   binary2BCD_inst6                             |    <0.001 |
|     BCD_out_reg_dff                            |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   binary2BCD_inst7                             |    <0.001 |
|     BCD_out_reg_dff                            |    <0.001 |
|     cnt_reg_dff                                |    <0.001 |
|     shift_reg_dff                              |    <0.001 |
|   debouncer1                                   |    <0.001 |
|   edge1                                        |    <0.001 |
|   inst_7seg_vga                                |    <0.001 |
|     vgactrl640_60                              |    <0.001 |
|   inst_cordic                                  |     0.004 |
|   keyboard_inst                                |    <0.001 |
|     convert_scancode_inst                      |    <0.001 |
|     falling_edge_detector_inst                 |    <0.001 |
|     keyboard_ctrl_inst                         |    <0.001 |
|     seven_seg_inst                             |    <0.001 |
|     sync_keyboard_inst                         |    <0.001 |
|   ram_ctrl_inst                                |    <0.001 |
|     ram_8kB_inst                               |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|   sync1                                        |    <0.001 |
+------------------------------------------------+-----------+


