
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.140
 Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:333: parameter 'ADDR_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:334: parameter 'BUS_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:335: parameter 'BUS_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:336: parameter 'BUS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:337: parameter 'IC_SIZE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:338: parameter 'IC_NUM_WAYS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:339: parameter 'IC_LINE_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:340: parameter 'IC_LINE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:341: parameter 'IC_LINE_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:342: parameter 'IC_NUM_LINES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:343: parameter 'IC_LINE_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:344: parameter 'IC_LINE_BEATS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:345: parameter 'IC_INDEX_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:346: parameter 'IC_INDEX_HI' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:347: parameter 'IC_TAG_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:348: parameter 'IC_OUTPUT_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:351: parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:352: parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:355: parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:356: parameter 'PMP_I2' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:357: parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:550: parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:551: parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:554: parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:555: parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:556: parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:557: parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:558: parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:559: parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:562: parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:565: parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:566: parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:567: parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:568: parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:569: parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:572: parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:573: parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:574: parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:595: parameter 'LfsrWidth' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:598: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:599: parameter 'RndCnstLfsrPermDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_tracer_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:9: parameter 'OPCODE_C0' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:10: parameter 'OPCODE_C1' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:11: parameter 'OPCODE_C2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:14: parameter 'INSN_LUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:15: parameter 'INSN_AUIPC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:16: parameter 'INSN_JAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:17: parameter 'INSN_JALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:20: parameter 'INSN_BEQ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:21: parameter 'INSN_BNE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:22: parameter 'INSN_BLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:23: parameter 'INSN_BGE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:24: parameter 'INSN_BLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:25: parameter 'INSN_BGEU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:26: parameter 'INSN_BALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:29: parameter 'INSN_ADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:30: parameter 'INSN_SLTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:31: parameter 'INSN_SLTIU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:32: parameter 'INSN_XORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:33: parameter 'INSN_ORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:34: parameter 'INSN_ANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:35: parameter 'INSN_SLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:36: parameter 'INSN_SRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:37: parameter 'INSN_SRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:40: parameter 'INSN_ADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:41: parameter 'INSN_SUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:42: parameter 'INSN_SLL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:43: parameter 'INSN_SLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:44: parameter 'INSN_SLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:45: parameter 'INSN_XOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:46: parameter 'INSN_SRL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:47: parameter 'INSN_SRA' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:48: parameter 'INSN_OR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:49: parameter 'INSN_AND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:52: parameter 'INSN_CSRRW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:53: parameter 'INSN_CSRRS' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:54: parameter 'INSN_CSRRC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:55: parameter 'INSN_CSRRWI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:56: parameter 'INSN_CSRRSI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:57: parameter 'INSN_CSRRCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:58: parameter 'INSN_ECALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:59: parameter 'INSN_EBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:60: parameter 'INSN_MRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:61: parameter 'INSN_DRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:62: parameter 'INSN_WFI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:65: parameter 'INSN_DIV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:66: parameter 'INSN_DIVU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:67: parameter 'INSN_REM' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:68: parameter 'INSN_REMU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:69: parameter 'INSN_PMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:70: parameter 'INSN_PMUH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:71: parameter 'INSN_PMULHSU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:72: parameter 'INSN_PMULHU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:76: parameter 'INSN_SLOI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:77: parameter 'INSN_SROI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:78: parameter 'INSN_RORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:79: parameter 'INSN_CLZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:80: parameter 'INSN_CTZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:81: parameter 'INSN_PCNT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:82: parameter 'INSN_SEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:83: parameter 'INSN_SEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:85: parameter 'INSN_ZEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:87: parameter 'INSN_ZEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:89: parameter 'INSN_SLO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:90: parameter 'INSN_SRO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:91: parameter 'INSN_ROL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:92: parameter 'INSN_ROR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:93: parameter 'INSN_MIN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:94: parameter 'INSN_MAX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:95: parameter 'INSN_MINU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:96: parameter 'INSN_MAXU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:97: parameter 'INSN_XNOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:98: parameter 'INSN_ORN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:99: parameter 'INSN_ANDN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:100: parameter 'INSN_PACK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:101: parameter 'INSN_PACKU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:102: parameter 'INSN_PACKH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:105: parameter 'INSN_SBCLRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:106: parameter 'INSN_SBSETI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:107: parameter 'INSN_SBINVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:108: parameter 'INSN_SBEXTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:110: parameter 'INSN_SBCLR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:111: parameter 'INSN_SBSET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:112: parameter 'INSN_SBINV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:113: parameter 'INSN_SBEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:117: parameter 'INSN_GREVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:119: parameter 'INSN_REV_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:121: parameter 'INSN_REV2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:123: parameter 'INSN_REV_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:125: parameter 'INSN_REV4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:127: parameter 'INSN_REV2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:129: parameter 'INSN_REV_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:131: parameter 'INSN_REV8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:133: parameter 'INSN_REV4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:135: parameter 'INSN_REV2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:137: parameter 'INSN_REV_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:139: parameter 'INSN_REV16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:141: parameter 'INSN_REV8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:143: parameter 'INSN_REV4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:145: parameter 'INSN_REV2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:147: parameter 'INSN_REV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:150: parameter 'INSN_GORCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:152: parameter 'INSN_ORC_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:154: parameter 'INSN_ORC2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:156: parameter 'INSN_ORC_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:158: parameter 'INSN_ORC4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:160: parameter 'INSN_ORC2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:162: parameter 'INSN_ORC_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:164: parameter 'INSN_ORC8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:166: parameter 'INSN_ORC4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:168: parameter 'INSN_ORC2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:170: parameter 'INSN_ORC_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:172: parameter 'INSN_ORC16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:174: parameter 'INSN_ORC8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:176: parameter 'INSN_ORC4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:178: parameter 'INSN_ORC2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:180: parameter 'INSN_ORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:183: parameter 'INSN_SHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:185: parameter 'INSN_ZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:187: parameter 'INSN_ZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:189: parameter 'INSN_ZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:191: parameter 'INSN_ZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:193: parameter 'INSN_ZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:195: parameter 'INSN_ZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:197: parameter 'INSN_ZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:199: parameter 'INSN_ZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:201: parameter 'INSN_ZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:203: parameter 'INSN_ZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:206: parameter 'INSN_UNSHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:208: parameter 'INSN_UNZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:210: parameter 'INSN_UNZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:212: parameter 'INSN_UNZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:214: parameter 'INSN_UNZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:216: parameter 'INSN_UNZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:218: parameter 'INSN_UNZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:220: parameter 'INSN_UNZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:222: parameter 'INSN_UNZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:224: parameter 'INSN_UNZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:226: parameter 'INSN_UNZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:229: parameter 'INSN_GREV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:230: parameter 'INSN_GORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:231: parameter 'INSN_SHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:232: parameter 'INSN_UNSHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:235: parameter 'INSN_BDEP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:236: parameter 'INSN_BEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:239: parameter 'INSN_FSRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:241: parameter 'INSN_CMIX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:242: parameter 'INSN_CMOV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:243: parameter 'INSN_FSL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:244: parameter 'INSN_FSR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:247: parameter 'INSN_BFP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:250: parameter 'INSN_CLMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:251: parameter 'INSN_CLMULR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:252: parameter 'INSN_CLMULH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:255: parameter 'INSN_CRC32_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:256: parameter 'INSN_CRC32_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:257: parameter 'INSN_CRC32_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:258: parameter 'INSN_CRC32C_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:259: parameter 'INSN_CRC32C_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:260: parameter 'INSN_CRC32C_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:263: parameter 'INSN_LOAD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:264: parameter 'INSN_STORE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:267: parameter 'INSN_FENCE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:268: parameter 'INSN_FENCEI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:272: parameter 'INSN_CADDI4SPN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:273: parameter 'INSN_CLW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:274: parameter 'INSN_CSW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:277: parameter 'INSN_CADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:278: parameter 'INSN_CJAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:279: parameter 'INSN_CJ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:280: parameter 'INSN_CLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:281: parameter 'INSN_CLUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:282: parameter 'INSN_CBEQZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:283: parameter 'INSN_CBNEZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:284: parameter 'INSN_CSRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:285: parameter 'INSN_CSRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:286: parameter 'INSN_CANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:287: parameter 'INSN_CSUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:288: parameter 'INSN_CXOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:289: parameter 'INSN_COR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:290: parameter 'INSN_CAND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:293: parameter 'INSN_CSLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:294: parameter 'INSN_CLWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:295: parameter 'INSN_SWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:296: parameter 'INSN_CMV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:297: parameter 'INSN_CADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:298: parameter 'INSN_CEBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:299: parameter 'INSN_CJR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:300: parameter 'INSN_CJALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:10: parameter 'ByteOrder' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:11: parameter 'NumCS' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:12: parameter 'TxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:13: parameter 'RxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:14: parameter 'CmdDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:15: parameter 'NumAlerts' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:18: parameter 'BlockAw' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:303: parameter 'SPI_HOST_INTR_STATE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:304: parameter 'SPI_HOST_INTR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:305: parameter 'SPI_HOST_INTR_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:306: parameter 'SPI_HOST_ALERT_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:307: parameter 'SPI_HOST_CONTROL_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:308: parameter 'SPI_HOST_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:309: parameter 'SPI_HOST_CONFIGOPTS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:310: parameter 'SPI_HOST_CSID_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:311: parameter 'SPI_HOST_COMMAND_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:312: parameter 'SPI_HOST_ERROR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:313: parameter 'SPI_HOST_ERROR_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:314: parameter 'SPI_HOST_EVENT_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:317: parameter 'SPI_HOST_INTR_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:318: parameter 'SPI_HOST_INTR_TEST_ERROR_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:319: parameter 'SPI_HOST_INTR_TEST_SPI_EVENT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:320: parameter 'SPI_HOST_ALERT_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:321: parameter 'SPI_HOST_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:322: parameter 'SPI_HOST_COMMAND_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:323: parameter 'SPI_HOST_COMMAND_LEN_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:324: parameter 'SPI_HOST_COMMAND_CSAAT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:325: parameter 'SPI_HOST_COMMAND_SPEED_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:326: parameter 'SPI_HOST_COMMAND_DIRECTION_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:329: parameter 'SPI_HOST_RXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:330: parameter 'SPI_HOST_RXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:331: parameter 'SPI_HOST_TXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:332: parameter 'SPI_HOST_TXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:351: parameter 'SPI_HOST_PERMIT' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_cmd_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:10: parameter 'CSW' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:11: parameter 'CmdSize' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:10: parameter 'SramDepth' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:11: parameter 'NumCmdInfo' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:12: parameter 'NumLocality' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:697: parameter 'SPI_DEVICE_INTR_STATE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:698: parameter 'SPI_DEVICE_INTR_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:699: parameter 'SPI_DEVICE_INTR_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:700: parameter 'SPI_DEVICE_ALERT_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:701: parameter 'SPI_DEVICE_CONTROL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:702: parameter 'SPI_DEVICE_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:703: parameter 'SPI_DEVICE_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:704: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:705: parameter 'SPI_DEVICE_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:706: parameter 'SPI_DEVICE_RXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:707: parameter 'SPI_DEVICE_TXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:708: parameter 'SPI_DEVICE_RXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:709: parameter 'SPI_DEVICE_TXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:710: parameter 'SPI_DEVICE_INTERCEPT_EN_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:711: parameter 'SPI_DEVICE_LAST_READ_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:712: parameter 'SPI_DEVICE_FLASH_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:713: parameter 'SPI_DEVICE_JEDEC_CC_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:714: parameter 'SPI_DEVICE_JEDEC_ID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:715: parameter 'SPI_DEVICE_READ_THRESHOLD_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:716: parameter 'SPI_DEVICE_MAILBOX_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:717: parameter 'SPI_DEVICE_UPLOAD_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:718: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:719: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:720: parameter 'SPI_DEVICE_CMD_FILTER_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:721: parameter 'SPI_DEVICE_CMD_FILTER_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:722: parameter 'SPI_DEVICE_CMD_FILTER_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:723: parameter 'SPI_DEVICE_CMD_FILTER_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:724: parameter 'SPI_DEVICE_CMD_FILTER_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:725: parameter 'SPI_DEVICE_CMD_FILTER_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:726: parameter 'SPI_DEVICE_CMD_FILTER_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:727: parameter 'SPI_DEVICE_CMD_FILTER_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:728: parameter 'SPI_DEVICE_ADDR_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:729: parameter 'SPI_DEVICE_ADDR_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:730: parameter 'SPI_DEVICE_PAYLOAD_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:731: parameter 'SPI_DEVICE_PAYLOAD_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:732: parameter 'SPI_DEVICE_CMD_INFO_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:733: parameter 'SPI_DEVICE_CMD_INFO_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:734: parameter 'SPI_DEVICE_CMD_INFO_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:735: parameter 'SPI_DEVICE_CMD_INFO_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:736: parameter 'SPI_DEVICE_CMD_INFO_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:737: parameter 'SPI_DEVICE_CMD_INFO_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:738: parameter 'SPI_DEVICE_CMD_INFO_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:739: parameter 'SPI_DEVICE_CMD_INFO_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:740: parameter 'SPI_DEVICE_CMD_INFO_8_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:741: parameter 'SPI_DEVICE_CMD_INFO_9_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:742: parameter 'SPI_DEVICE_CMD_INFO_10_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:743: parameter 'SPI_DEVICE_CMD_INFO_11_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:744: parameter 'SPI_DEVICE_CMD_INFO_12_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:745: parameter 'SPI_DEVICE_CMD_INFO_13_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:746: parameter 'SPI_DEVICE_CMD_INFO_14_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:747: parameter 'SPI_DEVICE_CMD_INFO_15_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:748: parameter 'SPI_DEVICE_CMD_INFO_16_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:749: parameter 'SPI_DEVICE_CMD_INFO_17_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:750: parameter 'SPI_DEVICE_CMD_INFO_18_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:751: parameter 'SPI_DEVICE_CMD_INFO_19_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:752: parameter 'SPI_DEVICE_CMD_INFO_20_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:753: parameter 'SPI_DEVICE_CMD_INFO_21_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:754: parameter 'SPI_DEVICE_CMD_INFO_22_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:755: parameter 'SPI_DEVICE_CMD_INFO_23_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:756: parameter 'SPI_DEVICE_CMD_INFO_EN4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:757: parameter 'SPI_DEVICE_CMD_INFO_EX4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:758: parameter 'SPI_DEVICE_TPM_CAP_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:759: parameter 'SPI_DEVICE_TPM_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:760: parameter 'SPI_DEVICE_TPM_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:761: parameter 'SPI_DEVICE_TPM_ACCESS_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:762: parameter 'SPI_DEVICE_TPM_ACCESS_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:763: parameter 'SPI_DEVICE_TPM_STS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:764: parameter 'SPI_DEVICE_TPM_INTF_CAPABILITY_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:765: parameter 'SPI_DEVICE_TPM_INT_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:766: parameter 'SPI_DEVICE_TPM_INT_VECTOR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:767: parameter 'SPI_DEVICE_TPM_INT_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:768: parameter 'SPI_DEVICE_TPM_DID_VID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:769: parameter 'SPI_DEVICE_TPM_RID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:770: parameter 'SPI_DEVICE_TPM_CMD_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:771: parameter 'SPI_DEVICE_TPM_READ_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:772: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:775: parameter 'SPI_DEVICE_INTR_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:776: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_FULL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:777: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:778: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:779: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_ERROR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:780: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_OVERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:781: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_UNDERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:782: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_CMDFIFO_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:783: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_PAYLOAD_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:784: parameter 'SPI_DEVICE_INTR_TEST_READBUF_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:785: parameter 'SPI_DEVICE_INTR_TEST_READBUF_FLIP_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:786: parameter 'SPI_DEVICE_INTR_TEST_TPM_HEADER_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:787: parameter 'SPI_DEVICE_ALERT_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:788: parameter 'SPI_DEVICE_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:789: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:790: parameter 'SPI_DEVICE_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:791: parameter 'SPI_DEVICE_STATUS_RXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:792: parameter 'SPI_DEVICE_STATUS_TXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:793: parameter 'SPI_DEVICE_STATUS_ABORT_DONE_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:794: parameter 'SPI_DEVICE_STATUS_CSB_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:795: parameter 'SPI_DEVICE_LAST_READ_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:796: parameter 'SPI_DEVICE_FLASH_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:797: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:798: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:799: parameter 'SPI_DEVICE_TPM_CMD_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:800: parameter 'SPI_DEVICE_TPM_READ_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:801: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:804: parameter 'SPI_DEVICE_BUFFER_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:805: parameter 'SPI_DEVICE_BUFFER_SIZE' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:888: parameter 'SPI_DEVICE_PERMIT' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:38: parameter 'PASSTHROUGH_REQ_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:49: parameter 'PASSTHROUGH_RSP_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:172: parameter 'CmdInfoInput' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:240: parameter 'NumReadCmdInfo' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:248: parameter 'CmdInfoIdxW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:371: parameter 'SramDw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:372: parameter 'SramStrbW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:375: parameter 'SramMsgDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:377: parameter 'SramMailboxDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:382: parameter 'SramSfdpDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:383: parameter 'SramPayloadDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:384: parameter 'SramCmdFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:385: parameter 'SramAddrFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:386: parameter 'SramTotalDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:396: parameter 'SramAw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:439: parameter 'SramReadBufferIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:440: parameter 'SramReadBufferSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:442: parameter 'SramMailboxIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:443: parameter 'SramMailboxSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:445: parameter 'SramSfdpIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:446: parameter 'SramSfdpSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:448: parameter 'SramPayloadIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:449: parameter 'SramPayloadSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:451: parameter 'SramCmdFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:452: parameter 'SramCmdFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:454: parameter 'SramAddrFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:455: parameter 'SramAddrFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:458: parameter 'BitLength' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:459: parameter 'BitCntW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_alu.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_branch_predict.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_compressed_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_controller.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_counter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_cs_registers.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_csr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_dummy_instr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_ex_block.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_prefetch_buffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_fetch_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_icache.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_id_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_if_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_load_store_unit.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_lockstep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_multdiv_fast.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_register_file_ff.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_wb_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_merge.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_select.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_command_queue.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_data_fifos.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_shift_register.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_window.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readbuffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readsram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_status.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_upload.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_fifo2sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top spi_host -tech genesis2 -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.116

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis2/cells_sim.v +/rapidsilicon/genesis2/dsp_sim.v +/rapidsilicon/genesis2/brams_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffn'.
Generating RTLIL representation for module `\sdff'.
Generating RTLIL representation for module `\sdffn'.
Generating RTLIL representation for module `\dffr'.
Generating RTLIL representation for module `\dffnr'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffne'.
Generating RTLIL representation for module `\sdffre'.
Generating RTLIL representation for module `\sdffnre'.
Generating RTLIL representation for module `\dffre'.
Generating RTLIL representation for module `\dffnre'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\fa_1bit'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top spi_host

3.5. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] spi_host_command_queue.sv:52: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:90: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:112: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] spi_host.sv:10: compiling module 'spi_host'
VERIFIC-INFO [VERI-1018] spi_host_reg_top.sv:8: compiling module 'spi_host_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:38: compiling module 'tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01001)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] spi_host_command_queue.sv:8: compiling module 'spi_host_command_queue'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] spi_host_window.sv:8: compiling module 'spi_host_window'
VERIFIC-INFO [VERI-1018] spi_host_data_fifos.sv:8: compiling module 'spi_host_data_fifos(SwapBytes=1'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] spi_host_core.sv:8: compiling module 'spi_host_core'
VERIFIC-INFO [VERI-1018] spi_host_byte_merge.sv:8: compiling module 'spi_host_byte_merge'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=8,OutW=32)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:105: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_byte_select.sv:7: compiling module 'spi_host_byte_select'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=36,OutW=9)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:142: expression size 32 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:146: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_shift_register.sv:8: compiling module 'spi_host_shift_register'
VERIFIC-INFO [VERI-1018] spi_host_fsm.sv:8: compiling module 'spi_host_fsm'
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:187: expression size 32 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:405: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:435: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_flop_en.sv:16: compiling module 'prim_flop_en'
VERIFIC-INFO [VERI-1018] prim_generic_flop_en.sv:6: compiling module 'prim_generic_flop_en(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module spi_host.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module spi_host_command_queue.
Importing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Importing module spi_host_core.
Importing module spi_host_byte_merge.
Importing module prim_packer_fifo(InW=8,OutW=32).
Importing module spi_host_byte_select.
Importing module prim_packer_fifo(InW=36,OutW=9).
Importing module spi_host_data_fifos(SwapBytes=1'b0).
Importing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Importing module spi_host_fsm.
Importing module prim_flop_en.
Importing module prim_generic_flop_en(ResetValue=1'b0).
Importing module spi_host_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01001).
Importing module spi_host_shift_register.
Importing module spi_host_window.
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.5.1. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.5.2. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.6. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.6.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.6.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~7 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module spi_host_window.
Optimizing module spi_host_shift_register.
<suppressed ~8 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01001).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module spi_host_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_en(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_flop_en.
Optimizing module spi_host_fsm.
<suppressed ~37 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module spi_host_data_fifos(SwapBytes=1'b0).
<suppressed ~10 debug messages>
Optimizing module prim_packer_fifo(InW=36,OutW=9).
<suppressed ~9 debug messages>
Optimizing module spi_host_byte_select.
Optimizing module prim_packer_fifo(InW=8,OutW=32).
<suppressed ~6 debug messages>
Optimizing module spi_host_byte_merge.
<suppressed ~1 debug messages>
Optimizing module spi_host_core.
Optimizing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
<suppressed ~3 debug messages>
Optimizing module spi_host_command_queue.
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module spi_host.
<suppressed ~7 debug messages>

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Deleting now unused module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_en.
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_en(ResetValue=1'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_packer_fifo(InW=36,OutW=9).
Deleting now unused module prim_packer_fifo(InW=8,OutW=32).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01001).
Deleting now unused module spi_host_byte_merge.
Deleting now unused module spi_host_byte_select.
Deleting now unused module spi_host_command_queue.
Deleting now unused module spi_host_core.
Deleting now unused module spi_host_data_fifos(SwapBytes=1'b0).
Deleting now unused module spi_host_fsm.
Deleting now unused module spi_host_reg_top.
Deleting now unused module spi_host_shift_register.
Deleting now unused module spi_host_window.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~109 debug messages>

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~28 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 278 unused cells and 9650 unused wires.
<suppressed ~1403 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module spi_host...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~53 debug messages>

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_accessinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_accessinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdbusy.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_cmdbusy.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_cmdinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_csidinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_csidinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_overflow.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_overflow.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_underflow.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_underflow.wr_en -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~156 debug messages>

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_25$spi_host_reg_top.sv:131$4847: { $flatten\u_reg.$verific$n1009$3719 $flatten\u_reg.$verific$n1010$3720 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6035: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1977$3827 $flatten\u_reg.$verific$n1986$3836 $flatten\u_reg.$verific$n1989$3839 $flatten\u_reg.$verific$n1992$3842 $flatten\u_reg.$verific$n1995$3845 $flatten\u_reg.$verific$n2001$3851 $flatten\u_reg.$verific$n2004$3854 $flatten\u_reg.$verific$n2007$3857 $flatten\u_reg.$verific$n2009$3859 }
    New ctrl vector for $pmux cell $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625: { $flatten\u_spi_core.\u_fsm.$verific$n726$3277 $flatten\u_spi_core.\u_fsm.$verific$n1006$3303 $auto$opt_reduce.cc:134:opt_pmux$10447 }
  Optimizing cells in module \spi_host.
Performed a total of 3 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$idle_q_reg$spi_host.sv:586$1832 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$1951 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2286 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3094 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_spi_event.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$1952 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_error.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$1953 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sd_i_q_reg$spi_host_shift_register.sv:109$6349 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6351 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2798 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2792 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2793 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2794 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2650 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2651 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2652 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2564 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.\u_sck_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop_en.sv:22$3706 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$wait_cntr_q_reg$spi_host_fsm.sv:448$3642 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csntrail_q_reg$spi_host_fsm.sv:175$3497 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnlead_q_reg$spi_host_fsm.sv:175$3496 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnidle_q_reg$spi_host_fsm.sv:175$3495 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3685 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csaat_q_reg$spi_host_fsm.sv:175$3499 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clkdiv_q_reg$spi_host_fsm.sv:175$3498 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clk_cntr_q_reg$spi_host_fsm.sv:319$3558 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_starting_cpha1_reg$spi_host_fsm.sv:345$3585 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_ending_cpha1_reg$spi_host_fsm.sv:345$3586 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3587 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txstall.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$2043 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxstall.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_ready.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_byteorder.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9664 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9666 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9686 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9663 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9665 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8294 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8295 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$1950 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$1954 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3993 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3181 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3188 ($aldff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 9 unused cells and 122 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_muxtree

3.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

yosys> opt_reduce

3.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.27. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.28. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.

yosys> opt_clean

3.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~77 debug messages>

yosys> opt_muxtree

3.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2290.
    dead port 2/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2290.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3511.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3511.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3513.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3513.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3600.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3600.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3602.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3602.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3603.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3603.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3611.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3611.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3629.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3629.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3630.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3630.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3689.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3689.
    dead port 1/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 2/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 3/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 4/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
Removed 24 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6035: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1986$3836 $flatten\u_reg.$verific$n1989$3839 $flatten\u_reg.$verific$n2001$3851 $flatten\u_reg.$verific$n2004$3854 $flatten\u_reg.$verific$n2009$3859 }
  Optimizing cells in module \spi_host.
Performed a total of 1 changes.

yosys> opt_merge

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_share

3.34. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.35. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_spi_event.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($adff) from module spi_host.

yosys> opt_clean

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 79 unused cells and 145 unused wires.
<suppressed ~107 debug messages>

yosys> opt_expr

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

yosys> opt_reduce

3.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.41. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.42. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3587 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.

yosys> opt_clean

3.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~47 debug messages>
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.45. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.45.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking spi_host.u_reg.u_socket.dev_select_outstanding as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_spi_core.u_shift_reg.rx_buf_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_spi_core.u_shift_reg.sd_i_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_spi_core.u_shift_reg.sr_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_window.u_adapter_tx.rdata as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 37 unused wires.
<suppressed ~19 debug messages>

yosys> fsm_opt

3.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys> opt_reduce

3.49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
  Optimizing cells in module \spi_host.
Performed a total of 1 changes.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.51. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.52. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_tx.rd_req }, Q = \u_window.u_adapter_tx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_tx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_tx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n181$6853, Q = \u_window.u_adapter_tx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n74$6833, Q = \u_window.u_adapter_tx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n247$6835, Q = \u_window.u_adapter_tx.error).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_rx.rd_req }, Q = \u_window.u_adapter_rx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_rx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_rx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n181$6853, Q = \u_window.u_adapter_rx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n74$6833, Q = \u_window.u_adapter_rx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n247$6835, Q = \u_window.u_adapter_rx.error).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($adff) from module spi_host (removing D path).
Adding EN signal on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6351 ($adff) from module spi_host (D = 1'0, Q = \u_spi_core.u_shift_reg.rx_buf_valid_q).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($adff) from module spi_host (removing D path).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2798 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_d, Q = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2792 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.depth_d, Q = \u_spi_core.u_select.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2793 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.data_d, Q = \u_spi_core.u_select.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2650 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.depth_d, Q = \u_spi_core.u_merge.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2651 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.data_d, Q = \u_spi_core.u_merge.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2564 ($adff) from module spi_host (D = \u_spi_core.u_merge.last_d, Q = \u_spi_core.u_merge.last_q).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9664 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_socket.err_resp.err_source).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9666 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_socket.err_resp.err_size).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9663 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.\err_resp.$verific$n45$9627, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9665 ($adff) from module spi_host (D = \tl_i.a_opcode, Q = \u_reg.u_socket.err_resp.err_opcode).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8294 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.$verific$n206$7911, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8295 ($adff) from module spi_host (D = \u_reg.reg_steer, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n181$6853, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n74$6833, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n247$6835, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = \intr_hw_spi_event.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_spi_event.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = \intr_hw_error.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_error.q).
Adding EN signal on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_underflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_overflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdinval.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdbusy.q).
Adding EN signal on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_accessinval.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3993 ($adff) from module spi_host (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3181 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n132$3138, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3188 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n219$3144, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3087 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n125$3044, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3094 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n203$3050, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2286 ($adff) from module spi_host (D = $flatten\u_cmd_queue.\cmd_fifo.$verific$n73$2243, Q = \u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_wptr).
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10495 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10495 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10485 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10464 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10456 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10456 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10448 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10448 ($adffe) from module spi_host.

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 38 unused cells and 39 unused wires.
<suppressed ~40 debug messages>

yosys> opt_expr

3.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~22 debug messages>

yosys> opt_muxtree

3.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

yosys> opt_reduce

3.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.58. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.59. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10480 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9686 ($adff) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3685 ($adff) from module spi_host.

yosys> opt_clean

3.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 17 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

yosys> opt_reduce

3.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.65. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.66. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10474 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10474 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10474 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.

yosys> opt_clean

3.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 11 unused cells and 19 unused wires.
<suppressed ~19 debug messages>

yosys> opt_expr

3.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~7 debug messages>

yosys> opt_muxtree

3.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.72. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.73. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$10513 ($adffe) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.

yosys> opt_clean

3.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 8 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr

3.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1 debug messages>
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.76. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_103$spi_host.sv:363$1418 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_104$spi_host.sv:363$1419 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$verific$equal_105$spi_host.sv:363$1420 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_107$spi_host.sv:363$1422 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_108$spi_host.sv:363$1423 ($eq).
Removed top 5 bits (of 6) from port B of cell spi_host.$verific$and_149$spi_host.sv:549$1796 ($and).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$equal_28$prim_packer_fifo.sv:134$2804 ($eq).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_41$prim_packer_fifo.sv:142$2817 ($mux).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_45$prim_packer_fifo.sv:146$2822 ($mux).
Removed top 27 bits (of 36) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2802 ($shr).
Removed top 1 bits (of 4) from port A of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6863 ($eq).
Removed top 8 bits (of 9) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289 ($sub).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_82$tlul_socket_1n.sv:159$8349 ($eq).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_38$tlul_socket_1n.sv:128$8313 ($eq).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$10437 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_34$spi_host_reg_top.sv:1595$5878 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_36$spi_host_reg_top.sv:1596$5879 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_38$spi_host_reg_top.sv:1597$5880 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_40$spi_host_reg_top.sv:1598$5881 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_42$spi_host_reg_top.sv:1599$5882 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_44$spi_host_reg_top.sv:1600$5883 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_46$spi_host_reg_top.sv:1601$5884 ($eq).
Removed top 31 bits (of 32) from port A of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7512 ($shl).
Removed top 28 bits (of 32) from port Y of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7512 ($shl).
Removed top 6 bits (of 7) from port B of cell spi_host.$flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176 ($add).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281 ($add).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_40$prim_packer_fifo.sv:142$2816 ($mux).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_44$prim_packer_fifo.sv:146$2821 ($mux).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_39$prim_packer_fifo.sv:142$2815 ($mux).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 3 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1562$3864.
Removed top 2 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1615$3866.
Removed top 1 bits (of 4) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n253$2774.
Removed top 29 bits (of 32) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n258$2775.
Removed top 1 bits (of 4) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n366$2779.
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[0][d_opcode].
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[1][d_opcode].

yosys> peepopt

3.77. Executing PEEPOPT pass (run peephole optimizers).
shiftmul pattern in spi_host: shift=$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2802, mul=$flatten\u_spi_core.\u_select.\u_packer.$verific$mult_25$prim_packer_fifo.sv:133$2801

yosys> opt_clean

3.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 1 unused cells and 13 unused wires.
<suppressed ~3 debug messages>

yosys> demuxmap

3.79. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.80. Printing statistics.

=== spi_host ===

   Number of wires:               2889
   Number of wire bits:          13962
   Number of public wires:        2637
   Number of public wire bits:   13282
   Number of memories:               2
   Number of memory bits:         4640
   Number of processes:              0
   Number of cells:                499
     $add                            5
     $adff                          23
     $adffe                         38
     $and                           92
     $bmux                          17
     $eq                            36
     $le                             4
     $logic_not                      6
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           80
     $ne                             3
     $not                           68
     $or                            54
     $pmux                           2
     $reduce_and                     4
     $reduce_bool                    7
     $reduce_or                     16
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $sub                            2
     $xor                            6


yosys> wreduce t:$mul

3.81. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc -genesis2 -max_dsp 154

3.82. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp_check_maxwidth.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18 a:valid_map

3.83. Executing TECHMAP pass (map to technology primitives).

3.83.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

3.84. Printing statistics.

=== spi_host ===

   Number of wires:               2889
   Number of wire bits:          13962
   Number of public wires:        2637
   Number of public wire bits:   13282
   Number of memories:               2
   Number of memory bits:         4640
   Number of processes:              0
   Number of cells:                499
     $add                            5
     $adff                          23
     $adffe                         38
     $and                           92
     $bmux                          17
     $eq                            36
     $le                             4
     $logic_not                      6
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           80
     $ne                             3
     $not                           68
     $or                            54
     $pmux                           2
     $reduce_and                     4
     $reduce_bool                    7
     $reduce_or                     16
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $sub                            2
     $xor                            6


yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis2/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/dsp_final_map.v

3.86. Executing TECHMAP pass (map to technology primitives).

3.86.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> rs-pack-dsp-regs

3.87. Executing rs_pack_dsp_regs pass.

yosys> rs_dsp_io_regs

3.88. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.89. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module spi_host:
  creating $macc model for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289 ($sub).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814.
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176.
  creating $alu model for $macc $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090.
  creating $alu model for $macc $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281.
  creating $alu model for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4838 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4839 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4841 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4842 ($le): new $alu
  creating $alu cell for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4842: $auto$alumacc.cc:485:replace_alu$10530
  creating $alu cell for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4841: $auto$alumacc.cc:485:replace_alu$10543
  creating $alu cell for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4839: $auto$alumacc.cc:485:replace_alu$10552
  creating $alu cell for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4838: $auto$alumacc.cc:485:replace_alu$10565
  creating $alu cell for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281: $auto$alumacc.cc:485:replace_alu$10574
  creating $alu cell for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090: $auto$alumacc.cc:485:replace_alu$10577
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176: $auto$alumacc.cc:485:replace_alu$10580
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184: $auto$alumacc.cc:485:replace_alu$10583
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289: $auto$alumacc.cc:485:replace_alu$10586
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820: $auto$alumacc.cc:485:replace_alu$10589
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814: $auto$alumacc.cc:485:replace_alu$10592
  created 11 $alu and 0 $macc cells.

yosys> opt_expr

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

yosys> opt_reduce

3.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.95. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.96. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> stat

3.99. Printing statistics.

=== spi_host ===

   Number of wires:               2927
   Number of wire bits:          14128
   Number of public wires:        2637
   Number of public wire bits:   13282
   Number of memories:               2
   Number of memory bits:         4640
   Number of processes:              0
   Number of cells:                515
     $adff                          23
     $adffe                         38
     $alu                           11
     $and                           92
     $bmux                          17
     $eq                            36
     $logic_not                      6
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           80
     $ne                             3
     $not                           74
     $or                            56
     $pmux                           2
     $reduce_and                     8
     $reduce_bool                    7
     $reduce_or                     20
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> memory -nomap

3.100. Executing MEMORY pass.

yosys> opt_mem

3.100.1. Executing OPT_MEM pass (optimize memories).
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 0
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 1
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 2
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 3
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 4
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 5
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 6
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 7
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 8
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 9
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 10
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 11
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 12
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 13
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 14
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 15
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 16
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 17
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 18
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 19
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 20
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 21
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 22
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 23
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 24
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 25
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 26
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 27
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 28
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 29
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 30
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 31
Performed a total of 2 transformations.

yosys> opt_mem_priority

3.100.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.100.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing spi_host.u_data_fifos.u_tx_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.100.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.100.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.100.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_share

3.100.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.100.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.100.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_collect

3.100.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.101. Printing statistics.

=== spi_host ===

   Number of wires:               2927
   Number of wire bits:          14128
   Number of public wires:        2637
   Number of public wire bits:   13282
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                512
     $adff                          23
     $adffe                         38
     $alu                           11
     $and                           92
     $bmux                          17
     $eq                            36
     $logic_not                      6
     $mem_v2                         1
     $mux                           80
     $ne                             3
     $not                           74
     $or                            56
     $pmux                           2
     $reduce_and                     8
     $reduce_bool                    7
     $reduce_or                     20
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> muxpack

3.102. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting spi_host.$flatten\u_reg.\u_socket.$verific$i68$tlul_socket_1n.sv:148$8339 ... spi_host.$flatten\u_reg.\u_socket.$verific$i74$tlul_socket_1n.sv:148$8343 to a pmux with 3 cases.
Converting spi_host.$flatten\u_reg.\u_socket.$verific$mux_81$tlul_socket_1n.sv:159$8348 ... spi_host.$flatten\u_reg.\u_socket.$verific$mux_87$tlul_socket_1n.sv:159$8354 to a pmux with 3 cases.
Converted 6 (p)mux cells into 2 pmux cells.
<suppressed ~67 debug messages>

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new_swap.txt -limit 150 a:read_swapped

3.104. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new.txt -limit 150

3.105. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory spi_host.u_data_fifos.u_tx_fifo.gen_normal_fifo.storage
<suppressed ~6 debug messages>

yosys> rs_bram_split -new_mapping

3.106. Executing Rs_BRAM_Split pass.

yosys> techmap -autoproc -map +/rapidsilicon/genesis2/brams_map_new.v

3.107. Executing TECHMAP pass (map to technology primitives).

3.107.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/brams_final_map_new.v

3.108. Executing TECHMAP pass (map to technology primitives).

3.108.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> pmuxtree

3.109. Executing PMUXTREE pass.

yosys> muxpack

3.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~73 debug messages>

yosys> memory_map

3.111. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage in module \spi_host:
  created 72 $dff cells and 0 static cells of width 36.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 72 write mux blocks.

yosys> stat

3.112. Printing statistics.

=== spi_host ===

   Number of wires:               3605
   Number of wire bits:          31509
   Number of public wires:        2709
   Number of public wire bits:   15874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                986
     $adff                          23
     $adffe                         38
     $alu                           11
     $and                          264
     $bmux                          17
     $dff                           72
     $eq                            50
     $logic_not                      6
     $mux                          287
     $ne                             3
     $not                           78
     $or                            59
     $reduce_and                     8
     $reduce_bool                    7
     $reduce_or                     25
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/arith_map.v

3.113. Executing TECHMAP pass (map to technology primitives).

3.113.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.113.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.113.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:820334db2782a6d4eca8ac031bc043baf65aac9a$paramod$dfddc7c82323d693c6c75cfa2a8cfad766de8e62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~4254 debug messages>

yosys> stat

3.114. Printing statistics.

=== spi_host ===

   Number of wires:               4459
   Number of wire bits:          50336
   Number of public wires:        2709
   Number of public wire bits:   15874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13114
     $_AND_                        480
     $_DFFE_PN0P_                  234
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     19
     $_DFF_PN1_                      8
     $_DFF_P_                     2592
     $_MUX_                       8279
     $_NOT_                        207
     $_OR_                         360
     $_XOR_                        934


yosys> opt_expr

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1334 debug messages>

yosys> opt_merge -nomux

3.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~1998 debug messages>
Removed a total of 666 cells.

yosys> opt_muxtree

3.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.120. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.121. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8926 unused cells and 932 unused wires.
<suppressed ~8935 debug messages>

yosys> opt_expr

3.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~20 debug messages>

yosys> opt_muxtree

3.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.127. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.128. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1529 debug messages>

yosys> techmap -map +/techmap.v

3.132. Executing TECHMAP pass (map to technology primitives).

3.132.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.132.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> stat

3.133. Printing statistics.

=== spi_host ===

   Number of wires:               3631
   Number of wire bits:          26863
   Number of public wires:        2701
   Number of public wire bits:   15845
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2360
     $_AND_                        422
     $_DFFE_PN0P_                  118
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     19
     $_DFF_PN1_                      8
     $_DFF_P_                      288
     $_MUX_                        769
     $_NOT_                        159
     $_OR_                         266
     $_XOR_                        310


yosys> dfflegalize -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 t:$_SDFFCE_*

3.134. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.135. Printing statistics.

=== spi_host ===

   Number of wires:               3631
   Number of wire bits:          26863
   Number of public wires:        2701
   Number of public wire bits:   15845
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2360
     $_AND_                        422
     $_DFFE_PN0P_                  118
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     19
     $_DFF_PN1_                      8
     $_DFF_P_                      288
     $_MUX_                        769
     $_NOT_                        159
     $_OR_                         266
     $_XOR_                        310


yosys> opt_expr

3.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.141. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.142. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 123 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> abc -dff -keepff

3.144. Executing ABC pass (technology mapping using ABC).

3.144.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  340 cells in clk=\clk_i, en=\u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=\u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=\u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=\u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  158 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  179 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=\u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=\u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=\u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  739 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.144.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 26 wires to a netlist network with 13 inputs and 12 outputs.

3.144.2.1. Executing ABC.

3.144.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 340 gates and 637 wires to a netlist network with 297 inputs and 23 outputs.

3.144.3.1. Executing ABC.

3.144.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 17 wires to a netlist network with 2 inputs and 6 outputs.

3.144.4.1. Executing ABC.

3.144.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 46 gates and 47 wires to a netlist network with 1 inputs and 9 outputs.

3.144.5.1. Executing ABC.

3.144.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 71 gates and 82 wires to a netlist network with 11 inputs and 31 outputs.

3.144.6.1. Executing ABC.

3.144.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 136 gates and 178 wires to a netlist network with 42 inputs and 45 outputs.

3.144.7.1. Executing ABC.

3.144.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 63 gates and 83 wires to a netlist network with 19 inputs and 13 outputs.

3.144.8.1. Executing ABC.

3.144.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.144.9.1. Executing ABC.

3.144.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 4 outputs.

3.144.10.1. Executing ABC.

3.144.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.144.11.1. Executing ABC.

3.144.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.144.12.1. Executing ABC.

3.144.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.144.13.1. Executing ABC.

3.144.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 6 inputs and 3 outputs.

3.144.14.1. Executing ABC.

3.144.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.144.15.1. Executing ABC.

3.144.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 60 gates and 80 wires to a netlist network with 19 inputs and 21 outputs.

3.144.16.1. Executing ABC.

3.144.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 3 outputs.

3.144.17.1. Executing ABC.

3.144.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 158 gates and 227 wires to a netlist network with 68 inputs and 48 outputs.

3.144.18.1. Executing ABC.

3.144.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 19 gates and 27 wires to a netlist network with 7 inputs and 5 outputs.

3.144.19.1. Executing ABC.

3.144.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 21 gates and 25 wires to a netlist network with 3 inputs and 6 outputs.

3.144.20.1. Executing ABC.

3.144.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 18 gates and 32 wires to a netlist network with 13 inputs and 5 outputs.

3.144.21.1. Executing ABC.

3.144.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 179 gates and 199 wires to a netlist network with 18 inputs and 45 outputs.

3.144.22.1. Executing ABC.

3.144.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 26 gates and 48 wires to a netlist network with 22 inputs and 22 outputs.

3.144.23.1. Executing ABC.

3.144.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.144.24.1. Executing ABC.

3.144.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 84 gates and 129 wires to a netlist network with 43 inputs and 33 outputs.

3.144.25.1. Executing ABC.

3.144.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.144.26.1. Executing ABC.

3.144.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 46 gates and 69 wires to a netlist network with 23 inputs and 23 outputs.

3.144.27.1. Executing ABC.

3.144.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 739 gates and 763 wires to a netlist network with 24 inputs and 292 outputs.

3.144.28.1. Executing ABC.

yosys> abc -dff -keepff

3.145. Executing ABC pass (technology mapping using ABC).

3.145.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29190$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29090$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$28319$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  506 cells in clk=\clk_i, en=$abc$27437$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28098$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$abc$28136$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$28109$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$28861$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$28845$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$28823$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  227 cells in clk=\clk_i, en=$abc$28454$u_reg.intg_err, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$28683$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$29097$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$28418$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$28407$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28397$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28392$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$28385$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$28372$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$28365$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28354$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$29051$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$29196$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$28193$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  138 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  812 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.145.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.145.2.1. Executing ABC.

3.145.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29190$auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 8 outputs.

3.145.3.1. Executing ABC.

3.145.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29090$auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.145.4.1. Executing ABC.

3.145.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28319$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 34 gates and 50 wires to a netlist network with 16 inputs and 13 outputs.

3.145.5.1. Executing ABC.

3.145.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27437$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 506 gates and 804 wires to a netlist network with 298 inputs and 36 outputs.

3.145.6.1. Executing ABC.

3.145.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28098$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 6 outputs.

3.145.7.1. Executing ABC.

3.145.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28136$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 49 gates and 54 wires to a netlist network with 5 inputs and 29 outputs.

3.145.8.1. Executing ABC.

3.145.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28109$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 11 outputs.

3.145.9.1. Executing ABC.

3.145.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28861$auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 8 outputs.

3.145.10.1. Executing ABC.

3.145.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28845$auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 6 outputs.

3.145.11.1. Executing ABC.

3.145.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28823$auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.145.12.1. Executing ABC.

3.145.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28454$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 227 gates and 318 wires to a netlist network with 90 inputs and 3 outputs.

3.145.13.1. Executing ABC.

3.145.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28683$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 125 gates and 191 wires to a netlist network with 66 inputs and 47 outputs.

3.145.14.1. Executing ABC.

3.145.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29097$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 88 gates and 132 wires to a netlist network with 44 inputs and 34 outputs.

3.145.15.1. Executing ABC.

3.145.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28418$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 16 gates and 23 wires to a netlist network with 6 inputs and 8 outputs.

3.145.16.1. Executing ABC.

3.145.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28407$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.145.17.1. Executing ABC.

3.145.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28397$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 3 outputs.

3.145.18.1. Executing ABC.

3.145.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28392$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 8 outputs.

3.145.19.1. Executing ABC.

3.145.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28385$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 37 wires to a netlist network with 17 inputs and 14 outputs.

3.145.20.1. Executing ABC.

3.145.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28372$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 3 outputs.

3.145.21.1. Executing ABC.

3.145.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28365$auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.145.22.1. Executing ABC.

3.145.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28354$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 10 outputs.

3.145.23.1. Executing ABC.

3.145.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29051$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 37 gates and 70 wires to a netlist network with 33 inputs and 30 outputs.

3.145.24.1. Executing ABC.

3.145.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29931$abc$29196$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 18 outputs.

3.145.25.1. Executing ABC.

3.145.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28193$auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 125 gates and 167 wires to a netlist network with 42 inputs and 45 outputs.

3.145.26.1. Executing ABC.

3.145.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 138 gates and 158 wires to a netlist network with 19 inputs and 50 outputs.

3.145.27.1. Executing ABC.

3.145.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 812 gates and 837 wires to a netlist network with 25 inputs and 432 outputs.

3.145.28.1. Executing ABC.

yosys> abc -dff -keepff

3.146. Executing ABC pass (technology mapping using ABC).

3.146.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$29931$abc$29190$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29942$abc$29090$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$29948$abc$28319$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$30471$abc$28098$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  55 cells in clk=\clk_i, en=$abc$30482$abc$28136$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  486 cells in clk=\clk_i, en=$abc$29975$abc$27437$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$30555$abc$28861$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$30595$abc$28845$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$30629$abc$28454$u_reg.intg_err, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$30983$abc$29097$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$31071$abc$28418$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$31088$abc$28407$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$31098$abc$28397$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$31108$abc$28392$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$31123$abc$28385$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$31145$abc$28372$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$abc$30855$abc$28683$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$31155$abc$28365$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$31162$abc$28354$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$30611$abc$28823$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$31176$abc$29051$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$31265$abc$28193$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$29931$abc$29196$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$30530$abc$28109$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  806 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.146.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.146.2.1. Executing ABC.

3.146.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29931$abc$29190$auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.146.3.1. Executing ABC.

3.146.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29942$abc$29090$auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.146.4.1. Executing ABC.

3.146.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29948$abc$28319$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 24 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.146.5.1. Executing ABC.

3.146.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30471$abc$28098$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 6 outputs.

3.146.6.1. Executing ABC.

3.146.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30482$abc$28136$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 55 gates and 63 wires to a netlist network with 8 inputs and 35 outputs.

3.146.7.1. Executing ABC.

3.146.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29975$abc$27437$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 486 gates and 783 wires to a netlist network with 297 inputs and 40 outputs.

3.146.8.1. Executing ABC.

3.146.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30555$abc$28861$auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 45 gates and 80 wires to a netlist network with 35 inputs and 8 outputs.

3.146.9.1. Executing ABC.

3.146.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30595$abc$28845$auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 6 outputs.

3.146.10.1. Executing ABC.

3.146.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30629$abc$28454$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

3.146.11.1. Executing ABC.

3.146.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30983$abc$29097$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 70 gates and 108 wires to a netlist network with 38 inputs and 27 outputs.

3.146.12.1. Executing ABC.

3.146.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31071$abc$28418$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 6 outputs.

3.146.13.1. Executing ABC.

3.146.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31088$abc$28407$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.146.14.1. Executing ABC.

3.146.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31098$abc$28397$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 3 outputs.

3.146.15.1. Executing ABC.

3.146.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31108$abc$28392$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 8 outputs.

3.146.16.1. Executing ABC.

3.146.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31123$abc$28385$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 22 gates and 41 wires to a netlist network with 18 inputs and 14 outputs.

3.146.17.1. Executing ABC.

3.146.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31145$abc$28372$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 3 outputs.

3.146.18.1. Executing ABC.

3.146.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30855$abc$28683$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 122 gates and 190 wires to a netlist network with 68 inputs and 49 outputs.

3.146.19.1. Executing ABC.

3.146.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31155$abc$28365$auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.146.20.1. Executing ABC.

3.146.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31162$abc$28354$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 10 outputs.

3.146.21.1. Executing ABC.

3.146.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30611$abc$28823$auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.146.22.1. Executing ABC.

3.146.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31176$abc$29051$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 34 gates and 63 wires to a netlist network with 29 inputs and 27 outputs.

3.146.23.1. Executing ABC.

3.146.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31265$abc$28193$auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 126 gates and 168 wires to a netlist network with 42 inputs and 45 outputs.

3.146.24.1. Executing ABC.

3.146.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29931$abc$29196$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 38 gates and 67 wires to a netlist network with 29 inputs and 29 outputs.

3.146.25.1. Executing ABC.

3.146.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30530$abc$28109$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 11 outputs.

3.146.26.1. Executing ABC.

3.146.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 123 gates and 143 wires to a netlist network with 19 inputs and 50 outputs.

3.146.27.1. Executing ABC.

3.146.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 806 gates and 833 wires to a netlist network with 27 inputs and 432 outputs.

3.146.28.1. Executing ABC.

yosys> abc -dff -keepff

3.147. Executing ABC pass (technology mapping using ABC).

3.147.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$32353$abc$29931$abc$29190$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$32359$abc$29942$abc$29090$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$32365$abc$29948$abc$28319$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$32390$abc$30471$abc$28098$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=$abc$32401$abc$30482$abc$28136$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  481 cells in clk=\clk_i, en=$abc$32453$abc$29975$abc$27437$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$abc$32954$abc$30555$abc$28861$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$32998$abc$30595$abc$28845$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$33014$abc$30629$abc$28454$u_reg.intg_err, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$33240$abc$30983$abc$29097$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33317$abc$31071$abc$28418$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33332$abc$31088$abc$28407$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33342$abc$31098$abc$28397$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$33352$abc$31108$abc$28392$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$33366$abc$31123$abc$28385$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33388$abc$31145$abc$28372$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$33529$abc$31155$abc$28365$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33536$abc$31162$abc$28354$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$33550$abc$30611$abc$28823$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$33613$abc$31265$abc$28193$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=$abc$33739$abc$29931$abc$29196$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$33788$abc$30530$abc$28109$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  124 cells in clk=\clk_i, en=$abc$33398$abc$30855$abc$28683$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  789 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.147.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.147.2.1. Executing ABC.

3.147.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32353$abc$29931$abc$29190$auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.147.3.1. Executing ABC.

3.147.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32359$abc$29942$abc$29090$auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.147.4.1. Executing ABC.

3.147.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32365$abc$29948$abc$28319$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 38 gates and 60 wires to a netlist network with 22 inputs and 21 outputs.

3.147.5.1. Executing ABC.

3.147.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32390$abc$30471$abc$28098$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 6 outputs.

3.147.6.1. Executing ABC.

3.147.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32401$abc$30482$abc$28136$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 71 gates and 83 wires to a netlist network with 12 inputs and 45 outputs.

3.147.7.1. Executing ABC.

3.147.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32453$abc$29975$abc$27437$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 481 gates and 773 wires to a netlist network with 292 inputs and 47 outputs.

3.147.8.1. Executing ABC.

3.147.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32954$abc$30555$abc$28861$auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 58 gates and 106 wires to a netlist network with 48 inputs and 8 outputs.

3.147.9.1. Executing ABC.

3.147.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32998$abc$30595$abc$28845$auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 6 outputs.

3.147.10.1. Executing ABC.

3.147.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33014$abc$30629$abc$28454$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

3.147.11.1. Executing ABC.

3.147.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33240$abc$30983$abc$29097$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 69 gates and 110 wires to a netlist network with 41 inputs and 30 outputs.

3.147.12.1. Executing ABC.

3.147.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33317$abc$31071$abc$28418$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 6 outputs.

3.147.13.1. Executing ABC.

3.147.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33332$abc$31088$abc$28407$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 7 outputs.

3.147.14.1. Executing ABC.

3.147.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33342$abc$31098$abc$28397$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 3 outputs.

3.147.15.1. Executing ABC.

3.147.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33352$abc$31108$abc$28392$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 8 outputs.

3.147.16.1. Executing ABC.

3.147.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33366$abc$31123$abc$28385$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 18 inputs and 14 outputs.

3.147.17.1. Executing ABC.

3.147.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33388$abc$31145$abc$28372$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 3 outputs.

3.147.18.1. Executing ABC.

3.147.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33529$abc$31155$abc$28365$auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.147.19.1. Executing ABC.

3.147.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33536$abc$31162$abc$28354$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 10 outputs.

3.147.20.1. Executing ABC.

3.147.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33550$abc$30611$abc$28823$auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.147.21.1. Executing ABC.

3.147.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 21 gates and 40 wires to a netlist network with 19 inputs and 19 outputs.

3.147.22.1. Executing ABC.

3.147.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33613$abc$31265$abc$28193$auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 125 gates and 167 wires to a netlist network with 42 inputs and 45 outputs.

3.147.23.1. Executing ABC.

3.147.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33739$abc$29931$abc$29196$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 32 gates and 59 wires to a netlist network with 27 inputs and 23 outputs.

3.147.24.1. Executing ABC.

3.147.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 117 gates and 134 wires to a netlist network with 16 inputs and 45 outputs.

3.147.25.1. Executing ABC.

3.147.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33788$abc$30530$abc$28109$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 11 outputs.

3.147.26.1. Executing ABC.

3.147.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33398$abc$30855$abc$28683$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 124 gates and 188 wires to a netlist network with 64 inputs and 49 outputs.

3.147.27.1. Executing ABC.

3.147.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 789 gates and 821 wires to a netlist network with 32 inputs and 432 outputs.

3.147.28.1. Executing ABC.

yosys> opt_ffinv

3.148. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~11 debug messages>

yosys> opt_merge -nomux

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_muxtree

3.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.154. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.155. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36387 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36386 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18][1]).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35901 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36385 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18][0]).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35900 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35903 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36384 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36383 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36382 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16][1]).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35899 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36381 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36380 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36379 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36378 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17][1]).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35898 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$34827$auto$blifparse.cc:362:parse_blif$34833 ($_DFFE_PN0P_) from module spi_host (D = $abc$34827$abc$32401$abc$31527$new_n1487_, Q = $abc$34827$abc$32401$abc$30482$abc$28136$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_wptr[6]).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35897 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35896 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35895 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35904 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35902 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36377 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17][0]).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35894 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35893 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$35891$auto$blifparse.cc:362:parse_blif$35892 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36664 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36663 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36662 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36661 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36660 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36659 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36658 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36657 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36656 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36655 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36654 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36653 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36652 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36651 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36650 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36649 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36648 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36647 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36646 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36645 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36644 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36643 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36642 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36641 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36640 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36639 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36638 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36637 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36636 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36635 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36634 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36633 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36632 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36631 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36630 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36629 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36628 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36627 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36626 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36625 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36624 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36623 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36622 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36621 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36620 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36619 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36618 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36617 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36616 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36615 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36614 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36613 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36612 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36611 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36610 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36609 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36608 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36607 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36606 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36605 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36604 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36603 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36602 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36601 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36600 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36599 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36598 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36597 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36596 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36595 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36594 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36593 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36592 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36591 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36590 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36589 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36588 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36587 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36586 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36585 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36584 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36583 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36582 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36581 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36580 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36579 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36578 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36577 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36576 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36575 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36574 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36573 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36572 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36571 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36570 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36569 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36568 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36567 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36566 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36565 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36564 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36563 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36562 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36561 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36560 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36559 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36558 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36557 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36556 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36555 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36554 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36553 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36552 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36551 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36550 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36549 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36548 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36547 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36546 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36545 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36544 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36543 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36542 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36541 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36540 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36539 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36538 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36537 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36536 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36535 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36534 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36533 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36532 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36531 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36530 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36529 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36528 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36527 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36526 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36525 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36524 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36523 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36522 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36521 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36520 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36519 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36518 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36517 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36516 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36515 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36514 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36513 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36512 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36511 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36510 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36509 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36508 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36507 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36506 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36505 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36504 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36503 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36502 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36501 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36500 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36499 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36498 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36497 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36496 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36495 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36494 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36493 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36492 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36491 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36490 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36489 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36488 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36487 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36486 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36485 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36484 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36483 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36482 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36481 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36480 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36479 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36478 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36477 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36476 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36475 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36474 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36473 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36472 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36471 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36470 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36469 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36468 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36467 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36466 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36465 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36464 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36463 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36462 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36461 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36460 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36459 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36458 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36457 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36456 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36455 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36454 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36453 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36452 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36451 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36450 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36449 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36448 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36447 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36446 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36445 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36444 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36443 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36442 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36441 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36440 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36439 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36438 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36437 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36436 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36435 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36434 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36433 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36432 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36431 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36430 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36429 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36428 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36427 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36426 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36425 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36424 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36423 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36422 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36421 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36420 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36419 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36418 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36417 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36416 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36415 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36414 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36413 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36412 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36411 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36410 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36409 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36408 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36407 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36406 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36405 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36404 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36403 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36402 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36401 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36400 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36399 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36398 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36397 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36396 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36395 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36394 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36393 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36392 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62][3]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36391 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[2], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62][2]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36390 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[1], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62][1]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36389 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[0], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62][0]).
Adding EN signal on $abc$36376$auto$blifparse.cc:362:parse_blif$36388 ($_DFF_P_) from module spi_host (D = $abc$36376$tl_i.a_mask[3], Q = $abc$36376$abc$33947$abc$31527$abc$29245$u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18][3]).
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35892 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35898 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35893 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35894 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35902 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35904 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35895 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35896 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35897 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35899 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35903 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35900 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$35891$auto$blifparse.cc:362:parse_blif$35901 ($_DLATCH_N_) from module spi_host.

yosys> opt_clean

3.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 290 unused cells and 10931 unused wires.
<suppressed ~413 debug messages>

yosys> opt_expr

3.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_muxtree

3.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.161. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.162. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_muxtree

3.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.168. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.169. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 3

yosys> bmuxmap

3.172. Executing BMUXMAP pass.

yosys> demuxmap

3.173. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_WlD9ui/abc_tmp_1.scr

3.174. Executing ABC pass (technology mapping using ABC).

3.174.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 1590 gates and 2116 wires to a netlist network with 525 inputs and 233 outputs.

3.174.1.1. Executing ABC.
DE:   #PIs = 525  #Luts =   544  Max Lvl =  10  Avg Lvl =   5.47  [   0.31 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 525  #Luts =   444  Max Lvl =  11  Avg Lvl =   5.42  [   3.46 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 525  #Luts =   435  Max Lvl =  12  Avg Lvl =   5.72  [   1.13 sec. at Pass 2]{map}[2]
DE:   #PIs = 525  #Luts =   429  Max Lvl =  12  Avg Lvl =   6.11  [   1.38 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 525  #Luts =   429  Max Lvl =  12  Avg Lvl =   6.11  [   1.55 sec. at Pass 4]{map}[12]
DE:   #PIs = 525  #Luts =   429  Max Lvl =  12  Avg Lvl =   6.11  [   2.31 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 525  #Luts =   429  Max Lvl =  12  Avg Lvl =   6.11  [   2.01 sec. at Pass 6]{map}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  12  Avg Lvl =   6.12  [   2.87 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  12  Avg Lvl =   6.12  [   2.18 sec. at Pass 8]{postMap}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  12  Avg Lvl =   6.12  [   1.96 sec. at Pass 9]{map}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  12  Avg Lvl =   6.12  [   1.90 sec. at Pass 10]{postMap}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  11  Avg Lvl =   6.13  [   3.33 sec. at Pass 11]{pushMap}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  11  Avg Lvl =   6.13  [   1.22 sec. at Pass 12]{map}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  11  Avg Lvl =   6.13  [   1.84 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 525  #Luts =   426  Max Lvl =  11  Avg Lvl =   6.13  [   1.48 sec. at Pass 14]{map}[16]
DE:   #PIs = 525  #Luts =   423  Max Lvl =  11  Avg Lvl =   5.58  [   2.72 sec. at Pass 15]{pushMap}[16]
DE:   #PIs = 525  #Luts =   423  Max Lvl =  11  Avg Lvl =   5.58  [   1.48 sec. at Pass 16]{postMap}[16]
DE:   #PIs = 525  #Luts =   423  Max Lvl =  11  Avg Lvl =   5.58  [   1.01 sec. at Pass 17]{map}[16]
DE:   #PIs = 525  #Luts =   423  Max Lvl =  11  Avg Lvl =   5.58  [   1.52 sec. at Pass 18]{postMap}[16]
DE:   #PIs = 525  #Luts =   420  Max Lvl =  12  Avg Lvl =   6.41  [   2.72 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 525  #Luts =   420  Max Lvl =  12  Avg Lvl =   6.41  [   1.38 sec. at Pass 20]{map}[16]
DE:   #PIs = 525  #Luts =   420  Max Lvl =  12  Avg Lvl =   6.41  [   1.74 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 525  #Luts =   420  Max Lvl =  12  Avg Lvl =   6.41  [   1.39 sec. at Pass 22]{map}[16]
DE:   #PIs = 525  #Luts =   420  Max Lvl =  12  Avg Lvl =   6.41  [   0.42 sec. at Pass 23]{finalMap}[16]

yosys> opt_expr

3.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.178. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.180. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.181. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2127 unused wires.
<suppressed ~42 debug messages>

yosys> opt_expr

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.184. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.185. Printing statistics.

=== spi_host ===

   Number of wires:               4183
   Number of wire bits:          17283
   Number of public wires:        2538
   Number of public wire bits:   15638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                838
     $_DFFE_PN0P_                  106
     $_DFFE_PN_                    288
     $_DFF_PN0_                     25
     $_DFF_PN1_                      1
     $lut                          418


yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_??_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 -cell $_DLATCH_?_ 0 -cell $_DLATCH_???_ 0

3.186. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.187. Printing statistics.

=== spi_host ===

   Number of wires:               4183
   Number of wire bits:          17283
   Number of public wires:        2538
   Number of public wire bits:   15638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                838
     $_DFFE_PN0P_                  106
     $_DFFE_PN_                    288
     $_DFF_PN0_                     25
     $_DFF_PN1_                      1
     $lut                          418


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/ffs_map.v

3.188. Executing TECHMAP pass (map to technology primitives).

3.188.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.188.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

3.188.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN_ for cells of type $_DFFE_PN_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1395 debug messages>

yosys> opt_expr -mux_undef

3.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~9477 debug messages>

yosys> simplemap

3.190. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge

3.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~9282 debug messages>
Removed a total of 3094 cells.

yosys> opt_dff -nodffe -nosdff

3.193. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 3066 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~440 debug messages>

yosys> opt_merge -nomux

3.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.198. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.200. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.201. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_WlD9ui/abc_tmp_2.scr

3.204. Executing ABC pass (technology mapping using ABC).

3.204.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 1815 gates and 2343 wires to a netlist network with 526 inputs and 233 outputs.

3.204.1.1. Executing ABC.
DE:   #PIs = 526  #Luts =   428  Max Lvl =   8  Avg Lvl =   4.52  [   0.22 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 526  #Luts =   428  Max Lvl =   8  Avg Lvl =   4.52  [   3.54 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 526  #Luts =   428  Max Lvl =   8  Avg Lvl =   4.52  [   0.62 sec. at Pass 2]{map}[2]
DE:   #PIs = 526  #Luts =   427  Max Lvl =  13  Avg Lvl =   6.46  [   1.56 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 526  #Luts =   426  Max Lvl =  11  Avg Lvl =   5.68  [   1.95 sec. at Pass 4]{map}[12]
DE:   #PIs = 526  #Luts =   425  Max Lvl =  12  Avg Lvl =   6.06  [   2.89 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 526  #Luts =   423  Max Lvl =  10  Avg Lvl =   5.18  [   1.44 sec. at Pass 6]{map}[16]
DE:   #PIs = 526  #Luts =   423  Max Lvl =  10  Avg Lvl =   5.18  [   1.91 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 526  #Luts =   423  Max Lvl =  10  Avg Lvl =   5.18  [   1.50 sec. at Pass 8]{map}[16]
DE:   #PIs = 526  #Luts =   423  Max Lvl =  10  Avg Lvl =   5.18  [   1.88 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 526  #Luts =   420  Max Lvl =  12  Avg Lvl =   6.39  [   4.09 sec. at Pass 10]{pushMap}[16]
DE:   #PIs = 526  #Luts =   419  Max Lvl =  11  Avg Lvl =   5.86  [   0.95 sec. at Pass 11]{map}[16]
DE:   #PIs = 526  #Luts =   419  Max Lvl =  11  Avg Lvl =   5.86  [   1.48 sec. at Pass 12]{postMap}[16]
DE:   #PIs = 526  #Luts =   419  Max Lvl =  11  Avg Lvl =   5.86  [   0.92 sec. at Pass 13]{map}[16]
DE:   #PIs = 526  #Luts =   419  Max Lvl =  11  Avg Lvl =   5.86  [   1.55 sec. at Pass 14]{postMap}[16]
DE:   #PIs = 526  #Luts =   419  Max Lvl =  11  Avg Lvl =   5.86  [   3.15 sec. at Pass 15]{pushMap}[16]
DE:   #PIs = 526  #Luts =   419  Max Lvl =  11  Avg Lvl =   5.86  [   0.40 sec. at Pass 16]{finalMap}[16]

yosys> opt_expr

3.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.210. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.211. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 1958 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.214. Executing HIERARCHY pass (managing design hierarchy).

3.214.1. Analyzing design hierarchy..
Top module:  \spi_host

3.214.2. Analyzing design hierarchy..
Top module:  \spi_host
Removed 0 unused modules.

yosys> stat

3.215. Printing statistics.

=== spi_host ===

   Number of wires:               4184
   Number of wire bits:          17284
   Number of public wires:        2538
   Number of public wire bits:   15638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                839
     $lut                          419
     dffe                          288
     dffr                           26
     dffre                         106


yosys> opt_clean -purge

3.216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2332 unused wires.
<suppressed ~2332 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.217. Executing Verilog backend.
Dumping module `\spi_host'.

Warnings: 643 unique messages, 643 total
End of script. Logfile hash: 053d2f4a7e, CPU: user 15.66s system 0.59s, MEM: 73.51 MB peak
Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)
Time spent: 97% 6x abc (512 sec), 0% 46x opt_expr (3 sec), ...
real 105.94
user 479.80
sys 46.43
