{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711998668138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711998668138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 14:11:07 2024 " "Processing started: Mon Apr 01 14:11:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711998668138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711998668138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAM_file -c CAM_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAM_file -c CAM_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711998668138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711998668914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711998668914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_port.sv 2 2 " "Found 2 design units, including 2 entities, in source file write_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_to_8 " "Found entity 1: Decoder_3_to_8" {  } { { "write_port.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/write_port.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680315 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_port " "Found entity 2: write_port" {  } { { "write_port.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/write_port.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711998680315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ports_cam.sv 4 4 " "Found 4 design units, including 4 entities, in source file read_ports_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup " "Found entity 1: Lookup" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680315 ""} { "Info" "ISGN_ENTITY_NAME" "2 priority_enc " "Found entity 2: priority_enc" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680315 ""} { "Info" "ISGN_ENTITY_NAME" "3 lowest_priority_encoder " "Found entity 3: lowest_priority_encoder" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680315 ""} { "Info" "ISGN_ENTITY_NAME" "4 read_ports_cam " "Found entity 4: read_ports_cam" {  } { { "read_ports_cam.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711998680315 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CAM.sv(6) " "Verilog HDL information at CAM.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "CAM.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711998680315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop_4bit " "Found entity 1: D_Flip_Flop_4bit" {  } { { "CAM.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680331 ""} { "Info" "ISGN_ENTITY_NAME" "2 CAM_File " "Found entity 2: CAM_File" {  } { { "CAM.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711998680331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711998680331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAM_File " "Elaborating entity \"CAM_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711998680409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop_4bit D_Flip_Flop_4bit:reg0 " "Elaborating entity \"D_Flip_Flop_4bit\" for hierarchy \"D_Flip_Flop_4bit:reg0\"" {  } { { "CAM.sv" "reg0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998680441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_ports_cam read_ports_cam:read1 " "Elaborating entity \"read_ports_cam\" for hierarchy \"read_ports_cam:read1\"" {  } { { "CAM.sv" "read1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998680457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup read_ports_cam:read1\|Lookup:l0 " "Elaborating entity \"Lookup\" for hierarchy \"read_ports_cam:read1\|Lookup:l0\"" {  } { { "read_ports_cam.sv" "l0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998680488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowest_priority_encoder read_ports_cam:read1\|lowest_priority_encoder:lpe1 " "Elaborating entity \"lowest_priority_encoder\" for hierarchy \"read_ports_cam:read1\|lowest_priority_encoder:lpe1\"" {  } { { "read_ports_cam.sv" "lpe1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998680504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_enc read_ports_cam:read1\|priority_enc:pe1 " "Elaborating entity \"priority_enc\" for hierarchy \"read_ports_cam:read1\|priority_enc:pe1\"" {  } { { "read_ports_cam.sv" "pe1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/read_ports_cam.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998680519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_port write_port:wp1 " "Elaborating entity \"write_port\" for hierarchy \"write_port:wp1\"" {  } { { "CAM.sv" "wp1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998680519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_to_8 write_port:wp1\|Decoder_3_to_8:my_decoder " "Elaborating entity \"Decoder_3_to_8\" for hierarchy \"write_port:wp1\|Decoder_3_to_8:my_decoder\"" {  } { { "write_port.sv" "my_decoder" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/write_port.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998680540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711998681341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/output_files/CAM_file.map.smsg " "Generated suppressed messages file C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/output_files/CAM_file.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711998681806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711998682324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711998682324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711998682591 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711998682591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711998682591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711998682591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711998682606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 14:11:22 2024 " "Processing ended: Mon Apr 01 14:11:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711998682606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711998682606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711998682606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711998682606 ""}
