<stg><name>Attention_layer</name>


<trans_list>

<trans id="619" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="16" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="18" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="42" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="43" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="45" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="69" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="70" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="71" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="72" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="74" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="77" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="109" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %max_Q_h = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="max_Q_h"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:1  %max_K_h = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="max_K_h"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="64">
<![CDATA[
:2  %q_Q_h_V = alloca [768 x i12], align 2

]]></Node>
<StgValue><ssdm name="q_Q_h_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="64">
<![CDATA[
:3  %q_K_h_V = alloca [768 x i12], align 2

]]></Node>
<StgValue><ssdm name="q_K_h_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %q_outp1 = alloca [144 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_outp1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v81_0 = phi i4 [ 0, %0 ], [ %v81, %2 ]

]]></Node>
<StgValue><ssdm name="v81_0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln145 = icmp eq i4 %v81_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v81 = add i4 %v81_0, 1

]]></Node>
<StgValue><ssdm name="v81"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln145, label %.preheader81.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln146 = zext i4 %v81_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %max_Q_h_addr = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="max_Q_h_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %max_Q_h_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader81.preheader:0  br label %.preheader81

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader81:0  %v83_0 = phi i4 [ %v83, %3 ], [ 0, %.preheader81.preheader ]

]]></Node>
<StgValue><ssdm name="v83_0"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader81:1  %icmp_ln149 = icmp eq i4 %v83_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader81:2  %empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader81:3  %v83 = add i4 %v83_0, 1

]]></Node>
<StgValue><ssdm name="v83"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader81:4  br i1 %icmp_ln149, label %.preheader80.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln150 = zext i4 %v83_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %max_K_h_addr = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="max_K_h_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %max_K_h_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader81

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.preheader:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader80:0  %v87_0 = phi i4 [ %v87, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]

]]></Node>
<StgValue><ssdm name="v87_0"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:1  %icmp_ln155 = icmp eq i4 %v87_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80:2  %empty_476 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:3  %v87 = add i4 %v87_0, 1

]]></Node>
<StgValue><ssdm name="v87"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80:4  br i1 %icmp_ln155, label %.preheader78.preheader, label %.preheader79.preheader

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader79.preheader:0  %tmp_111 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v87_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
.preheader79.preheader:1  %zext_ln157 = zext i8 %tmp_111 to i9

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader79.preheader:2  %tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v87_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="6">
<![CDATA[
.preheader79.preheader:3  %zext_ln157_7 = zext i6 %tmp_112 to i9

]]></Node>
<StgValue><ssdm name="zext_ln157_7"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader79.preheader:4  %sub_ln157 = sub i9 %zext_ln157, %zext_ln157_7

]]></Node>
<StgValue><ssdm name="sub_ln157"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.preheader:5  br label %.preheader79

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader78.preheader:0  br label %.preheader78

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader79:0  %v88_0 = phi i4 [ %v88, %4 ], [ 0, %.preheader79.preheader ]

]]></Node>
<StgValue><ssdm name="v88_0"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader79:1  %icmp_ln156 = icmp eq i4 %v88_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79:2  %empty_477 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader79:3  %v88 = add i4 %v88_0, 1

]]></Node>
<StgValue><ssdm name="v88"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79:4  br i1 %icmp_ln156, label %.preheader80.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln157_8 = zext i4 %v88_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln157_8"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln157 = add i9 %sub_ln157, %zext_ln157_8

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
:2  %sext_ln157 = sext i9 %add_ln157 to i64

]]></Node>
<StgValue><ssdm name="sext_ln157"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_outp1_addr = getelementptr [144 x i32]* %q_outp1, i64 0, i64 %sext_ln157

]]></Node>
<StgValue><ssdm name="q_outp1_addr"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store i32 0, i32* %q_outp1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader79

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.loopexit:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader78:0  %i6_0 = phi i4 [ %i6, %l_max_Q_h_i6_end ], [ 0, %.preheader78.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader78:1  %icmp_ln160 = icmp eq i4 %i6_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader78:2  %empty_478 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader78:3  %i6 = add i4 %i6_0, 1

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader78:4  br i1 %icmp_ln160, label %.preheader77.preheader, label %l_max_Q_h_i6_begin

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_max_Q_h_i6_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_max_Q_h_i6_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="4">
<![CDATA[
l_max_Q_h_i6_begin:2  %zext_ln162 = zext i4 %i6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_max_Q_h_i6_begin:3  %tmp_113 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i6_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="10">
<![CDATA[
l_max_Q_h_i6_begin:4  %zext_ln173 = zext i10 %tmp_113 to i11

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_max_Q_h_i6_begin:5  %max_Q_h_addr_1 = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="max_Q_h_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
l_max_Q_h_i6_begin:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader77.preheader:0  br label %.preheader77

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j6_0 = phi i7 [ 0, %l_max_Q_h_i6_begin ], [ %j6, %11 ]

]]></Node>
<StgValue><ssdm name="j6_0"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln161 = icmp eq i7 %j6_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_479 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j6 = add i7 %j6_0, 1

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln161, label %l_max_Q_h_i6_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln162_1 = zext i7 %j6_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln162 = add i11 %zext_ln173, %zext_ln162_1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln162_2 = zext i11 %add_ln162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v77_addr = getelementptr [768 x float]* %v77, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="v77_addr"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
:5  %v91 = load float* %v77_addr, align 4

]]></Node>
<StgValue><ssdm name="v91"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_max_Q_h_i6_end:0  %empty_480 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
l_max_Q_h_i6_end:1  br label %.preheader78

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="185" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
:5  %v91 = load float* %v77_addr, align 4

]]></Node>
<StgValue><ssdm name="v91"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_79 = fcmp oge float %v91, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
:14  %v93 = load float* %max_Q_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v93"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln163 = bitcast float %v91 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln163"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln163, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="32">
<![CDATA[
:8  %trunc_ln163 = trunc i32 %bitcast_ln163 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln163 = icmp ne i8 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %icmp_ln163_1 = icmp eq i23 %trunc_ln163, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln163 = or i1 %icmp_ln163_1, %icmp_ln163

]]></Node>
<StgValue><ssdm name="or_ln163"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_79 = fcmp oge float %v91, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln163 = and i1 %or_ln163, %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln163"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
:14  %v93 = load float* %max_Q_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v93"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %and_ln163, label %7, label %9

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %xor_ln175 = xor i32 %bitcast_ln163, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln175"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:1  %v99 = bitcast i32 %xor_ln175 to float

]]></Node>
<StgValue><ssdm name="v99"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln176 = bitcast float %v93 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln176"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln176, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="32">
<![CDATA[
:4  %trunc_ln176 = trunc i32 %bitcast_ln176 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln176"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln175, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln176 = icmp ne i8 %tmp_82, -1

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln176_1 = icmp eq i23 %trunc_ln176, 0

]]></Node>
<StgValue><ssdm name="icmp_ln176_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln176_2 = icmp ne i8 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln176_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_84 = fcmp olt float %v93, %v99

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln167 = bitcast float %v93 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln167"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln167, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln167 = trunc i32 %bitcast_ln167 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln167 = icmp ne i8 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln167_1 = icmp eq i23 %trunc_ln167, 0

]]></Node>
<StgValue><ssdm name="icmp_ln167_1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_81 = fcmp olt float %v93, %v91

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="215" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln176 = or i1 %icmp_ln176_1, %icmp_ln176

]]></Node>
<StgValue><ssdm name="or_ln176"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln176_1 = or i1 %icmp_ln163_1, %icmp_ln176_2

]]></Node>
<StgValue><ssdm name="or_ln176_1"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln176 = and i1 %or_ln176, %or_ln176_1

]]></Node>
<StgValue><ssdm name="and_ln176"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_84 = fcmp olt float %v93, %v99

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %v100 = and i1 %and_ln176, %tmp_84

]]></Node>
<StgValue><ssdm name="v100"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %v100, label %10, label %._crit_edge82

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="v100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v99, float* %max_Q_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
<literal name="v100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge82

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge82:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln167 = or i1 %icmp_ln167_1, %icmp_ln167

]]></Node>
<StgValue><ssdm name="or_ln167"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_81 = fcmp olt float %v93, %v91

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %v95 = and i1 %or_ln167, %tmp_81

]]></Node>
<StgValue><ssdm name="v95"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %v95, label %8, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="v95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v91, float* %max_Q_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
<literal name="v95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader77:0  %i7_0 = phi i4 [ %i7, %l_max_K_h_i7_end ], [ 0, %.preheader77.preheader ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader77:1  %icmp_ln185 = icmp eq i4 %i7_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader77:2  %empty_481 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader77:3  %i7 = add i4 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader77:4  br i1 %icmp_ln185, label %.preheader76.preheader, label %l_max_K_h_i7_begin

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_max_K_h_i7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln185"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_max_K_h_i7_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="4">
<![CDATA[
l_max_K_h_i7_begin:2  %zext_ln187 = zext i4 %i7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_max_K_h_i7_begin:3  %tmp_114 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i7_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="10">
<![CDATA[
l_max_K_h_i7_begin:4  %zext_ln198 = zext i10 %tmp_114 to i11

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_max_K_h_i7_begin:5  %max_K_h_addr_1 = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="max_K_h_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
l_max_K_h_i7_begin:6  br label %12

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:0  br label %.preheader76

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j7_0 = phi i7 [ 0, %l_max_K_h_i7_begin ], [ %j7, %18 ]

]]></Node>
<StgValue><ssdm name="j7_0"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln186 = icmp eq i7 %j7_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_482 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j7 = add i7 %j7_0, 1

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln186, label %l_max_K_h_i7_end, label %13

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln187_1 = zext i7 %j7_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln187_1"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln187 = add i11 %zext_ln198, %zext_ln187_1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln187_2 = zext i11 %add_ln187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln187_2"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v78_addr = getelementptr [768 x float]* %v78, i64 0, i64 %zext_ln187_2

]]></Node>
<StgValue><ssdm name="v78_addr"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
:5  %v105 = load float* %v78_addr, align 4

]]></Node>
<StgValue><ssdm name="v105"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_max_K_h_i7_end:0  %empty_483 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
l_max_K_h_i7_end:1  br label %.preheader77

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="257" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
:5  %v105 = load float* %v78_addr, align 4

]]></Node>
<StgValue><ssdm name="v105"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_86 = fcmp oge float %v105, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
:14  %v107 = load float* %max_K_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v107"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln188 = bitcast float %v105 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln188"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln188, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="32">
<![CDATA[
:8  %trunc_ln188 = trunc i32 %bitcast_ln188 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln188 = icmp ne i8 %tmp_85, -1

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %icmp_ln188_1 = icmp eq i23 %trunc_ln188, 0

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln188 = or i1 %icmp_ln188_1, %icmp_ln188

]]></Node>
<StgValue><ssdm name="or_ln188"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_86 = fcmp oge float %v105, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln188 = and i1 %or_ln188, %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln188"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
:14  %v107 = load float* %max_K_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v107"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %and_ln188, label %14, label %16

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %xor_ln200 = xor i32 %bitcast_ln188, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln200"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:1  %v113 = bitcast i32 %xor_ln200 to float

]]></Node>
<StgValue><ssdm name="v113"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln201 = bitcast float %v107 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln201"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="32">
<![CDATA[
:4  %trunc_ln201 = trunc i32 %bitcast_ln201 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln200, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln201 = icmp ne i8 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0

]]></Node>
<StgValue><ssdm name="icmp_ln201_1"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln201_2 = icmp ne i8 %tmp_90, -1

]]></Node>
<StgValue><ssdm name="icmp_ln201_2"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_91 = fcmp olt float %v107, %v113

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln192 = bitcast float %v107 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln192"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln192, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln192 = trunc i32 %bitcast_ln192 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln192 = icmp ne i8 %tmp_87, -1

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln192_1 = icmp eq i23 %trunc_ln192, 0

]]></Node>
<StgValue><ssdm name="icmp_ln192_1"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_88 = fcmp olt float %v107, %v105

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="287" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201

]]></Node>
<StgValue><ssdm name="or_ln201"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln201_1 = or i1 %icmp_ln188_1, %icmp_ln201_2

]]></Node>
<StgValue><ssdm name="or_ln201_1"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln201 = and i1 %or_ln201, %or_ln201_1

]]></Node>
<StgValue><ssdm name="and_ln201"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_91 = fcmp olt float %v107, %v113

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %v114 = and i1 %and_ln201, %tmp_91

]]></Node>
<StgValue><ssdm name="v114"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %v114, label %17, label %._crit_edge84

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
<literal name="v114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v113, float* %max_K_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
<literal name="v114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge84

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge84:0  br label %18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln192 = or i1 %icmp_ln192_1, %icmp_ln192

]]></Node>
<StgValue><ssdm name="or_ln192"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_88 = fcmp olt float %v107, %v105

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %v109 = and i1 %or_ln192, %tmp_88

]]></Node>
<StgValue><ssdm name="v109"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %v109, label %15, label %._crit_edge83

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="v109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v105, float* %max_K_h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="v109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge83

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83:0  br label %18

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader76:0  %i8_0 = phi i4 [ %i8, %l_Q_h_to_int_i8_end ], [ 0, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="i8_0"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:1  %icmp_ln210 = icmp eq i4 %i8_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:2  %empty_484 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:3  %i8 = add i4 %i8_0, 1

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:4  br i1 %icmp_ln210, label %.preheader75.preheader, label %l_Q_h_to_int_i8_begin

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="4">
<![CDATA[
l_Q_h_to_int_i8_begin:2  %zext_ln212 = zext i4 %i8_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_Q_h_to_int_i8_begin:5  %max_Q_h_addr_2 = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="max_Q_h_addr_2"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
l_Q_h_to_int_i8_begin:6  %v121 = load float* %max_Q_h_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v121"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:0  br label %.preheader75

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_Q_h_to_int_i8_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_Q_h_to_int_i8_begin:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_Q_h_to_int_i8_begin:3  %tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i8_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="10">
<![CDATA[
l_Q_h_to_int_i8_begin:4  %zext_ln214 = zext i10 %tmp_115 to i11

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
l_Q_h_to_int_i8_begin:6  %v121 = load float* %max_Q_h_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v121"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
l_Q_h_to_int_i8_begin:7  br label %19

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j8_0 = phi i7 [ 0, %l_Q_h_to_int_i8_begin ], [ %j8, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j8_0"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln211 = icmp eq i7 %j8_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_485 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j8 = add i7 %j8_0, 1

]]></Node>
<StgValue><ssdm name="j8"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln211, label %l_Q_h_to_int_i8_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="7">
<![CDATA[
_ifconv:1  %zext_ln212_1 = zext i7 %j8_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:2  %add_ln212 = add i11 %zext_ln214, %zext_ln212_1

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:3  %zext_ln212_2 = zext i11 %add_ln212 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_2"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %v77_addr_1 = getelementptr [768 x float]* %v77, i64 0, i64 %zext_ln212_2

]]></Node>
<StgValue><ssdm name="v77_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:6  %v119 = load float* %v77_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v119"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_Q_h_to_int_i8_end:0  %empty_486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str17, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
l_Q_h_to_int_i8_end:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="331" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:6  %v119 = load float* %v77_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v119"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="332" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v120 = fmul float %v119, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v120"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="333" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v120 = fmul float %v119, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v120"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="334" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v120 = fmul float %v119, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v120"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="335" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v120 = fmul float %v119, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v120"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="336" st_id="24" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="337" st_id="25" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="338" st_id="26" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="339" st_id="27" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="340" st_id="28" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="341" st_id="29" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="342" st_id="30" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="343" st_id="31" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="344" st_id="32" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="345" st_id="33" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="346" st_id="34" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="347" st_id="35" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="348" st_id="36" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="349" st_id="37" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="350" st_id="38" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="351" st_id="39" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v122 = fdiv float %v120, %v121

]]></Node>
<StgValue><ssdm name="v122"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="352" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:9  %reg_V = bitcast float %v122 to i32

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="353" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:10  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="354" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Result_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="355" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="356" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:13  %exp_V = zext i8 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="357" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:14  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="358" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="32">
<![CDATA[
_ifconv:15  %v123_V = trunc i32 %reg_V to i12

]]></Node>
<StgValue><ssdm name="v123_V"/></StgValue>
</operation>

<operation id="359" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:16  %tmp_36 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="360" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:17  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="361" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:18  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:19  %sext_ln281 = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20  %icmp_ln282 = icmp eq i8 %p_Result_s, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:21  %icmp_ln284 = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:22  %icmp_ln285 = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="366" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:23  %sh_amt_16 = sub i9 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_16"/></StgValue>
</operation>

<operation id="367" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:25  %icmp_ln295 = icmp slt i9 %sh_amt_16, 12

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="368" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:26  %lshr_ln286 = lshr i24 %tmp_36, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="369" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="24">
<![CDATA[
_ifconv:27  %v123_V_1 = trunc i24 %lshr_ln286 to i12

]]></Node>
<StgValue><ssdm name="v123_V_1"/></StgValue>
</operation>

<operation id="370" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="371" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %and_ln284 = and i1 %icmp_ln284, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %and_ln285 = and i1 %and_ln284, %icmp_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="374" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:36  %v123_V_3 = select i1 %and_ln285, i12 %v123_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v123_V_3"/></StgValue>
</operation>

<operation id="375" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="376" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %xor_ln284 = xor i1 %or_ln284, true

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %and_ln295 = and i1 %icmp_ln295, %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="378" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:24  %sext_ln294 = sext i9 %sh_amt_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="379" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="380" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:29  %select_ln288 = select i1 %tmp_93, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="381" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="32">
<![CDATA[
_ifconv:30  %sext_ln294cast = trunc i32 %sext_ln294 to i12

]]></Node>
<StgValue><ssdm name="sext_ln294cast"/></StgValue>
</operation>

<operation id="382" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:31  %shl_ln297 = shl i12 %v123_V, %sext_ln294cast

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:40  %v123_V_4 = select i1 %and_ln295, i12 %shl_ln297, i12 %v123_V_3

]]></Node>
<StgValue><ssdm name="v123_V_4"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:41  %v123_V_5 = select i1 %icmp_ln278, i12 0, i12 %v123_V_4

]]></Node>
<StgValue><ssdm name="v123_V_5"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %xor_ln285 = xor i1 %icmp_ln285, true

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %and_ln285_16 = and i1 %and_ln284, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_16"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:44  %v123_V_6 = select i1 %and_ln285_16, i12 %select_ln288, i12 %v123_V_5

]]></Node>
<StgValue><ssdm name="v123_V_6"/></StgValue>
</operation>

<operation id="388" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="389" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="390" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:47  %v123_V_7 = select i1 %and_ln282, i12 %v123_V, i12 %v123_V_6

]]></Node>
<StgValue><ssdm name="v123_V_7"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:48  %v123_V_8 = sub i12 0, %v123_V_7

]]></Node>
<StgValue><ssdm name="v123_V_8"/></StgValue>
</operation>

<operation id="392" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:49  %v123_V_9 = select i1 %p_Result_89, i12 %v123_V_8, i12 %v123_V_7

]]></Node>
<StgValue><ssdm name="v123_V_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="393" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln211"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %q_Q_h_V_addr_1 = getelementptr [768 x i12]* %q_Q_h_V, i64 0, i64 %zext_ln212_2

]]></Node>
<StgValue><ssdm name="q_Q_h_V_addr_1"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ifconv:50  store i12 %v123_V_9, i12* %q_Q_h_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:51  br label %19

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="397" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader75:0  %i9_0 = phi i4 [ %i9, %l_K_h_to_int_i9_end ], [ 0, %.preheader75.preheader ]

]]></Node>
<StgValue><ssdm name="i9_0"/></StgValue>
</operation>

<operation id="398" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader75:1  %icmp_ln220 = icmp eq i4 %i9_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="399" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:2  %empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="400" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader75:3  %i9 = add i4 %i9_0, 1

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="401" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:4  br i1 %icmp_ln220, label %.preheader74.preheader, label %l_K_h_to_int_i9_begin

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="402" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="4">
<![CDATA[
l_K_h_to_int_i9_begin:2  %zext_ln222 = zext i4 %i9_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="403" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_K_h_to_int_i9_begin:5  %max_K_h_addr_2 = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="max_K_h_addr_2"/></StgValue>
</operation>

<operation id="404" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
l_K_h_to_int_i9_begin:6  %v128 = load float* %max_K_h_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>

<operation id="405" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="406" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_K_h_to_int_i9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="407" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_K_h_to_int_i9_begin:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_K_h_to_int_i9_begin:3  %tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i9_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="409" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="10">
<![CDATA[
l_K_h_to_int_i9_begin:4  %zext_ln224 = zext i10 %tmp_116 to i11

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="410" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
l_K_h_to_int_i9_begin:6  %v128 = load float* %max_K_h_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>

<operation id="411" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
l_K_h_to_int_i9_begin:7  br label %20

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j9_0 = phi i7 [ 0, %l_K_h_to_int_i9_begin ], [ %j9, %_ifconv24 ]

]]></Node>
<StgValue><ssdm name="j9_0"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln221 = icmp eq i7 %j9_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_488 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j9 = add i7 %j9_0, 1

]]></Node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln221, label %l_K_h_to_int_i9_end, label %_ifconv24

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="7">
<![CDATA[
_ifconv24:1  %zext_ln222_1 = zext i7 %j9_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln222_1"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv24:2  %add_ln222 = add i11 %zext_ln224, %zext_ln222_1

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="11">
<![CDATA[
_ifconv24:3  %zext_ln222_2 = zext i11 %add_ln222 to i64

]]></Node>
<StgValue><ssdm name="zext_ln222_2"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:4  %v78_addr_1 = getelementptr [768 x float]* %v78, i64 0, i64 %zext_ln222_2

]]></Node>
<StgValue><ssdm name="v78_addr_1"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
_ifconv24:6  %v126 = load float* %v78_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v126"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_K_h_to_int_i9_end:0  %empty_490 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str19, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
l_K_h_to_int_i9_end:1  br label %.preheader75

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="424" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
_ifconv24:6  %v126 = load float* %v78_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v126"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="425" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v127 = fmul float %v126, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="426" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v127 = fmul float %v126, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="427" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v127 = fmul float %v126, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="428" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v127 = fmul float %v126, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="429" st_id="51" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="430" st_id="52" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="431" st_id="53" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="432" st_id="54" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="433" st_id="55" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="434" st_id="56" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="435" st_id="57" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="436" st_id="58" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="437" st_id="59" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="438" st_id="60" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="439" st_id="61" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="440" st_id="62" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="441" st_id="63" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="442" st_id="64" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="443" st_id="65" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="444" st_id="66" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v129 = fdiv float %v127, %v128

]]></Node>
<StgValue><ssdm name="v129"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="445" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:9  %reg_V_6 = bitcast float %v129 to i32

]]></Node>
<StgValue><ssdm name="reg_V_6"/></StgValue>
</operation>

<operation id="446" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="31" op_0_bw="32">
<![CDATA[
_ifconv24:10  %trunc_ln262_6 = trunc i32 %reg_V_6 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262_6"/></StgValue>
</operation>

<operation id="447" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:11  %p_Result_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_6, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="448" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:12  %p_Result_s_489 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s_489"/></StgValue>
</operation>

<operation id="449" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8">
<![CDATA[
_ifconv24:13  %exp_V_6 = zext i8 %p_Result_s_489 to i9

]]></Node>
<StgValue><ssdm name="exp_V_6"/></StgValue>
</operation>

<operation id="450" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="32">
<![CDATA[
_ifconv24:14  %trunc_ln270_6 = trunc i32 %reg_V_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_6"/></StgValue>
</operation>

<operation id="451" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32">
<![CDATA[
_ifconv24:15  %v130_V = trunc i32 %reg_V_6 to i12

]]></Node>
<StgValue><ssdm name="v130_V"/></StgValue>
</operation>

<operation id="452" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv24:16  %tmp_38 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_6)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="453" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv24:17  %icmp_ln278_6 = icmp eq i31 %trunc_ln262_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_6"/></StgValue>
</operation>

<operation id="454" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:18  %sh_amt_17 = sub i9 150, %exp_V_6

]]></Node>
<StgValue><ssdm name="sh_amt_17"/></StgValue>
</operation>

<operation id="455" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="9">
<![CDATA[
_ifconv24:19  %sext_ln281_6 = sext i9 %sh_amt_17 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_6"/></StgValue>
</operation>

<operation id="456" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:20  %icmp_ln282_6 = icmp eq i8 %p_Result_s_489, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_6"/></StgValue>
</operation>

<operation id="457" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:21  %icmp_ln284_6 = icmp sgt i9 %sh_amt_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_6"/></StgValue>
</operation>

<operation id="458" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:22  %icmp_ln285_6 = icmp slt i9 %sh_amt_17, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_6"/></StgValue>
</operation>

<operation id="459" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:23  %sh_amt_18 = sub i9 0, %sh_amt_17

]]></Node>
<StgValue><ssdm name="sh_amt_18"/></StgValue>
</operation>

<operation id="460" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:25  %icmp_ln295_6 = icmp slt i9 %sh_amt_18, 12

]]></Node>
<StgValue><ssdm name="icmp_ln295_6"/></StgValue>
</operation>

<operation id="461" st_id="67" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv24:26  %lshr_ln286_6 = lshr i24 %tmp_38, %sext_ln281_6

]]></Node>
<StgValue><ssdm name="lshr_ln286_6"/></StgValue>
</operation>

<operation id="462" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="24">
<![CDATA[
_ifconv24:27  %v130_V_1 = trunc i24 %lshr_ln286_6 to i12

]]></Node>
<StgValue><ssdm name="v130_V_1"/></StgValue>
</operation>

<operation id="463" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:32  %or_ln282_6 = or i1 %icmp_ln278_6, %icmp_ln282_6

]]></Node>
<StgValue><ssdm name="or_ln282_6"/></StgValue>
</operation>

<operation id="464" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:33  %xor_ln282_6 = xor i1 %or_ln282_6, true

]]></Node>
<StgValue><ssdm name="xor_ln282_6"/></StgValue>
</operation>

<operation id="465" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:34  %and_ln284_6 = and i1 %icmp_ln284_6, %xor_ln282_6

]]></Node>
<StgValue><ssdm name="and_ln284_6"/></StgValue>
</operation>

<operation id="466" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:35  %and_ln285_17 = and i1 %and_ln284_6, %icmp_ln285_6

]]></Node>
<StgValue><ssdm name="and_ln285_17"/></StgValue>
</operation>

<operation id="467" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:36  %v130_V_3 = select i1 %and_ln285_17, i12 %v130_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v130_V_3"/></StgValue>
</operation>

<operation id="468" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:37  %or_ln284_6 = or i1 %or_ln282_6, %icmp_ln284_6

]]></Node>
<StgValue><ssdm name="or_ln284_6"/></StgValue>
</operation>

<operation id="469" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:38  %xor_ln284_6 = xor i1 %or_ln284_6, true

]]></Node>
<StgValue><ssdm name="xor_ln284_6"/></StgValue>
</operation>

<operation id="470" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:39  %and_ln295_6 = and i1 %icmp_ln295_6, %xor_ln284_6

]]></Node>
<StgValue><ssdm name="and_ln295_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="471" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_6" val="1"/>
<literal name="icmp_ln278_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
_ifconv24:24  %sext_ln294_6 = sext i9 %sh_amt_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294_6"/></StgValue>
</operation>

<operation id="472" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:28  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="473" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:29  %select_ln288_6 = select i1 %tmp_95, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln288_6"/></StgValue>
</operation>

<operation id="474" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_6" val="1"/>
<literal name="icmp_ln278_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="32">
<![CDATA[
_ifconv24:30  %sext_ln294_6cast = trunc i32 %sext_ln294_6 to i12

]]></Node>
<StgValue><ssdm name="sext_ln294_6cast"/></StgValue>
</operation>

<operation id="475" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_6" val="1"/>
<literal name="icmp_ln278_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:31  %shl_ln297_6 = shl i12 %v130_V, %sext_ln294_6cast

]]></Node>
<StgValue><ssdm name="shl_ln297_6"/></StgValue>
</operation>

<operation id="476" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:40  %v130_V_4 = select i1 %and_ln295_6, i12 %shl_ln297_6, i12 %v130_V_3

]]></Node>
<StgValue><ssdm name="v130_V_4"/></StgValue>
</operation>

<operation id="477" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:41  %v130_V_5 = select i1 %icmp_ln278_6, i12 0, i12 %v130_V_4

]]></Node>
<StgValue><ssdm name="v130_V_5"/></StgValue>
</operation>

<operation id="478" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:42  %xor_ln285_6 = xor i1 %icmp_ln285_6, true

]]></Node>
<StgValue><ssdm name="xor_ln285_6"/></StgValue>
</operation>

<operation id="479" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:43  %and_ln285_18 = and i1 %and_ln284_6, %xor_ln285_6

]]></Node>
<StgValue><ssdm name="and_ln285_18"/></StgValue>
</operation>

<operation id="480" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:44  %v130_V_6 = select i1 %and_ln285_18, i12 %select_ln288_6, i12 %v130_V_5

]]></Node>
<StgValue><ssdm name="v130_V_6"/></StgValue>
</operation>

<operation id="481" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:45  %xor_ln278_6 = xor i1 %icmp_ln278_6, true

]]></Node>
<StgValue><ssdm name="xor_ln278_6"/></StgValue>
</operation>

<operation id="482" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:46  %and_ln282_6 = and i1 %icmp_ln282_6, %xor_ln278_6

]]></Node>
<StgValue><ssdm name="and_ln282_6"/></StgValue>
</operation>

<operation id="483" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:47  %v130_V_7 = select i1 %and_ln282_6, i12 %v130_V, i12 %v130_V_6

]]></Node>
<StgValue><ssdm name="v130_V_7"/></StgValue>
</operation>

<operation id="484" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:48  %v130_V_8 = sub i12 0, %v130_V_7

]]></Node>
<StgValue><ssdm name="v130_V_8"/></StgValue>
</operation>

<operation id="485" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:49  %v130_V_9 = select i1 %p_Result_90, i12 %v130_V_8, i12 %v130_V_7

]]></Node>
<StgValue><ssdm name="v130_V_9"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="486" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv24:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln221"/></StgValue>
</operation>

<operation id="487" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:5  %q_K_h_V_addr_1 = getelementptr [768 x i12]* %q_K_h_V, i64 0, i64 %zext_ln222_2

]]></Node>
<StgValue><ssdm name="q_K_h_V_addr_1"/></StgValue>
</operation>

<operation id="488" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ifconv24:50  store i12 %v130_V_9, i12* %q_K_h_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="489" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:51  br label %20

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="490" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader74:0  %i10_0 = phi i4 [ %i10, %l_gemm_i10_end ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="491" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:1  %icmp_ln230 = icmp eq i4 %i10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="492" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:2  %empty_491 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="493" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:3  %i10 = add i4 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="494" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:4  br i1 %icmp_ln230, label %.preheader.preheader, label %l_gemm_i10_begin

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="495" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_gemm_i10_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln230"/></StgValue>
</operation>

<operation id="496" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_gemm_i10_begin:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="497" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_gemm_i10_begin:2  %tmp_117 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i10_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="498" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="10">
<![CDATA[
l_gemm_i10_begin:3  %zext_ln238 = zext i10 %tmp_117 to i11

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="499" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_gemm_i10_begin:4  %tmp_118 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i10_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="500" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="8">
<![CDATA[
l_gemm_i10_begin:5  %zext_ln238_1 = zext i8 %tmp_118 to i9

]]></Node>
<StgValue><ssdm name="zext_ln238_1"/></StgValue>
</operation>

<operation id="501" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_gemm_i10_begin:6  %tmp_119 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i10_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="502" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="6">
<![CDATA[
l_gemm_i10_begin:7  %zext_ln238_2 = zext i6 %tmp_119 to i9

]]></Node>
<StgValue><ssdm name="zext_ln238_2"/></StgValue>
</operation>

<operation id="503" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_gemm_i10_begin:8  %sub_ln238 = sub i9 %zext_ln238_1, %zext_ln238_2

]]></Node>
<StgValue><ssdm name="sub_ln238"/></StgValue>
</operation>

<operation id="504" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i10_begin:9  br label %21

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="505" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="506" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j10_0 = phi i4 [ 0, %l_gemm_i10_begin ], [ %j10, %l_j10_end ]

]]></Node>
<StgValue><ssdm name="j10_0"/></StgValue>
</operation>

<operation id="507" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln231 = icmp eq i4 %j10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="508" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="509" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j10 = add i4 %j10_0, 1

]]></Node>
<StgValue><ssdm name="j10"/></StgValue>
</operation>

<operation id="510" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln231, label %l_gemm_i10_end, label %l_j10_begin

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="511" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j10_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln231"/></StgValue>
</operation>

<operation id="512" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j10_begin:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="513" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="4">
<![CDATA[
l_j10_begin:2  %zext_ln234 = zext i4 %j10_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="514" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_j10_begin:3  %tmp_122 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %j10_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="515" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="10">
<![CDATA[
l_j10_begin:4  %zext_ln238_3 = zext i10 %tmp_122 to i11

]]></Node>
<StgValue><ssdm name="zext_ln238_3"/></StgValue>
</operation>

<operation id="516" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_j10_begin:5  %add_ln238 = add i9 %zext_ln234, %sub_ln238

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="517" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="9">
<![CDATA[
l_j10_begin:6  %sext_ln238 = sext i9 %add_ln238 to i64

]]></Node>
<StgValue><ssdm name="sext_ln238"/></StgValue>
</operation>

<operation id="518" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j10_begin:7  %q_outp1_addr_1 = getelementptr [144 x i32]* %q_outp1, i64 0, i64 %sext_ln238

]]></Node>
<StgValue><ssdm name="q_outp1_addr_1"/></StgValue>
</operation>

<operation id="519" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
l_j10_begin:8  br label %22

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="520" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_gemm_i10_end:0  %empty_495 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str21, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="521" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i10_end:1  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="522" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %k1_0 = phi i7 [ 0, %l_j10_begin ], [ %k1, %23 ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="523" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln232 = icmp eq i7 %k1_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="524" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="525" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %k1 = add i7 %k1_0, 1

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="526" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln232, label %l_j10_end, label %23

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="527" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln233 = zext i7 %k1_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="528" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln233 = add i11 %zext_ln238, %zext_ln233

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="529" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln233_1 = zext i11 %add_ln233 to i64

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="530" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %q_Q_h_V_addr = getelementptr [768 x i12]* %q_Q_h_V, i64 0, i64 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="q_Q_h_V_addr"/></StgValue>
</operation>

<operation id="531" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln234 = add i11 %zext_ln238_3, %zext_ln233

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="532" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln234_1 = zext i11 %add_ln234 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_1"/></StgValue>
</operation>

<operation id="533" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %q_K_h_V_addr = getelementptr [768 x i12]* %q_K_h_V, i64 0, i64 %zext_ln234_1

]]></Node>
<StgValue><ssdm name="q_K_h_V_addr"/></StgValue>
</operation>

<operation id="534" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="10">
<![CDATA[
:8  %v134_V = load i12* %q_Q_h_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v134_V"/></StgValue>
</operation>

<operation id="535" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="10">
<![CDATA[
:9  %v135_V = load i12* %q_K_h_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v135_V"/></StgValue>
</operation>

<operation id="536" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="8">
<![CDATA[
:13  %v139 = load i32* %q_outp1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v139"/></StgValue>
</operation>

<operation id="537" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j10_end:0  %empty_494 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str22, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="538" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
l_j10_end:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="539" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="10">
<![CDATA[
:8  %v134_V = load i12* %q_Q_h_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v134_V"/></StgValue>
</operation>

<operation id="540" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="10">
<![CDATA[
:9  %v135_V = load i12* %q_K_h_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v135_V"/></StgValue>
</operation>

<operation id="541" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="8">
<![CDATA[
:13  %v139 = load i32* %q_outp1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v139"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="542" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln232"/></StgValue>
</operation>

<operation id="543" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="12">
<![CDATA[
:10  %sext_ln68 = sext i12 %v134_V to i24

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="544" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="12">
<![CDATA[
:11  %sext_ln68_6 = sext i12 %v135_V to i24

]]></Node>
<StgValue><ssdm name="sext_ln68_6"/></StgValue>
</operation>

<operation id="545" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:12  %v138_V = mul i24 %sext_ln68_6, %sext_ln68

]]></Node>
<StgValue><ssdm name="v138_V"/></StgValue>
</operation>

<operation id="546" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="24">
<![CDATA[
:14  %v140 = sext i24 %v138_V to i32

]]></Node>
<StgValue><ssdm name="v140"/></StgValue>
</operation>

<operation id="547" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %v141 = add nsw i32 %v140, %v139

]]></Node>
<StgValue><ssdm name="v141"/></StgValue>
</operation>

<operation id="548" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  store i32 %v141, i32* %q_outp1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="549" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %22

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="550" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i11_0 = phi i4 [ %i11, %l_outp_to_float_norm_i11_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i11_0"/></StgValue>
</operation>

<operation id="551" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln245 = icmp eq i4 %i11_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="552" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_496 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="553" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i11 = add i4 %i11_0, 1

]]></Node>
<StgValue><ssdm name="i11"/></StgValue>
</operation>

<operation id="554" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln245, label %26, label %l_outp_to_float_norm_i11_begin

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="555" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="4">
<![CDATA[
l_outp_to_float_norm_i11_begin:2  %zext_ln247 = zext i4 %i11_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="556" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_outp_to_float_norm_i11_begin:8  %max_Q_h_addr_3 = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="max_Q_h_addr_3"/></StgValue>
</operation>

<operation id="557" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
l_outp_to_float_norm_i11_begin:9  %v145 = load float* %max_Q_h_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v145"/></StgValue>
</operation>

<operation id="558" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln257"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="559" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_outp_to_float_norm_i11_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="560" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_outp_to_float_norm_i11_begin:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="561" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_outp_to_float_norm_i11_begin:3  %tmp_120 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i11_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="562" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="8">
<![CDATA[
l_outp_to_float_norm_i11_begin:4  %zext_ln254 = zext i8 %tmp_120 to i9

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="563" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_outp_to_float_norm_i11_begin:5  %tmp_121 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i11_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="564" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="6">
<![CDATA[
l_outp_to_float_norm_i11_begin:6  %zext_ln254_1 = zext i6 %tmp_121 to i9

]]></Node>
<StgValue><ssdm name="zext_ln254_1"/></StgValue>
</operation>

<operation id="565" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_outp_to_float_norm_i11_begin:7  %sub_ln254 = sub i9 %zext_ln254, %zext_ln254_1

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="566" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
l_outp_to_float_norm_i11_begin:9  %v145 = load float* %max_Q_h_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v145"/></StgValue>
</operation>

<operation id="567" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
l_outp_to_float_norm_i11_begin:10  br label %24

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="568" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j11_0 = phi i4 [ 0, %l_outp_to_float_norm_i11_begin ], [ %j11, %25 ]

]]></Node>
<StgValue><ssdm name="j11_0"/></StgValue>
</operation>

<operation id="569" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln246 = icmp eq i4 %j11_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="570" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_497 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="571" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j11 = add i4 %j11_0, 1

]]></Node>
<StgValue><ssdm name="j11"/></StgValue>
</operation>

<operation id="572" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln246, label %l_outp_to_float_norm_i11_end, label %25

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="573" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="4">
<![CDATA[
:2  %zext_ln254_2 = zext i4 %j11_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln254_2"/></StgValue>
</operation>

<operation id="574" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln254 = add i9 %sub_ln254, %zext_ln254_2

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="575" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="9">
<![CDATA[
:4  %sext_ln254 = sext i9 %add_ln254 to i64

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="576" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %q_outp1_addr_2 = getelementptr [144 x i32]* %q_outp1, i64 0, i64 %sext_ln254

]]></Node>
<StgValue><ssdm name="q_outp1_addr_2"/></StgValue>
</operation>

<operation id="577" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="8">
<![CDATA[
:7  %v144 = load i32* %q_outp1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>

<operation id="578" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_outp_to_float_norm_i11_end:0  %empty_498 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str24, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="579" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
l_outp_to_float_norm_i11_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="580" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="8">
<![CDATA[
:7  %v144 = load i32* %q_outp1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="581" st_id="79" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:8  %v146 = sitofp i32 %v144 to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="582" st_id="80" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:8  %v146 = sitofp i32 %v144 to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="583" st_id="81" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:8  %v146 = sitofp i32 %v144 to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="584" st_id="82" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:8  %v146 = sitofp i32 %v144 to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="585" st_id="83" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:8  %v146 = sitofp i32 %v144 to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="586" st_id="84" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:8  %v146 = sitofp i32 %v144 to float

]]></Node>
<StgValue><ssdm name="v146"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="587" st_id="85" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v147 = fmul float %v146, %v145

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="588" st_id="86" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v147 = fmul float %v146, %v145

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="589" st_id="87" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v147 = fmul float %v146, %v145

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="590" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln247_1 = zext i4 %j11_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="591" st_id="88" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v147 = fmul float %v146, %v145

]]></Node>
<StgValue><ssdm name="v147"/></StgValue>
</operation>

<operation id="592" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %max_K_h_addr_3 = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="max_K_h_addr_3"/></StgValue>
</operation>

<operation id="593" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
:11  %v148 = load float* %max_K_h_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="594" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
:11  %v148 = load float* %max_K_h_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>

<operation id="595" st_id="89" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v149 = fmul float %v147, %v148

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="596" st_id="90" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v149 = fmul float %v147, %v148

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="597" st_id="91" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v149 = fmul float %v147, %v148

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="598" st_id="92" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v149 = fmul float %v147, %v148

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="599" st_id="93" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="600" st_id="94" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="601" st_id="95" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="602" st_id="96" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="603" st_id="97" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="604" st_id="98" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="605" st_id="99" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="606" st_id="100" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="607" st_id="101" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="608" st_id="102" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="609" st_id="103" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="610" st_id="104" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="611" st_id="105" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="612" st_id="106" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="613" st_id="107" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="614" st_id="108" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v150 = fdiv float %v149, 0x417FF80080000000

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="615" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln246"/></StgValue>
</operation>

<operation id="616" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v79_addr = getelementptr [144 x float]* %v79, i64 0, i64 %sext_ln254

]]></Node>
<StgValue><ssdm name="v79_addr"/></StgValue>
</operation>

<operation id="617" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:14  store float %v150, float* %v79_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="618" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %24

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
