Summary of the contents of the PDK
How many layers does this technology has?
The technology stack consists of 5 metal layers
What are the devices that this technology support?
Resistors 
Capacitors
Diodes
Transistors (CMOS, PNP)
What are the rules that are available in the DRC?
Min spacing.
Min area.
Min width.
No overlapping.
The local interconnect wires should be restricted to an aspect ratio of 10:1.
For the layers in the pdk and their usage, I didn't find anything in the pdk I can get the information from.


