This project implements a 16-bit Ã— 16-bit Array Multiplier in Verilog. It includes:
-> RTL implementation of the multiplier
-> A Verilog testbench for functional verification
-> Simulation results using Vivado 2018

Project Structure
ğŸ“‚ array_multiplier.srcs/sources_1/new/ â†’ Contains the main Verilog code <br>
ğŸ“‚ array_multiplier.srcs/sim_1/new/ â†’ Contains the testbench file


Thnkyou!
