##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for uart_IntClock
		4.3::Critical Path Report for ultrasonic_uart_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
		5.2::Critical Path Report for (ultrasonic_uart_IntClock:R vs. ultrasonic_uart_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. ultrasonic_uart_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                 | Frequency: 28.47 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: uart_IntClock             | Frequency: 28.47 MHz  | Target: 0.92 MHz   | 
Clock: ultrasonic_uart_IntClock  | Frequency: 28.56 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 41666.7          8306        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 uart_IntClock             41666.7          6544        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 ultrasonic_uart_IntClock  41666.7          6650        N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock             uart_IntClock             1.08333e+006     1060534     N/A              N/A         N/A              N/A         N/A              N/A         
ultrasonic_uart_IntClock  ultrasonic_uart_IntClock  1.30417e+007     13017436    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
uart_tx(0)_PAD  37522         uart_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.47 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6544p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29913
-------------------------------------   ----- 
End-of-path arrival time (ps)           29913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell3        18338  18338   6544  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     5904  24242   6544  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27592   6544  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2321  29913   6544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 28.47 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6544p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29913
-------------------------------------   ----- 
End-of-path arrival time (ps)           29913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell3        18338  18338   6544  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     5904  24242   6544  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27592   6544  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2321  29913   6544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ultrasonic_uart_IntClock
******************************************************
Clock: ultrasonic_uart_IntClock
Frequency: 28.56 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6650p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29806
-------------------------------------   ----- 
End-of-path arrival time (ps)           29806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell6        18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5999  24152   6650  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  27502   6650  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2304  29806   6650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                      macrocell21     1250   1250  1060534  RISE       1
\uart:BUART:counter_load_not\/main_1           macrocell5      4370   5620  1060534  RISE       1
\uart:BUART:counter_load_not\/q                macrocell5      3350   8970  1060534  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2309  11279  1060534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (ultrasonic_uart_IntClock:R vs. ultrasonic_uart_IntClock:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017436p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12710
-------------------------------------   ----- 
End-of-path arrival time (ps)           12710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q                      macrocell46      1250   1250  13017436  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/main_0           macrocell27      5214   6464  13017436  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/q                macrocell27      3350   9814  13017436  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2896  12710  13017436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6544p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29913
-------------------------------------   ----- 
End-of-path arrival time (ps)           29913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell3        18338  18338   6544  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     5904  24242   6544  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27592   6544  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2321  29913   6544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. ultrasonic_uart_IntClock:R)
**************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6650p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29806
-------------------------------------   ----- 
End-of-path arrival time (ps)           29806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell6        18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5999  24152   6650  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  27502   6650  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2304  29806   6650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28271
-------------------------------------   ----- 
End-of-path arrival time (ps)           28271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3801  11941   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21651   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21651   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  24961   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  24961   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28271   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28271   8306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6544p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29913
-------------------------------------   ----- 
End-of-path arrival time (ps)           29913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell3        18338  18338   6544  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     5904  24242   6544  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27592   6544  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2321  29913   6544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6650p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29806
-------------------------------------   ----- 
End-of-path arrival time (ps)           29806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell6        18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5999  24152   6650  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  27502   6650  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2304  29806   6650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28271
-------------------------------------   ----- 
End-of-path arrival time (ps)           28271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3801  11941   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21651   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21651   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  24961   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  24961   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28271   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28271   8306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 11616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24961
-------------------------------------   ----- 
End-of-path arrival time (ps)           24961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3801  11941   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21651   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21651   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  24961   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  24961  11616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13915p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24242
-------------------------------------   ----- 
End-of-path arrival time (ps)           24242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell3      18338  18338   6544  RISE       1
MODIN1_0/main_0  macrocell1    5904  24242  13915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13915p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24242
-------------------------------------   ----- 
End-of-path arrival time (ps)           24242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell3      18338  18338   6544  RISE       1
MODIN1_1/main_0  macrocell2    5904  24242  13915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 13957p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24199
-------------------------------------   ----- 
End-of-path arrival time (ps)           24199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                iocell3      18338  18338   6544  RISE       1
\uart:BUART:rx_last\/main_0  macrocell9    5861  24199  13957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13957p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24199
-------------------------------------   ----- 
End-of-path arrival time (ps)           24199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell3      18338  18338   6544  RISE       1
\uart:BUART:rx_state_2\/main_0  macrocell13   5861  24199  13957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 14004p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24152
-------------------------------------   ----- 
End-of-path arrival time (ps)           24152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell6      18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_2  macrocell28   5999  24152  14004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_3
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 14004p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24152
-------------------------------------   ----- 
End-of-path arrival time (ps)           24152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell6      18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_3  macrocell29   5999  24152  14004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_8
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 14608p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23548
-------------------------------------   ----- 
End-of-path arrival time (ps)           23548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell6      18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_8  macrocell37   5395  23548  14608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 14608p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23548
-------------------------------------   ----- 
End-of-path arrival time (ps)           23548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell6      18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_6  macrocell40   5395  23548  14608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_last\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_last\/clock_0
Path slack     : 14618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23538
-------------------------------------   ----- 
End-of-path arrival time (ps)           23538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell6      18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:rx_last\/main_0  macrocell33   5385  23538  14618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_last\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_9
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 14618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23538
-------------------------------------   ----- 
End-of-path arrival time (ps)           23538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell6             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell6      18153  18153   6650  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_9  macrocell36   5385  23538  14618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 14811p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23345
-------------------------------------   ----- 
End-of-path arrival time (ps)           23345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell3      18338  18338   6544  RISE       1
\uart:BUART:rx_state_0\/main_0  macrocell12   5007  23345  14811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 14829p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23328
-------------------------------------   ----- 
End-of-path arrival time (ps)           23328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                    iocell3      18338  18338   6544  RISE       1
\uart:BUART:rx_status_3\/main_0  macrocell16   4990  23328  14829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 14926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21651
-------------------------------------   ----- 
End-of-path arrival time (ps)           21651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3801  11941   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21651   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21651  14926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18203p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11944
-------------------------------------   ----- 
End-of-path arrival time (ps)           11944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3804  11944  18203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3801  11941  18206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10724
-------------------------------------   ----- 
End-of-path arrival time (ps)           10724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2584  10724  19423  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19426p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2581  10721  19426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:nrstSts:stsreg\/status_0
Capture Clock  : \timer:TimerUDB:nrstSts:stsreg\/clock
Path slack     : 22537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17560
-------------------------------------   ----- 
End-of-path arrival time (ps)           17560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180   8306  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140   8306  RISE       1
\timer:TimerUDB:status_tc\/main_1         macrocell4      3815  11955  22537  RISE       1
\timer:TimerUDB:status_tc\/q              macrocell4      3350  15305  22537  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/status_0  statusicell1    2254  17560  22537  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 23660p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14814  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1            datapathcell3   3907   6487  23660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 23662p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14814  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1            datapathcell4   3905   6485  23662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 24712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14814  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1            datapathcell2   2854   5434  24712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 24714p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14814  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2853   5433  24714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                      macrocell21     1250   1250  1060534  RISE       1
\uart:BUART:counter_load_not\/main_1           macrocell5      4370   5620  1060534  RISE       1
\uart:BUART:counter_load_not\/q                macrocell5      3350   8970  1060534  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2309  11279  1060534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1061884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15159
-------------------------------------   ----- 
End-of-path arrival time (ps)           15159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1061884  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell20     3813   9493  1061884  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/q           macrocell20     3350  12843  1061884  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2317  15159  1061884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 1066729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15034
-------------------------------------   ----- 
End-of-path arrival time (ps)           15034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1066729  RISE       1
\uart:BUART:tx_status_0\/main_2                 macrocell24     4096   9376  1066729  RISE       1
\uart:BUART:tx_status_0\/q                      macrocell24     3350  12726  1066729  RISE       1
\uart:BUART:sTX:TxSts\/status_0                 statusicell3    2308  15034  1066729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q            macrocell13   1250   1250  1066891  RISE       1
\uart:BUART:rx_counter_load\/main_3  macrocell8    4690   5940  1066891  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell8    3350   9290  1066891  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2932  12222  1066891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1067893p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13870
-------------------------------------   ----- 
End-of-path arrival time (ps)           13870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  1067893  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell17     2923   8203  1067893  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell17     3350  11553  1067893  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell2    2317  13870  1067893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1069295p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069295  RISE       1
\uart:BUART:rx_state_2\/main_3   macrocell13   9278  10528  1069295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell7      1250   1250  1069295  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   6478   7728  1069305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069487p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q       macrocell6      1250   1250  1066893  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   6297   7547  1069487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 1069777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1061884  RISE       1
\uart:BUART:tx_bitclk\/main_0                 macrocell19     4367  10047  1069777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1070245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9578
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  1070245  RISE       1
\uart:BUART:txn\/main_3                macrocell26     2298   9578  1070245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell22     1250   1250  1062322  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   5143   6393  1070650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1070736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9087
-------------------------------------   ---- 
End-of-path arrival time (ps)           9087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell7    1250   1250  1069295  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell10   7837   9087  1070736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1070806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                      macrocell2    1250   1250  1067112  RISE       1
\uart:BUART:rx_state_0\/main_6  macrocell12   7768   9018  1070806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1071277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1066729  RISE       1
\uart:BUART:tx_state_0\/main_2                  macrocell21     3267   8547  1071277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1071382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                       macrocell2    1250   1250  1067112  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell16   7192   8442  1071382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell12     1250   1250  1067470  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   4162   5412  1071621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1071627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1067139  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell13   6947   8197  1071627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1071721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1066893  RISE       1
\uart:BUART:rx_state_3\/main_0      macrocell14   6852   8102  1071721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1071904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1066891  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell14   6669   7919  1071904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1072102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069295  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell14   6471   7721  1072102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1072192p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072192  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell10   5521   7631  1072192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072456p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell13   1250   1250  1066891  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell15   6117   7367  1072456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell21     1250   1250  1060534  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   3294   4544  1072500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1072580p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell14   1250   1250  1067139  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell10   5993   7243  1072580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q      macrocell6    1250   1250  1066893  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell15   5874   7124  1072699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1072721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7102
-------------------------------------   ---- 
End-of-path arrival time (ps)           7102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072192  RISE       1
\uart:BUART:rx_state_2\/main_8         macrocell13   4992   7102  1072721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1072836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6988
-------------------------------------   ---- 
End-of-path arrival time (ps)           6988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell12   1250   1250  1067470  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell10   5738   6988  1072836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1072840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1067470  RISE       1
\uart:BUART:rx_state_2\/main_2  macrocell13   5734   6984  1072840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1072866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069295  RISE       1
\uart:BUART:rx_state_0\/main_3   macrocell12   5707   6957  1072866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1072979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1067470  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell14   5594   6844  1072979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1073325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1066891  RISE       1
\uart:BUART:rx_state_0\/main_5  macrocell12   5248   6498  1073325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1073325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1066893  RISE       1
\uart:BUART:rx_state_0\/main_1      macrocell12   5248   6498  1073325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073407  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell10   4306   6416  1073407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1073411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073407  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell13   4302   6412  1073411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073417p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073417  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell10   4296   6406  1073417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1073423p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073417  RISE       1
\uart:BUART:rx_state_2\/main_9         macrocell13   4291   6401  1073423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1073895p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1067470  RISE       1
\uart:BUART:rx_state_0\/main_2  macrocell12   4678   5928  1073895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell12   1250   1250  1067470  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell15   4620   5870  1073954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1073988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell22   1250   1250  1062322  RISE       1
\uart:BUART:txn\/main_1    macrocell26   4585   5835  1073988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069295  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell16   4551   5801  1074022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell14   1250   1250  1067139  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell16   4450   5700  1074123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1067139  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell12   4440   5690  1074134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1074217p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5606
-------------------------------------   ---- 
End-of-path arrival time (ps)           5606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1060534  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell22   4356   5606  1074217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1066893  RISE       1
\uart:BUART:rx_status_3\/main_1     macrocell16   4246   5496  1074327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell13   1250   1250  1066891  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell16   4245   5495  1074328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell14   1250   1250  1067139  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell15   4169   5419  1074404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1062322  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell21   4145   5395  1074428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1074428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1062322  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell23   4145   5395  1074428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073407  RISE       1
\uart:BUART:rx_state_0\/main_8         macrocell12   3247   5357  1074467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074470p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072192  RISE       1
\uart:BUART:rx_state_0\/main_9         macrocell12   3243   5353  1074470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073417  RISE       1
\uart:BUART:rx_state_0\/main_10        macrocell12   3239   5349  1074474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1067112  RISE       1
MODIN1_1/main_3  macrocell2    4090   5340  1074483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1074742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061323  RISE       1
\uart:BUART:tx_state_1\/main_2  macrocell22   3832   5082  1074742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074891  RISE       1
MODIN1_0/main_1                        macrocell1    2822   4932  1074891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074891  RISE       1
MODIN1_1/main_1                        macrocell2    2822   4932  1074891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074892  RISE       1
MODIN1_0/main_2                        macrocell1    2822   4932  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074892  RISE       1
MODIN1_1/main_2                        macrocell2    2822   4932  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1074904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1061227  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell22   3669   4919  1074904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074892  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell7    2796   4906  1074917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074921p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074891  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell7    2793   4903  1074921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074967p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1067139  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell14   3607   4857  1074967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                      macrocell1    1250   1250  1068581  RISE       1
\uart:BUART:rx_state_0\/main_7  macrocell12   3539   4789  1075034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                       macrocell1    1250   1250  1068581  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell16   3425   4675  1075148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1060534  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell21   3287   4537  1075287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1060534  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell23   3287   4537  1075287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell21   1250   1250  1060534  RISE       1
\uart:BUART:txn\/main_2    macrocell26   3283   4533  1075290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell12   1250   1250  1067470  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell16   3240   4490  1075333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075385p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073407  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell14   2328   4438  1075385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072192  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell14   2325   4435  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075389  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell7    2324   4434  1075389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073417  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell14   2316   4426  1075397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell23   1250   1250  1061323  RISE       1
\uart:BUART:txn\/main_4    macrocell26   2916   4166  1075657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061323  RISE       1
\uart:BUART:tx_state_0\/main_3  macrocell21   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061323  RISE       1
\uart:BUART:tx_state_2\/main_2  macrocell23   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell13   1250   1250  1066891  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell10   2693   3943  1075881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1066893  RISE       1
\uart:BUART:rx_load_fifo\/main_0    macrocell10   2692   3942  1075881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1066893  RISE       1
\uart:BUART:rx_state_2\/main_1      macrocell13   2679   3929  1075894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1066891  RISE       1
\uart:BUART:rx_state_2\/main_5  macrocell13   2676   3926  1075898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1068581  RISE       1
MODIN1_0/main_3  macrocell1    2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1068581  RISE       1
MODIN1_1/main_4  macrocell2    2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1062322  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell22   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell19   1250   1250  1061227  RISE       1
\uart:BUART:txn\/main_5   macrocell26   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1061227  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell21   2580   3830  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1061227  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell23   2580   3830  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:txn\/q       macrocell26   1250   1250  1076272  RISE       1
\uart:BUART:txn\/main_0  macrocell26   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_last\/q          macrocell9    1250   1250  1076339  RISE       1
\uart:BUART:rx_state_2\/main_6  macrocell13   2235   3485  1076339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell10     1250   1250  1072022  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   3760   5010  1076393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1078196p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell16    1250   1250  1078196  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell2   2318   3568  1078196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017436p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12710
-------------------------------------   ----- 
End-of-path arrival time (ps)           12710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q                      macrocell46      1250   1250  13017436  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/main_0           macrocell27      5214   6464  13017436  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/q                macrocell27      3350   9814  13017436  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2896  12710  13017436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021260p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14117
-------------------------------------   ----- 
End-of-path arrival time (ps)           14117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13021260  RISE       1
\ultrasonic_uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell44      2791   8471  13021260  RISE       1
\ultrasonic_uart:BUART:tx_bitclk_enable_pre\/q           macrocell44      3350  11821  13021260  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell9    2296  14117  13021260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021425p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16021
-------------------------------------   ----- 
End-of-path arrival time (ps)           16021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q            macrocell36   1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:rx_counter_load\/main_1  macrocell32   9109  10359  13021425  RISE       1
\ultrasonic_uart:BUART:rx_counter_load\/q       macrocell32   3350  13709  13021425  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/load   count7cell    2313  16021  13021425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxSts\/clock
Path slack     : 13024062p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16035
-------------------------------------   ----- 
End-of-path arrival time (ps)           16035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13024062  RISE       1
\ultrasonic_uart:BUART:tx_status_0\/main_2                 macrocell48     5094  10374  13024062  RISE       1
\ultrasonic_uart:BUART:tx_status_0\/q                      macrocell48     3350  13724  13024062  RISE       1
\ultrasonic_uart:BUART:sTX:TxSts\/status_0                 statusicell5    2311  16035  13024062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxSts\/clock                    statusicell5        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13024430p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10937
-------------------------------------   ----- 
End-of-path arrival time (ps)           10937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q                macrocell36     1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   9687  10937  13024430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxSts\/clock
Path slack     : 13024703p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15394
-------------------------------------   ----- 
End-of-path arrival time (ps)           15394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  13024703  RISE       1
\ultrasonic_uart:BUART:rx_status_4\/main_1                 macrocell41     2288   7568  13024703  RISE       1
\ultrasonic_uart:BUART:rx_status_4\/q                      macrocell41     3350  10918  13024703  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/status_4                 statusicell4    4476  15394  13024703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/clock                    statusicell4        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13026825p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_1  macrocell38  10082  11332  13026825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13027229p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13024062  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_2                  macrocell45     5647  10927  13027229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13027232p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10925
-------------------------------------   ----- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q         macrocell36   1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_1  macrocell34   9675  10925  13027232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13027384p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10773
-------------------------------------   ----- 
End-of-path arrival time (ps)           10773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_1  macrocell37   9523  10773  13027384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13027384p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10773
-------------------------------------   ----- 
End-of-path arrival time (ps)           10773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q        macrocell36   1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_1  macrocell40   9523  10773  13027384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13028243p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_1  macrocell36   8664   9914  13028243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028331p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q                macrocell45     1250   1250  13019176  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   5796   7046  13028331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ultrasonic_uart:BUART:txn\/main_3
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13028576p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   7280   7280  13028576  RISE       1
\ultrasonic_uart:BUART:txn\/main_3                macrocell50     2301   9581  13028576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028726p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q                macrocell46     1250   1250  13017436  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   5401   6651  13028726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \ultrasonic_uart:BUART:tx_bitclk\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_bitclk\/clock_0
Path slack     : 13029702p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8455
-------------------------------------   ---- 
End-of-path arrival time (ps)           8455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13021260  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/main_0                 macrocell43      2775   8455  13029702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13030133p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13024135  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_4  macrocell37   6773   8023  13030133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13030133p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q        macrocell37   1250   1250  13024135  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_4  macrocell40   6773   8023  13030133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13030378p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13030378  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_6         macrocell38   5669   7779  13030378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13030384p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13030378  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_6         macrocell36   5663   7773  13030384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13030410p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13019176  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_1  macrocell46   6497   7747  13030410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_2
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13030424p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q  macrocell45   1250   1250  13019176  RISE       1
\ultrasonic_uart:BUART:txn\/main_2    macrocell50   6483   7733  13030424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13030507p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q         macrocell37   1250   1250  13024135  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_4  macrocell34   6400   7650  13030507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13030553p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q         macrocell38   1250   1250  13024728  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_3  macrocell34   6354   7604  13030553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13030618p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13017436  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_0  macrocell45   6289   7539  13030618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030678p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q               macrocell36   1250   1250  13021425  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_1  macrocell39   6228   7478  13030678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030884p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q       macrocell30     1250   1250  13027308  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   3233   4483  13030884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13030956p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13030378  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_6         macrocell37   5091   7201  13030956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13031072p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031072  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_5         macrocell37   4974   7084  13031072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13031138p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7019
-------------------------------------   ---- 
End-of-path arrival time (ps)           7019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13024135  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_4  macrocell38   5769   7019  13031138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031322p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  13031322  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   2795   4045  13031322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13031420p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13018118  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_3  macrocell45   5487   6737  13031420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13031488p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13017436  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_0  macrocell46   5418   6668  13031488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13031539p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031322  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_2   macrocell36   5368   6618  13031539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13031542p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13024135  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_4  macrocell36   5365   6615  13031542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13031655p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031072  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_5         macrocell38   4392   6502  13031655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13031663p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13019176  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_1  macrocell47   5244   6494  13031663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031697p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q               macrocell37   1250   1250  13024135  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_3  macrocell39   5210   6460  13031697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_4
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13031772p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13017499  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_4  macrocell45   5135   6385  13031772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13031931p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13024728  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_3  macrocell36   4976   6226  13031931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13031981p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q       macrocell29   1250   1250  13026905  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_5  macrocell40   4926   6176  13031981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032060p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031072  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_5         macrocell36   3987   6097  13032060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032080p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031322  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_2   macrocell38   4827   6077  13032080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032399p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027308  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_0      macrocell36   4508   5758  13032399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032399p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027308  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_0      macrocell38   4508   5758  13032399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032417p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q      macrocell30   1250   1250  13027308  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_0  macrocell39   4490   5740  13032417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032446p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032446  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_7         macrocell38   3600   5710  13032446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13032447p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13019176  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_1  macrocell45   4460   5710  13032447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032449p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032446  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_7         macrocell36   3598   5708  13032449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032463p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032446  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_7         macrocell37   3584   5694  13032463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032491p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13024728  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_3  macrocell37   4416   5666  13032491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13032491p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q        macrocell38   1250   1250  13024728  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_3  macrocell40   4416   5666  13032491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032537p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031322  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_2   macrocell37   4370   5620  13032537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13032537p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031322  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_2  macrocell40   4370   5620  13032537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_8
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032538p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q      macrocell29   1250   1250  13026905  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_8  macrocell36   4369   5619  13032538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_1
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13032807p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q  macrocell46   1250   1250  13017436  RISE       1
\ultrasonic_uart:BUART:txn\/main_1    macrocell50   4100   5350  13032807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13032809p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13017436  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_0  macrocell47   4098   5348  13032809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032935p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q               macrocell38   1250   1250  13024728  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_2  macrocell39   3971   5221  13032935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13033177p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027308  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_0      macrocell37   3729   4979  13033177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13033177p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027308  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_0     macrocell40   3729   4979  13033177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033422  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_1   macrocell31   2624   4734  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033424p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033424  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_0   macrocell31   2623   4733  13033424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13033433p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033422  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_1        macrocell28   2614   4724  13033433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_1
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13033433p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033422  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_1        macrocell29   2614   4724  13033433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13033436p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033424  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_0        macrocell28   2611   4721  13033436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_0
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13033436p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033424  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_0        macrocell29   2611   4721  13033436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13033475p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13024728  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_3  macrocell38   3432   4682  13033475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_10
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13027245  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_10  macrocell36   3404   4654  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13033514p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13027245  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_7  macrocell40   3393   4643  13033514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033680p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027308  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_0    macrocell34   3226   4476  13033680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033706p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031072  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_5       macrocell34   2340   4450  13033706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033724p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13030378  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_6       macrocell34   2323   4433  13033724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033725p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032446  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_7       macrocell34   2322   4432  13033725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033739p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033739  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_2   macrocell31   2307   4417  13033739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_4
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033805p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q  macrocell47   1250   1250  13018118  RISE       1
\ultrasonic_uart:BUART:txn\/main_4    macrocell50   3102   4352  13033805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033807p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13017499  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_3  macrocell47   3100   4350  13033807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13033807p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13018118  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_2  macrocell46   3100   4350  13033807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_5
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033808p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q  macrocell43   1250   1250  13017499  RISE       1
\ultrasonic_uart:BUART:txn\/main_5   macrocell50   3099   4349  13033808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13033946p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13017499  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_3  macrocell46   2961   4211  13033946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033952p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13018118  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_2  macrocell47   2955   4205  13033952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13034137p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  13031322  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_2  macrocell34   2770   4020  13034137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_2
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13034259p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q       macrocell29   1250   1250  13026905  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_2  macrocell29   2648   3898  13034259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_load_fifo\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034319p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1930
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_load_fifo\/q            macrocell34     1250   1250  13027434  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   4168   5418  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13027245  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_3  macrocell28   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_4
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13027245  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_4  macrocell29   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_last\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_9
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_last\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_last\/q          macrocell33   1250   1250  13034610  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_9  macrocell37   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:txn\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_0
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:txn\/q       macrocell50   1250   1250  13034612  RISE       1
\ultrasonic_uart:BUART:txn\/main_0  macrocell50   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_status_3\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxSts\/clock
Path slack     : 13036521p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_status_3\/q       macrocell40    1250   1250  13036521  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/status_3  statusicell4   2325   3575  13036521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/clock                    statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

