Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Wed Nov  6 21:10:54 2019
| Host             : rzi-devbox running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file agc_clock_power_routed.rpt -pb agc_clock_power_summary_routed.pb -rpx agc_clock_power_routed.rpx
| Design           : agc_clock
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.545        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.405        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.2         |
| Junction Temperature (C) | 42.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      149 |       --- |             --- |
|   LUT as Logic |    <0.001 |        6 |     53200 |            0.01 |
|   Register     |    <0.001 |        5 |    106400 |           <0.01 |
|   Others       |     0.000 |      137 |       --- |             --- |
| Signals        |    <0.001 |        9 |       --- |             --- |
| MMCM           |     0.119 |        1 |         4 |           25.00 |
| I/O            |     0.006 |        5 |       200 |            2.50 |
| PS7            |     1.280 |        1 |       --- |             --- |
| Static Power   |     0.139 |          |           |                 |
| Total          |     1.545 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.001 |      0.014 |
| Vccaux    |       1.800 |     0.081 |       0.066 |      0.015 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.694 |       0.666 |      0.028 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                   |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                          |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes        |                                                                                                          |
| Device models               | High       | Device models are Production                          |                                                                                                          |
|                             |            |                                                       |                                                                                                          |
| Overall confidence level    | Medium     |                                                       |                                                                                                          |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------+-----------------+
| Clock                       | Domain                                        | Constraint (ns) |
+-----------------------------+-----------------------------------------------+-----------------+
| clk                         | clk                                           |            10.0 |
| clk_out1_prop_clock_divisor | prop_clk_div/inst/clk_out1_prop_clock_divisor |            19.5 |
| clkfbout_prop_clock_divisor | prop_clk_div/inst/clkfbout_prop_clock_divisor |            50.0 |
+-----------------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| agc_clock                  |     1.405 |
|   prop_clk_div             |     0.119 |
|     inst                   |     0.119 |
|   zync_ps                  |     1.280 |
|     zynq_ps_i              |     1.280 |
|       processing_system7_0 |     1.280 |
+----------------------------+-----------+


