sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/main.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/main.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/alu.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/alu.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/buf8b.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/buf8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/clkdiv20M.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/clkdiv20M.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/and2x8b.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/and2x8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux4x1x8e.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux4x1x8e.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux4x1x16e.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux4x1x16e.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/inst_stack.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/inst_stack.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/gnd16.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/gnd16.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/inst_decode.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/inst_decode.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/vcc16.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/vcc16.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/regs.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/regs.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/edetect.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/edetect.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/pc.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/pc.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/split8x4x4.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/split8x4x4.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/lshift8x1b.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/lshift8x1b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/xor2x8b.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/xor2x8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/or2x8b.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/or2x8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/ssd4d0ftb.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/ssd4d0ftb.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/vcc4.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/vcc4.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/clkdiv20k.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/clkdiv20k.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux8x1x8e.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux8x1x8e.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux2x1x4.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/mux2x1x4.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/gnd8.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/gnd8.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/splice4x4x8.vf,-w,D:/Personal/Projects/Digital Labs/Labs/10/simple-cpu/splice4x4x8.sch
