{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560781272083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560781272085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:21:11 2019 " "Processing started: Mon Jun 17 16:21:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560781272085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560781272085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off net_decoder -c net_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off net_decoder -c net_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560781272086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560781272643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560781272643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781291611 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781291612 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781291614 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781291615 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781291617 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781291619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "net_decoder.vhd 2 1 " "Using design file net_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_decoder-rtl " "Found design unit 1: net_decoder-rtl" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560781292420 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_decoder " "Found entity 1: net_decoder" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560781292420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560781292420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "net_decoder " "Elaborating entity \"net_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560781292426 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pkt32bseg_o net_decoder.vhd(17) " "VHDL Signal Declaration warning at net_decoder.vhd(17): used implicit default value for signal \"pkt32bseg_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560781292428 "|net_decoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[0\] GND " "Pin \"pkt32bseg_o\[0\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[1\] GND " "Pin \"pkt32bseg_o\[1\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[2\] GND " "Pin \"pkt32bseg_o\[2\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[3\] GND " "Pin \"pkt32bseg_o\[3\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[4\] GND " "Pin \"pkt32bseg_o\[4\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[5\] GND " "Pin \"pkt32bseg_o\[5\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[6\] GND " "Pin \"pkt32bseg_o\[6\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[7\] GND " "Pin \"pkt32bseg_o\[7\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[8\] GND " "Pin \"pkt32bseg_o\[8\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[9\] GND " "Pin \"pkt32bseg_o\[9\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[10\] GND " "Pin \"pkt32bseg_o\[10\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[11\] GND " "Pin \"pkt32bseg_o\[11\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[12\] GND " "Pin \"pkt32bseg_o\[12\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[13\] GND " "Pin \"pkt32bseg_o\[13\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[14\] GND " "Pin \"pkt32bseg_o\[14\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[15\] GND " "Pin \"pkt32bseg_o\[15\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[16\] GND " "Pin \"pkt32bseg_o\[16\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[17\] GND " "Pin \"pkt32bseg_o\[17\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[18\] GND " "Pin \"pkt32bseg_o\[18\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[19\] GND " "Pin \"pkt32bseg_o\[19\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[20\] GND " "Pin \"pkt32bseg_o\[20\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[21\] GND " "Pin \"pkt32bseg_o\[21\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[22\] GND " "Pin \"pkt32bseg_o\[22\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[23\] GND " "Pin \"pkt32bseg_o\[23\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[24\] GND " "Pin \"pkt32bseg_o\[24\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[25\] GND " "Pin \"pkt32bseg_o\[25\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[26\] GND " "Pin \"pkt32bseg_o\[26\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[27\] GND " "Pin \"pkt32bseg_o\[27\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[28\] GND " "Pin \"pkt32bseg_o\[28\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[29\] GND " "Pin \"pkt32bseg_o\[29\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[30\] GND " "Pin \"pkt32bseg_o\[30\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[31\] GND " "Pin \"pkt32bseg_o\[31\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781293345 "|net_decoder|pkt32bseg_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560781293345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560781293810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560781293810 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[0\] " "No output dependent on input pin \"pkt32bseg_i\[0\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[1\] " "No output dependent on input pin \"pkt32bseg_i\[1\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[2\] " "No output dependent on input pin \"pkt32bseg_i\[2\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[3\] " "No output dependent on input pin \"pkt32bseg_i\[3\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[4\] " "No output dependent on input pin \"pkt32bseg_i\[4\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[5\] " "No output dependent on input pin \"pkt32bseg_i\[5\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[6\] " "No output dependent on input pin \"pkt32bseg_i\[6\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[7\] " "No output dependent on input pin \"pkt32bseg_i\[7\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[8\] " "No output dependent on input pin \"pkt32bseg_i\[8\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[9\] " "No output dependent on input pin \"pkt32bseg_i\[9\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[10\] " "No output dependent on input pin \"pkt32bseg_i\[10\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[11\] " "No output dependent on input pin \"pkt32bseg_i\[11\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[12\] " "No output dependent on input pin \"pkt32bseg_i\[12\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[13\] " "No output dependent on input pin \"pkt32bseg_i\[13\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[14\] " "No output dependent on input pin \"pkt32bseg_i\[14\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[15\] " "No output dependent on input pin \"pkt32bseg_i\[15\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[16\] " "No output dependent on input pin \"pkt32bseg_i\[16\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[17\] " "No output dependent on input pin \"pkt32bseg_i\[17\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[18\] " "No output dependent on input pin \"pkt32bseg_i\[18\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[19\] " "No output dependent on input pin \"pkt32bseg_i\[19\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[20\] " "No output dependent on input pin \"pkt32bseg_i\[20\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[21\] " "No output dependent on input pin \"pkt32bseg_i\[21\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[22\] " "No output dependent on input pin \"pkt32bseg_i\[22\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[23\] " "No output dependent on input pin \"pkt32bseg_i\[23\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[24\] " "No output dependent on input pin \"pkt32bseg_i\[24\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[25\] " "No output dependent on input pin \"pkt32bseg_i\[25\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[26\] " "No output dependent on input pin \"pkt32bseg_i\[26\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[27\] " "No output dependent on input pin \"pkt32bseg_i\[27\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[28\] " "No output dependent on input pin \"pkt32bseg_i\[28\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[29\] " "No output dependent on input pin \"pkt32bseg_i\[29\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[30\] " "No output dependent on input pin \"pkt32bseg_i\[30\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[31\] " "No output dependent on input pin \"pkt32bseg_i\[31\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|pkt32bseg_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[0\] " "No output dependent on input pin \"coeffs_in\[0\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[1\] " "No output dependent on input pin \"coeffs_in\[1\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[2\] " "No output dependent on input pin \"coeffs_in\[2\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[3\] " "No output dependent on input pin \"coeffs_in\[3\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[4\] " "No output dependent on input pin \"coeffs_in\[4\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[5\] " "No output dependent on input pin \"coeffs_in\[5\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[6\] " "No output dependent on input pin \"coeffs_in\[6\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[7\] " "No output dependent on input pin \"coeffs_in\[7\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[8\] " "No output dependent on input pin \"coeffs_in\[8\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[9\] " "No output dependent on input pin \"coeffs_in\[9\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[10\] " "No output dependent on input pin \"coeffs_in\[10\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[11\] " "No output dependent on input pin \"coeffs_in\[11\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[12\] " "No output dependent on input pin \"coeffs_in\[12\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[13\] " "No output dependent on input pin \"coeffs_in\[13\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[14\] " "No output dependent on input pin \"coeffs_in\[14\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[15\] " "No output dependent on input pin \"coeffs_in\[15\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[16\] " "No output dependent on input pin \"coeffs_in\[16\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[17\] " "No output dependent on input pin \"coeffs_in\[17\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[18\] " "No output dependent on input pin \"coeffs_in\[18\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[19\] " "No output dependent on input pin \"coeffs_in\[19\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[20\] " "No output dependent on input pin \"coeffs_in\[20\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[21\] " "No output dependent on input pin \"coeffs_in\[21\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[22\] " "No output dependent on input pin \"coeffs_in\[22\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[23\] " "No output dependent on input pin \"coeffs_in\[23\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[24\] " "No output dependent on input pin \"coeffs_in\[24\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[25\] " "No output dependent on input pin \"coeffs_in\[25\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[26\] " "No output dependent on input pin \"coeffs_in\[26\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[27\] " "No output dependent on input pin \"coeffs_in\[27\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[28\] " "No output dependent on input pin \"coeffs_in\[28\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[29\] " "No output dependent on input pin \"coeffs_in\[29\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[30\] " "No output dependent on input pin \"coeffs_in\[30\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[31\] " "No output dependent on input pin \"coeffs_in\[31\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781294006 "|net_decoder|coeffs_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560781294006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560781294017 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560781294017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560781294017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560781294054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:21:34 2019 " "Processing ended: Mon Jun 17 16:21:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560781294054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560781294054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560781294054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560781294054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560781295373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560781295374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:21:34 2019 " "Processing started: Mon Jun 17 16:21:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560781295374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560781295374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off net_decoder -c net_decoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off net_decoder -c net_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560781295374 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560781295457 ""}
{ "Info" "0" "" "Project  = net_decoder" {  } {  } 0 0 "Project  = net_decoder" 0 0 "Fitter" 0 0 1560781295458 ""}
{ "Info" "0" "" "Revision = net_decoder" {  } {  } 0 0 "Revision = net_decoder" 0 0 "Fitter" 0 0 1560781295458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560781295722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560781295723 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "net_decoder 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"net_decoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560781295729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560781295883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560781295883 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560781297129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560781297158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560781297262 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560781297675 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1560781312429 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560781312921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560781312924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560781312924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560781312925 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560781312926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560781312926 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560781312926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560781312926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560781312926 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560781312926 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560781312984 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "net_decoder.sdc " "Synopsys Design Constraints File file not found: 'net_decoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560781332248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560781332249 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1560781332249 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1560781332249 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560781332250 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1560781332251 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560781332251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560781332254 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1560781332413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560781333313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560781334047 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560781334946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560781334946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560781336366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X11_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33" {  } { { "loc" "" { Generic "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33"} { { 12 { 0 ""} 0 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560781358375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560781358375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560781358911 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1560781358911 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560781358911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560781358914 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560781362092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560781362142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560781362840 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560781362841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560781363437 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560781368539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/output_files/net_decoder.fit.smsg " "Generated suppressed messages file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/output_files/net_decoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560781369154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2564 " "Peak virtual memory: 2564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560781370102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:22:50 2019 " "Processing ended: Mon Jun 17 16:22:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560781370102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560781370102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560781370102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560781370102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560781371768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560781371777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:22:51 2019 " "Processing started: Mon Jun 17 16:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560781371777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560781371777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off net_decoder -c net_decoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off net_decoder -c net_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560781371777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560781372962 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560781387329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560781388449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:23:08 2019 " "Processing ended: Mon Jun 17 16:23:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560781388449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560781388449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560781388449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560781388449 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560781388721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560781389667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560781389668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:23:09 2019 " "Processing started: Mon Jun 17 16:23:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560781389668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560781389668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta net_decoder -c net_decoder " "Command: quartus_sta net_decoder -c net_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560781389669 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560781389771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560781390501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560781390501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560781390650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560781390650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "net_decoder.sdc " "Synopsys Design Constraints File file not found: 'net_decoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560781392098 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560781392098 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1560781392099 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1560781392099 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560781392100 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1560781392100 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560781392100 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1560781392106 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560781392107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781392108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781392115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781392121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781392128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781392132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781392133 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560781392144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560781392228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560781393471 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560781393572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1560781393573 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1560781393576 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1560781393577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781393584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781393597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781393605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781393607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781393617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781393620 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560781393628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560781394112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560781395053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560781395138 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1560781395139 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1560781395139 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1560781395139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395145 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560781395147 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560781395392 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1560781395392 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1560781395392 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1560781395392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560781395397 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560781397591 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560781397591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1258 " "Peak virtual memory: 1258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560781397635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:23:17 2019 " "Processing ended: Mon Jun 17 16:23:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560781397635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560781397635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560781397635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560781397635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1560781398900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560781398901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:23:18 2019 " "Processing started: Mon Jun 17 16:23:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560781398901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560781398901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off net_decoder -c net_decoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off net_decoder -c net_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560781398901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1560781400107 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1560781400158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "net_decoder.vho /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/simulation/modelsim/ simulation " "Generated file net_decoder.vho in folder \"/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560781400394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1126 " "Peak virtual memory: 1126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560781400489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:23:20 2019 " "Processing ended: Mon Jun 17 16:23:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560781400489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560781400489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560781400489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560781400489 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560781400853 ""}
