-- Paquetes 

library ieee;

use ieee.std_logic_1164.all; -- Vector std 
use ieee.std_logic_arith.all; -- Operaciones matem√°ticas
use ieee.std_logic_unsigned.all; -- Paquete de tipo de datos

-- Entidad 

entity bits_register_rotation is
	port(
	int_signal: in std_logic;
	out_signal: out std_logic
	);
end bits_register_rotation;

-- Arquitectura

architecture func_divisor of bits_register_rotation is

constant factor: integer := 50_000_000;
constant bits: integer:= 26;
signal cuenta: std_logic_vector (bits - 1 downto 0);

begin
	
	divisor: process(int_signal)
	begin
		
		if rising_edge(int_signal) then
			if (cuenta = (factor - 1)) then
				
				cuenta <= (others => '0');
			else 
				cuenta <= cuenta + 1;
			end if;
		end if;
	end process;
	out_signal <= cuenta (bits - 1);
end func_divisor;