Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 19 08:30:29 2018
| Host         : DESKTOP-QL5G02M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Digitaluhr_timing_summary_routed.rpt -rpx Digitaluhr_timing_summary_routed.rpx
| Design       : Digitaluhr
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.353        0.000                      0                  120        0.162        0.000                      0                  120        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock               5.353        0.000                      0                  120        0.162        0.000                      0                  120        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :            0  Failing Endpoints,  Worst Slack        5.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.961ns (42.022%)  route 2.706ns (57.978%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.355     7.471    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.051 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.615 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/O[0]
                         net (fo=1, routed)           1.350     9.965    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_7
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.299    10.264 r  Decoder_7Seg_inst/freq_counter[17]_i_1/O
                         net (fo=1, routed)           0.000    10.264    Decoder_7Seg_inst/freq_counter[17]
    SLICE_X0Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.655    15.138    Decoder_7Seg_inst/CLK
    SLICE_X0Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[17]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X0Y42          FDCE (Setup_fdce_C_D)        0.081    15.617    Decoder_7Seg_inst/freq_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 2.331ns (50.118%)  route 2.320ns (49.882%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.355     7.471    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.051 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.735 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.957 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.965     9.921    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_7
    SLICE_X0Y45          LUT3 (Prop_lut3_I2_O)        0.327    10.248 r  Decoder_7Seg_inst/freq_counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.248    Decoder_7Seg_inst/freq_counter[29]
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[29]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 2.447ns (52.996%)  route 2.170ns (47.004%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.355     7.471    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.051 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.735 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.069 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.815     9.884    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_6
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.331    10.215 r  Decoder_7Seg_inst/freq_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.215    Decoder_7Seg_inst/freq_counter[30]
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[30]/C
                         clock pessimism              0.458    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.118    15.680    Decoder_7Seg_inst/freq_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.680    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 2.217ns (48.774%)  route 2.328ns (51.226%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.355     7.471    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.051 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.841 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.973     9.814    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_6
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.329    10.143 r  Decoder_7Seg_inst/freq_counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.143    Decoder_7Seg_inst/freq_counter[22]
    SLICE_X2Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X2Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[22]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X2Y43          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.352ns (52.037%)  route 2.168ns (47.963%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.355     7.471    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.051 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.735 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.974 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.812     9.786    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_5
    SLICE_X0Y45          LUT3 (Prop_lut3_I2_O)        0.331    10.117 r  Decoder_7Seg_inst/freq_counter[31]_i_1/O
                         net (fo=1, routed)           0.000    10.117    Decoder_7Seg_inst/freq_counter[31]
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[31]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 2.103ns (47.304%)  route 2.343ns (52.696%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.355     7.471    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.051 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.729 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.987     9.716    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_7
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.327    10.043 r  Decoder_7Seg_inst/freq_counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.043    Decoder_7Seg_inst/freq_counter[21]
    SLICE_X0Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[21]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.094%)  route 3.508ns (80.906%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.833     5.595    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     6.051 f  Freq_Divider_inst/freq_counter_reg[2]/Q
                         net (fo=3, routed)           1.237     7.288    Freq_Divider_inst/freq_counter_reg_n_0_[2]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  Freq_Divider_inst/freq_counter[31]_i_5__0/O
                         net (fo=1, routed)           1.080     8.492    Freq_Divider_inst/freq_counter[31]_i_5__0_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.616 f  Freq_Divider_inst/freq_counter[31]_i_2__0/O
                         net (fo=33, routed)          1.191     9.808    Freq_Divider_inst/freq_counter[31]_i_2__0_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.932 r  Freq_Divider_inst/freq_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.932    Freq_Divider_inst/freq_counter[1]
    SLICE_X5Y41          FDPE                                         r  Freq_Divider_inst/freq_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.654    15.137    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDPE                                         r  Freq_Divider_inst/freq_counter_reg[1]/C
                         clock pessimism              0.458    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X5Y41          FDPE (Setup_fdpe_C_D)        0.029    15.589    Freq_Divider_inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.589    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.094%)  route 3.508ns (80.906%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.833     5.595    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     6.051 r  Freq_Divider_inst/freq_counter_reg[2]/Q
                         net (fo=3, routed)           1.237     7.288    Freq_Divider_inst/freq_counter_reg_n_0_[2]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  Freq_Divider_inst/freq_counter[31]_i_5__0/O
                         net (fo=1, routed)           1.080     8.492    Freq_Divider_inst/freq_counter[31]_i_5__0_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.616 r  Freq_Divider_inst/freq_counter[31]_i_2__0/O
                         net (fo=33, routed)          1.191     9.808    Freq_Divider_inst/freq_counter[31]_i_2__0_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.124     9.932 r  Freq_Divider_inst/freq_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.932    Freq_Divider_inst/freq_counter[4]
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.654    15.137    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[4]/C
                         clock pessimism              0.458    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.031    15.591    Freq_Divider_inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.858ns (19.650%)  route 3.508ns (80.350%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.833     5.595    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     6.051 r  Freq_Divider_inst/freq_counter_reg[2]/Q
                         net (fo=3, routed)           1.237     7.288    Freq_Divider_inst/freq_counter_reg_n_0_[2]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  Freq_Divider_inst/freq_counter[31]_i_5__0/O
                         net (fo=1, routed)           1.080     8.492    Freq_Divider_inst/freq_counter[31]_i_5__0_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.616 r  Freq_Divider_inst/freq_counter[31]_i_2__0/O
                         net (fo=33, routed)          1.191     9.808    Freq_Divider_inst/freq_counter[31]_i_2__0_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     9.962 r  Freq_Divider_inst/freq_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.962    Freq_Divider_inst/freq_counter[8]
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.654    15.137    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[8]/C
                         clock pessimism              0.458    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.075    15.635    Freq_Divider_inst/freq_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.856ns (19.613%)  route 3.508ns (80.387%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.833     5.595    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     6.051 f  Freq_Divider_inst/freq_counter_reg[2]/Q
                         net (fo=3, routed)           1.237     7.288    Freq_Divider_inst/freq_counter_reg_n_0_[2]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  Freq_Divider_inst/freq_counter[31]_i_5__0/O
                         net (fo=1, routed)           1.080     8.492    Freq_Divider_inst/freq_counter[31]_i_5__0_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.616 f  Freq_Divider_inst/freq_counter[31]_i_2__0/O
                         net (fo=33, routed)          1.191     9.808    Freq_Divider_inst/freq_counter[31]_i_2__0_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.152     9.960 r  Freq_Divider_inst/freq_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.960    Freq_Divider_inst/freq_counter[3]
    SLICE_X5Y41          FDPE                                         r  Freq_Divider_inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.654    15.137    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y41          FDPE                                         r  Freq_Divider_inst/freq_counter_reg[3]/C
                         clock pessimism              0.458    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X5Y41          FDPE (Setup_fdpe_C_D)        0.075    15.635    Freq_Divider_inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  5.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Hour1_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/BCD_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.621     1.568    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y39          FDCE                                         r  Hour1_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  Hour1_Count_inst/count_int_reg[1]/Q
                         net (fo=4, routed)           0.109     1.818    Decoder_7Seg_inst/count_int_reg[3]_1[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  Decoder_7Seg_inst/BCD_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    Decoder_7Seg_inst/BCD_int[1]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.891     2.085    Decoder_7Seg_inst/CLK
    SLICE_X2Y39          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[1]/C
                         clock pessimism             -0.504     1.581    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120     1.701    Decoder_7Seg_inst/BCD_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Min1_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Min1_Count_inst/Enable_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.643%)  route 0.141ns (40.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.621     1.568    Min1_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  Min1_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     1.732 f  Min1_Count_inst/count_int_reg[1]/Q
                         net (fo=5, routed)           0.141     1.873    Min1_Count_inst/Q[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  Min1_Count_inst/Enable_Out_i_1/O
                         net (fo=1, routed)           0.000     1.918    Min1_Count_inst/Enable_Out_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  Min1_Count_inst/Enable_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.891     2.085    Min1_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  Min1_Count_inst/Enable_Out_reg/C
                         clock pessimism             -0.501     1.584    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     1.705    Min1_Count_inst/Enable_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Min10_Count_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/BCD_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.400%)  route 0.162ns (46.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.622     1.569    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  Min10_Count_inst/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Min10_Count_inst/count_int_reg[2]/Q
                         net (fo=5, routed)           0.162     1.872    Decoder_7Seg_inst/count_int_reg[3][2]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.917 r  Decoder_7Seg_inst/BCD_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.917    Decoder_7Seg_inst/BCD_int[2]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.892     2.086    Decoder_7Seg_inst/CLK
    SLICE_X2Y40          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[2]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.702    Decoder_7Seg_inst/BCD_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Min10_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Min10_Count_inst/Enable_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.827%)  route 0.141ns (43.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.622     1.569    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  Min10_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Min10_Count_inst/count_int_reg[0]/Q
                         net (fo=6, routed)           0.141     1.851    Min10_Count_inst/Q[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  Min10_Count_inst/Enable_Out_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    Min10_Count_inst/Enable_Out_i_1__0_n_0
    SLICE_X3Y41          FDRE                                         r  Min10_Count_inst/Enable_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.892     2.086    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  Min10_Count_inst/Enable_Out_reg/C
                         clock pessimism             -0.501     1.585    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.091     1.676    Min10_Count_inst/Enable_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Decoder_7Seg_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/Dev_Select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.621     1.568    Decoder_7Seg_inst/CLK
    SLICE_X0Y39          FDCE                                         r  Decoder_7Seg_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.164     1.732 r  Decoder_7Seg_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.130     1.862    Decoder_7Seg_inst/counter[0]
    SLICE_X1Y39          LUT2 (Prop_lut2_I0_O)        0.048     1.910 r  Decoder_7Seg_inst/Dev_Select[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    Decoder_7Seg_inst/Dev_Select[2]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  Decoder_7Seg_inst/Dev_Select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.891     2.085    Decoder_7Seg_inst/CLK
    SLICE_X1Y39          FDRE                                         r  Decoder_7Seg_inst/Dev_Select_reg[2]/C
                         clock pessimism             -0.504     1.581    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107     1.688    Decoder_7Seg_inst/Dev_Select_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Hour1_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/BCD_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.621     1.568    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y39          FDCE                                         r  Hour1_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  Hour1_Count_inst/count_int_reg[0]/Q
                         net (fo=5, routed)           0.172     1.881    Decoder_7Seg_inst/count_int_reg[3]_1[0]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.926 r  Decoder_7Seg_inst/BCD_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.926    Decoder_7Seg_inst/BCD_int[0]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.891     2.085    Decoder_7Seg_inst/CLK
    SLICE_X2Y39          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[0]/C
                         clock pessimism             -0.504     1.581    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     1.702    Decoder_7Seg_inst/BCD_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.619     1.566    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  Sec_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.164     1.730 r  Sec_Count_inst/count_int_reg[1]/Q
                         net (fo=6, routed)           0.129     1.858    Sec_Count_inst/count_int_reg_n_0_[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  Sec_Count_inst/count_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    Sec_Count_inst/count_int[4]
    SLICE_X1Y36          FDCE                                         r  Sec_Count_inst/count_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.888     2.082    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  Sec_Count_inst/count_int_reg[4]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.092     1.671    Sec_Count_inst/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.619     1.566    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  Sec_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.164     1.730 r  Sec_Count_inst/count_int_reg[1]/Q
                         net (fo=6, routed)           0.128     1.857    Sec_Count_inst/count_int_reg_n_0_[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.902 r  Sec_Count_inst/count_int[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.902    Sec_Count_inst/count_int[3]
    SLICE_X1Y36          FDCE                                         r  Sec_Count_inst/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.888     2.082    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  Sec_Count_inst/count_int_reg[3]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091     1.670    Sec_Count_inst/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Decoder_7Seg_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/BCD_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.621     1.568    Decoder_7Seg_inst/CLK
    SLICE_X0Y39          FDCE                                         r  Decoder_7Seg_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.164     1.732 r  Decoder_7Seg_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.130     1.862    Decoder_7Seg_inst/counter[0]
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.045     1.907 r  Decoder_7Seg_inst/BCD_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.907    Decoder_7Seg_inst/BCD_int[3]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.891     2.085    Decoder_7Seg_inst/CLK
    SLICE_X1Y39          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[3]/C
                         clock pessimism             -0.504     1.581    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.091     1.672    Decoder_7Seg_inst/BCD_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Hour10_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hour1_Count_inst/count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.246ns (65.823%)  route 0.128ns (34.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.621     1.568    Hour10_Count_inst/Clock_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  Hour10_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.148     1.716 f  Hour10_Count_inst/count_int_reg[1]/Q
                         net (fo=3, routed)           0.128     1.844    Hour1_Count_inst/count_int_reg[1]_0[1]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.098     1.942 r  Hour1_Count_inst/count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.942    Hour1_Count_inst/p_0_in[2]
    SLICE_X3Y39          FDCE                                         r  Hour1_Count_inst/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.891     2.085    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y39          FDCE                                         r  Hour1_Count_inst/count_int_reg[2]/C
                         clock pessimism             -0.480     1.605    
    SLICE_X3Y39          FDCE (Hold_fdce_C_D)         0.092     1.697    Hour1_Count_inst/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    Decoder_7Seg_inst/BCD_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    Decoder_7Seg_inst/BCD_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    Decoder_7Seg_inst/BCD_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    Decoder_7Seg_inst/BCD_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    Decoder_7Seg_inst/DP_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    Decoder_7Seg_inst/Dev_Select_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    Decoder_7Seg_inst/Dev_Select_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    Decoder_7Seg_inst/DP_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    Hour10_Count_inst/count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    Hour10_Count_inst/count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Min1_Count_inst/count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Min1_Count_inst/count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Min1_Count_inst/count_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Min1_Count_inst/count_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Sec_Count_inst/Enable_Out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    Sec_Count_inst/count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    Sec_Count_inst/count_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    Decoder_7Seg_inst/BCD_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    Decoder_7Seg_inst/Dev_Select_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Enable_1kHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    Decoder_7Seg_inst/freq_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    Decoder_7Seg_inst/freq_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    Decoder_7Seg_inst/freq_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    Decoder_7Seg_inst/freq_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    Decoder_7Seg_inst/freq_counter_reg[13]/C



