# ğŸ½ï¸ SmartCanteen â€“ Brainware University Canteen Ordering App

**SmartCanteen** is a smart, intuitive web and mobile application developed exclusively for the students, faculty, and staff of **Brainware University**. It brings the entire campus canteen experience onlineâ€”allowing users to order meals, snacks, and beverages seamlessly via web or Android app.

No more long queues or confusionâ€”SmartCanteen makes food ordering fast, simple, and contactless.

---

## ğŸ“± Platforms

- ğŸŒ **Web App** â€“ https://smart-canteens.vercel.app/
- ğŸ¤– **Android App (APK)** â€“ Smooth and optimized for mobile ordering

---

## ğŸš€ Features

### For Students & Staff:
- ğŸ” **Browse Menu** â€“ View real-time menu items with prices and availability
- ğŸ›’ **Order Food** â€“ Place dine-in or takeaway orders directly from your device
- ğŸ’µ **Digital Payments** â€“ Pay easily via wallet, UPI, or other methods
- â±ï¸ **Track Orders** â€“ Get real-time updates from placement to pickup
- ğŸ§¾ **View Order History** â€“ Check previous orders and transactions
- ğŸ”” **Notifications** â€“ Instant alerts when your food is ready

### For Canteen Admins:
- ğŸ“¦ **Manage Orders** â€“ Accept, prepare, and mark orders as ready
- ğŸ§‘â€ğŸ³ **Update Menu** â€“ Add, remove, or update menu items in real-time
- ğŸ“Š **View Reports** â€“ Daily summary of orders and payments
- ğŸ“± **Serve Better** â€“ Improve efficiency and reduce waiting times

---

## ğŸ§‘â€ğŸ’» Tech Stack

- **Frontend:** React.js, HTML5, CSS3
- **Backend:** Node.js, Express.js
- **Database:** MongoDB with Mongoose
- **Authentication:** JWT-based login
- **Mobile App:** Android (Java/Kotlin with Android Studio)
- **Payment Gateway:** UPI / Razorpay Integration 
- **Hosting:** Vercel (Web), APK (Manual install)

---

## ğŸ”§ Installation Guide

### ğŸ“ Frok the repo and  Clone the Repository 

```bash
git clone https://github.com/skrijwan100/SmartCanteens.git
cd SmartCanteens
npm i
```
### For backend 'npx nodemon' and for client 'npm run dev'

| **Feature**             | **Zero Address**               | **One Address**                       | **Two Address**                       | **Three Address**                            |
| ----------------------- | ------------------------------ | ------------------------------------- | ------------------------------------- | -------------------------------------------- |
| **Definition**          | No operand address             | One operand address                   | Two operand addresses                 | Three operand addresses                      |
| **Architecture Type**   | Stack-based                    | Accumulator-based                     | Register-memory based                 | Register-register based                      |
| **Operand Location**    | Implicitly from stack          | One from memory, one from accumulator | Typically one source, one destination | Two sources and one destination              |
| **Instruction Example** | `ADD` (stack top values)       | `ADD B`                               | `ADD A, B` (A â† A + B)                | `ADD A, B, C` (A â† B + C)                    |
| **Instruction Size**    | Smallest                       | Small                                 | Moderate                              | Largest                                      |
| **Hardware Required**   | Stack                          | Accumulator                           | Register and memory                   | More registers                               |
| **Complexity**          | Simple for postfix expressions | Simple                                | Moderate                              | More flexible but complex                    |
| **Efficiency**          | Good for stack operations      | Efficient for simple operations       | Reduces number of instructions        | Fastest due to reduced memory access         |
| **Used In**             | HP calculators, RPN evaluators | Early computers                       | Some CISC architectures               | Most modern RISC processors                  |
| **Pros**                | Very short instructions        | Simple hardware                       | Less instruction count than 1-address | Fastest execution, fewer memory accesses     |
| **Cons**                | Needs stack management         | Heavy accumulator usage               | Limited destination flexibility       | Requires more instruction bits and registers |
