`timescale 1ns/1ns

module pll_tb(
);

reg rst_n;
reg clk_50m;

initial
begin
	rst_n = 1;
	clk_50m = 0;
	
	#10000;
	$stop;
end

always #10 clk_50m <= ~clk_50m;

pll_altera pll_altera_inst
(
	.CLK_50M(clk_50m),
	.RST_N(rst_n)
);