{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719618584672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719618584672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 03:19:43 2024 " "Processing started: Sat Jun 29 03:19:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719618584672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719618584672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719618584672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719618585017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR8bit " "Found entity 1: XOR8bit" {  } { { "ALU/XOR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/XOR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB-8bit " "Found entity 1: SUB-8bit" {  } { { "ALU/SUB-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SUB-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_8bit " "Found entity 1: SUB_8bit" {  } { { "ALU/SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SUB_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCAdder-8bit " "Found entity 1: SCAdder-8bit" {  } { { "ALU/SCAdder-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCAdder-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCADDER_TEST " "Found entity 1: SCADDER_TEST" {  } { { "ALU/SCADDER_TEST.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCADDER_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "ALU/SC.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register17bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register17bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register17bit " "Found entity 1: Register17bit" {  } { { "ALU/Register17bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register17bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register16bit " "Found entity 1: Register16bit" {  } { { "ALU/Register16bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "ALU/Register8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rcadder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/rcadder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCadder_4bit " "Found entity 1: RCadder_4bit" {  } { { "ALU/RCadder_4bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/RCadder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/practical3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/practical3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practical3 " "Found entity 1: Practical3" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/or8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR8bit " "Found entity 1: OR8bit" {  } { { "ALU/OR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/OR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Found design unit 1: lpm_mux10-SYN" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585248 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Found entity 1: lpm_mux10" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Found design unit 1: lpm_mux9-SYN" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585249 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Found entity 1: lpm_mux9" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Found design unit 1: lpm_mux8-SYN" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585250 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Found entity 1: lpm_mux8" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Found design unit 1: lpm_mux7-SYN" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585251 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Found entity 1: lpm_mux7" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Found design unit 1: lpm_mux6-SYN" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585253 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Found entity 1: lpm_mux6" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Found design unit 1: lpm_mux5-SYN" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux5.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585254 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Found entity 1: lpm_mux5" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585255 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Found design unit 1: lpm_mux3-SYN" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585256 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585257 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585258 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585259 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585261 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585262 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585263 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585264 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decode4_16_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/decode4_16_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4_16_e-SYN " "Found design unit 1: decode4_16_e-SYN" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/decode4_16_e.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585266 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode4_16_e " "Found entity 1: decode4_16_e" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/decode4_16_e.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Booth_Multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_complex_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_complex_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Complex_Adder " "Found entity 1: Booth_Complex_Adder" {  } { { "ALU/Booth_Complex_Adder.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Booth_Complex_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/and8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND8bit " "Found entity 1: AND8bit" {  } { { "ALU/AND8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/AND8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585271 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585272 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585273 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/cu_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/cu_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_decoder-SYN " "Found design unit 1: cu_decoder-SYN" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585276 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_Decoder " "Found entity 1: CU_Decoder" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Found entity 1: MIPS_CPU" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_extend_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_extend_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_extend_mux-SYN " "Found design unit 1: digit_extend_mux-SYN" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/digit_extend_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585279 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_extend_mux " "Found entity 1: digit_extend_mux" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/digit_extend_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extender.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Extender.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_register_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_register_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_register_mux-SYN " "Found design unit 1: write_register_mux-SYN" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585280 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_register_mux " "Found entity 1: write_register_mux" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datawritemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datawritemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datawritemux-SYN " "Found design unit 1: datawritemux-SYN" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/DataWriteMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585281 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataWriteMux " "Found entity 1: DataWriteMux" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/DataWriteMux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_src_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_src_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_src_mux-SYN " "Found design unit 1: alu_src_mux-SYN" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU_SRC_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585282 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_SRC_MUX " "Found entity 1: ALU_SRC_MUX" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU_SRC_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-SYN " "Found design unit 1: shift_left_2-SYN" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/SHIFT_LEFT_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585283 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/SHIFT_LEFT_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_two " "Found entity 1: Shift_left_two" {  } { { "Shift_left_two.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Shift_left_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_1 " "Found entity 1: Shift_Left_1" {  } { { "Shift_Left_1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Shift_Left_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decode-SYN " "Found design unit 1: cpu_clock_decode-SYN" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decode.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585285 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decode " "Found entity 1: CPU_clock_decode" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_counter-SYN " "Found design unit 1: cpu_clock_counter-SYN" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585286 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_counter " "Found entity 1: CPU_clock_counter" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_mux-SYN " "Found design unit 1: branch_mux-SYN" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585287 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_MUX " "Found entity 1: Branch_MUX" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_seven-SYN " "Found design unit 1: number_seven-SYN" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585288 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_seven " "Found entity 1: number_seven" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_with_multiply-SYN " "Found design unit 1: cpu_clock_designer_with_multiply-SYN" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_with_multiply.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585289 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_with_multiply " "Found entity 1: CPU_clock_designer_with_multiply" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decoder_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decoder_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decoder_with_multiply-SYN " "Found design unit 1: cpu_clock_decoder_with_multiply-SYN" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decoder_with_multiply.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585290 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decoder_with_multiply " "Found entity 1: CPU_clock_decoder_with_multiply" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decoder_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_13-SYN " "Found design unit 1: cpu_clock_designer_13-SYN" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_13.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585291 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_13 " "Found entity 1: CPU_clock_designer_13" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_13.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_clock_handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Clock_Handler " "Found entity 1: CPU_Clock_Handler" {  } { { "CPU_Clock_Handler.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_Clock_Handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE " "Found entity 1: PIPE" {  } { { "PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE16 " "Found entity 1: PIPE16" {  } { { "PIPE16.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE1 " "Found entity 1: PIPE1" {  } { { "PIPE1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_pipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_PIPE " "Found entity 1: CONTROL_PIPE" {  } { { "CONTROL_PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CONTROL_PIPE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "even_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file even_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 even_counter-SYN " "Found design unit 1: even_counter-SYN" {  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585296 ""} { "Info" "ISGN_ENTITY_NAME" "1 even_counter " "Found entity 1: even_counter" {  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585297 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe1_negedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe1_negedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE1_Negedge " "Found entity 1: PIPE1_Negedge" {  } { { "PIPE1_Negedge.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1_Negedge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flush_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FLUSH_UNIT " "Found entity 1: FLUSH_UNIT" {  } { { "FLUSH_UNIT.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FLUSH_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16bit-SYN " "Found design unit 1: adder16bit-SYN" {  } { { "Adder16bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Adder16bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder16bit " "Found entity 1: Adder16bit" {  } { { "Adder16bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Adder16bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_predictor_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_predictor_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_predictor_mux-SYN " "Found design unit 1: fifo_predictor_mux-SYN" {  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585300 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Predictor_MUX " "Found entity 1: FIFO_Predictor_MUX" {  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare8bit-SYN " "Found design unit 1: compare8bit-SYN" {  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare8Bit " "Found entity 1: Compare8Bit" {  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-SYN " "Found design unit 1: mux_2_1-SYN" {  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585302 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_branch_predictor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fifo_branch_predictor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Branch_Predictor " "Found entity 1: FIFO_Branch_Predictor" {  } { { "FIFO_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_minus_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_minus_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_minus_one-SYN " "Found design unit 1: number_minus_one-SYN" {  } { { "number_minus_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_minus_one.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585304 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_minus_one " "Found entity 1: number_minus_one" {  } { { "number_minus_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_minus_one.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minus_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minus_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus_one-SYN " "Found design unit 1: minus_one-SYN" {  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585305 ""} { "Info" "ISGN_ENTITY_NAME" "1 Minus_One " "Found entity 1: Minus_One" {  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odd_even.vhd 2 1 " "Found 2 design units, including 1 entities, in source file odd_even.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 odd_even-SYN " "Found design unit 1: odd_even-SYN" {  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585306 ""} { "Info" "ISGN_ENTITY_NAME" "1 odd_even " "Found entity 1: odd_even" {  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_replacer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bit_replacer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_REPLACER " "Found entity 1: BIT_REPLACER" {  } { { "BIT_REPLACER.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/BIT_REPLACER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_5clocks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe_5clocks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE_5CLOCKS " "Found entity 1: PIPE_5CLOCKS" {  } { { "PIPE_5CLOCKS.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE_5CLOCKS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lru_branch_predictor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lru_branch_predictor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LRU_Branch_Predictor " "Found entity 1: LRU_Branch_Predictor" {  } { { "LRU_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_2_1-SYN " "Found design unit 1: mux16_2_1-SYN" {  } { { "mux16_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux16_2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585309 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_2_1 " "Found entity 1: mux16_2_1" {  } { { "mux16_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux16_2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_4_1-SYN " "Found design unit 1: mux_16_4_1-SYN" {  } { { "mux_16_4_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_16_4_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585310 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_4_1 " "Found entity 1: mux_16_4_1" {  } { { "mux_16_4_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_16_4_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU " "Elaborating entity \"MIPS_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719618585408 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PIPE inst66 " "Block or symbol \"PIPE\" of instance \"inst66\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 576 2528 2680 672 "inst66" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585425 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PIPE inst69 " "Block or symbol \"PIPE\" of instance \"inst69\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 672 3280 3432 768 "inst69" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585425 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PIPE inst70 " "Block or symbol \"PIPE\" of instance \"inst70\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 480 3280 3432 576 "inst70" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585425 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Control inst48 " "Block or symbol \"Control\" of instance \"inst48\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 24 2112 2336 280 "inst48" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLUSH_UNIT FLUSH_UNIT:inst97 " "Elaborating entity \"FLUSH_UNIT\" for hierarchy \"FLUSH_UNIT:inst97\"" {  } { { "MIPS_CPU.bdf" "inst97" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 24 3992 4160 152 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE1 FLUSH_UNIT:inst97\|PIPE1:inst51 " "Elaborating entity \"PIPE1\" for hierarchy \"FLUSH_UNIT:inst97\|PIPE1:inst51\"" {  } { { "FLUSH_UNIT.bdf" "inst51" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FLUSH_UNIT.bdf" { { 336 888 1008 432 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1 " "Elaborating entity \"LPM_DFF\" for hierarchy \"FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1\"" {  } { { "PIPE1.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { { 168 520 696 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1 " "Elaborated megafunction instantiation \"FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1\"" {  } { { "PIPE1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { { 168 520 696 344 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1 " "Instantiated megafunction \"FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585449 ""}  } { { "PIPE1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { { 168 520 696 344 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst50 " "Elaborating entity \"Control\" for hierarchy \"Control:inst50\"" {  } { { "MIPS_CPU.bdf" "inst50" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 3592 3816 312 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "OP\[15..0\] " "Not all bits in bus \"OP\[15..0\]\" are used" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } { 168 976 1048 184 "OP\[0\]" "" } { 320 608 656 336 "OP\[8\]" "" } { 336 608 656 352 "OP\[9\]" "" } { 200 880 928 216 "OP\[8\]" "" } { 224 880 920 240 "OP\[9\]" "" } { 248 976 1064 264 "OP\[7\]" "" } { 304 608 656 320 "OP\[7\]" "" } { 288 984 1072 304 "OP\[7\]" "" } { 288 608 648 304 "OP\[6\]" "" } { 376 1008 1088 392 "OP\[6\]" "" } { 224 608 664 240 "OP\[2\]" "" } { 240 608 664 256 "OP\[3\]" "" } { 272 608 672 288 "OP\[5\]" "" } { 432 840 888 448 "OP\[3\]" "" } { 432 824 840 460 "OP\[3\]" "" } { 448 856 894 464 "OP\[4\]" "" } { 464 824 888 480 "OP\[5\]" "" } { 480 824 888 496 "OP\[7\]" "" } { 560 800 848 576 "OP\[3\]" "" } { 576 808 848 592 "OP\[8\]" "" } { 592 784 848 608 "OP\[9\]" "" } { 600 648 704 616 "OP\[0\]" "" } { 536 1272 1384 552 "OP\[6\]" "" } { 552 1264 1384 568 "OP\[7\]" "" } { 568 1248 1384 584 "OP\[8\]" "" } { 584 1256 1384 600 "OP\[9\]" "" } { 584 1144 1200 600 "OP\[0\]" "" } { 520 1264 1384 536 "OP\[2\]" "" } { 664 1320 1392 680 "OP\[2\]" "" } { 680 1328 1392 696 "OP\[5\]" "" } { 696 1320 1392 712 "OP\[6\]" "" } { 712 1328 1392 728 "OP\[7\]" "" } { 728 1328 1392 744 "OP\[9\]" "" } { 696 1152 1168 752 "OP\[0\]" "" } { 256 608 656 272 "OP\[4\]" "" } { 384 960 998 400 "OP\[0\]" "" } { 416 960 998 432 "OP\[8\]" "" } { 422 944 960 456 "OP\[9\]" "" } { 464 728 744 504 "OP\[0\]" "" } { 408 696 752 424 "OP\[2\]" "" } { 416 608 680 432 "OP\[14\]" "" } { 368 618 664 384 "OP\[15\]" "" } { 88 512 556 104 "OP\[14\]" "" } { 824 952 1016 840 "OP\[15\]" "" } { 832 784 840 848 "OP\[0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1719618585454 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OP " "Converted elements in bus name \"OP\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 168 976 1048 184 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 320 608 656 336 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 336 608 656 352 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 200 880 928 216 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 224 880 920 240 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 248 976 1064 264 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 304 608 656 320 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 288 984 1072 304 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 288 608 648 304 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 376 1008 1088 392 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 224 608 664 240 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 240 608 664 256 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 272 608 672 288 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 432 840 888 448 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 432 824 840 460 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[4\] OP4 " "Converted element name(s) from \"OP\[4\]\" to \"OP4\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 448 856 894 464 "OP\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 464 824 888 480 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 480 824 888 496 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 560 800 848 576 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 576 808 848 592 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 592 784 848 608 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 600 648 704 616 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 536 1272 1384 552 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 552 1264 1384 568 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 568 1248 1384 584 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 584 1256 1384 600 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 584 1144 1200 600 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 520 1264 1384 536 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 664 1320 1392 680 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 680 1328 1392 696 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 696 1320 1392 712 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 712 1328 1392 728 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 728 1328 1392 744 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 696 1152 1168 752 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[4\] OP4 " "Converted element name(s) from \"OP\[4\]\" to \"OP4\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 256 608 656 272 "OP\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 384 960 998 400 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 416 960 998 432 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 422 944 960 456 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 464 728 744 504 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 408 696 752 424 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[14\] OP14 " "Converted element name(s) from \"OP\[14\]\" to \"OP14\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 416 608 680 432 "OP\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[15\] OP15 " "Converted element name(s) from \"OP\[15\]\" to \"OP15\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 368 618 664 384 "OP\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[14\] OP14 " "Converted element name(s) from \"OP\[14\]\" to \"OP14\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 88 512 556 104 "OP\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[15\] OP15 " "Converted element name(s) from \"OP\[15\]\" to \"OP15\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 824 952 1016 840 "OP\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 832 784 840 848 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585454 ""}  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } { 168 976 1048 184 "OP\[0\]" "" } { 320 608 656 336 "OP\[8\]" "" } { 336 608 656 352 "OP\[9\]" "" } { 200 880 928 216 "OP\[8\]" "" } { 224 880 920 240 "OP\[9\]" "" } { 248 976 1064 264 "OP\[7\]" "" } { 304 608 656 320 "OP\[7\]" "" } { 288 984 1072 304 "OP\[7\]" "" } { 288 608 648 304 "OP\[6\]" "" } { 376 1008 1088 392 "OP\[6\]" "" } { 224 608 664 240 "OP\[2\]" "" } { 240 608 664 256 "OP\[3\]" "" } { 272 608 672 288 "OP\[5\]" "" } { 432 840 888 448 "OP\[3\]" "" } { 432 824 840 460 "OP\[3\]" "" } { 448 856 894 464 "OP\[4\]" "" } { 464 824 888 480 "OP\[5\]" "" } { 480 824 888 496 "OP\[7\]" "" } { 560 800 848 576 "OP\[3\]" "" } { 576 808 848 592 "OP\[8\]" "" } { 592 784 848 608 "OP\[9\]" "" } { 600 648 704 616 "OP\[0\]" "" } { 536 1272 1384 552 "OP\[6\]" "" } { 552 1264 1384 568 "OP\[7\]" "" } { 568 1248 1384 584 "OP\[8\]" "" } { 584 1256 1384 600 "OP\[9\]" "" } { 584 1144 1200 600 "OP\[0\]" "" } { 520 1264 1384 536 "OP\[2\]" "" } { 664 1320 1392 680 "OP\[2\]" "" } { 680 1328 1392 696 "OP\[5\]" "" } { 696 1320 1392 712 "OP\[6\]" "" } { 712 1328 1392 728 "OP\[7\]" "" } { 728 1328 1392 744 "OP\[9\]" "" } { 696 1152 1168 752 "OP\[0\]" "" } { 256 608 656 272 "OP\[4\]" "" } { 384 960 998 400 "OP\[0\]" "" } { 416 960 998 432 "OP\[8\]" "" } { 422 944 960 456 "OP\[9\]" "" } { 464 728 744 504 "OP\[0\]" "" } { 408 696 752 424 "OP\[2\]" "" } { 416 608 680 432 "OP\[14\]" "" } { 368 618 664 384 "OP\[15\]" "" } { 88 512 556 104 "OP\[14\]" "" } { 824 952 1016 840 "OP\[15\]" "" } { 832 784 840 848 "OP\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719618585454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_Decoder Control:inst50\|CU_Decoder:inst " "Elaborating entity \"CU_Decoder\" for hierarchy \"Control:inst50\|CU_Decoder:inst\"" {  } { { "Control.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 176 480 608 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/CU_Decoder.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585470 ""}  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ktf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ktf " "Found entity 1: decode_ktf" {  } { { "db/decode_ktf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/decode_ktf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ktf Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated " "Elaborating entity \"decode_ktf\" for hierarchy \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE16 PIPE16:inst72 " "Elaborating entity \"PIPE16\" for hierarchy \"PIPE16:inst72\"" {  } { { "MIPS_CPU.bdf" "inst72" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 3288 3448 1160 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF PIPE16:inst72\|LPM_DFF:inst1 " "Elaborating entity \"LPM_DFF\" for hierarchy \"PIPE16:inst72\|LPM_DFF:inst1\"" {  } { { "PIPE16.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { { 200 512 688 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PIPE16:inst72\|LPM_DFF:inst1 " "Elaborated megafunction instantiation \"PIPE16:inst72\|LPM_DFF:inst1\"" {  } { { "PIPE16.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { { 200 512 688 376 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PIPE16:inst72\|LPM_DFF:inst1 " "Instantiated megafunction \"PIPE16:inst72\|LPM_DFF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585512 ""}  } { { "PIPE16.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { { 200 512 688 376 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:inst24 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:inst24\"" {  } { { "MIPS_CPU.bdf" "inst24" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 768 176 400 864 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF InstructionMemory:inst24\|LPM_DFF:inst6 " "Elaborating entity \"LPM_DFF\" for hierarchy \"InstructionMemory:inst24\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:inst24\|LPM_DFF:inst6 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:inst24\|LPM_DFF:inst6 " "Instantiated megafunction \"InstructionMemory:inst24\|LPM_DFF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585518 ""}  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Instantiated megafunction \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE insts.mif " "Parameter \"LPM_FILE\" = \"insts.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585528 ""}  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585538 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 768 176 400 864 "inst24" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1719618585539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\", which is child of megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u0g1 " "Found entity 1: altsyncram_u0g1" {  } { { "db/altsyncram_u0g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/altsyncram_u0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u0g1 InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated " "Elaborating entity \"altsyncram_u0g1\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:inst4 " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:inst4\"" {  } { { "MIPS_CPU.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 848 -104 32 944 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_MUX Branch_MUX:inst54 " "Elaborating entity \"Branch_MUX\" for hierarchy \"Branch_MUX:inst54\"" {  } { { "MIPS_CPU.bdf" "inst54" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 -272 -128 952 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\"" {  } { { "Branch_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\"" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585640 ""}  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_84e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_84e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_84e " "Found entity 1: mux_84e" {  } { { "db/mux_84e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_84e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_84e Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated " "Elaborating entity \"mux_84e\" for hierarchy \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRU_Branch_Predictor LRU_Branch_Predictor:inst100 " "Elaborating entity \"LRU_Branch_Predictor\" for hierarchy \"LRU_Branch_Predictor:inst100\"" {  } { { "MIPS_CPU.bdf" "inst100" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { -16 2416 2648 144 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585676 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "FIFO_Predictor_MUX inst5 " "Block or symbol \"FIFO_Predictor_MUX\" of instance \"inst5\" overlaps another block or symbol" {  } { { "LRU_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 560 584 728 640 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585677 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Compare8Bit inst14 " "Block or symbol \"Compare8Bit\" of instance \"inst14\" overlaps another block or symbol" {  } { { "LRU_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 376 1152 1280 472 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585677 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Compare8Bit inst16 " "Block or symbol \"Compare8Bit\" of instance \"inst16\" overlaps another block or symbol" {  } { { "LRU_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 488 1152 1280 584 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585677 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Compare8Bit inst18 " "Block or symbol \"Compare8Bit\" of instance \"inst18\" overlaps another block or symbol" {  } { { "LRU_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 672 1168 1296 768 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585677 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst36 " "Block or symbol \"OR3\" of instance \"inst36\" overlaps another block or symbol" {  } { { "LRU_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 752 448 512 800 "inst36" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618585677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare8Bit LRU_Branch_Predictor:inst100\|Compare8Bit:inst14 " "Elaborating entity \"Compare8Bit\" for hierarchy \"LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\"" {  } { { "LRU_Branch_Predictor.bdf" "inst14" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 376 1152 1280 472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Compare8Bit.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585689 ""}  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eig " "Found entity 1: cmpr_eig" {  } { { "db/cmpr_eig.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cmpr_eig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eig LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\|cmpr_eig:auto_generated " "Elaborating entity \"cmpr_eig\" for hierarchy \"LRU_Branch_Predictor:inst100\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\|cmpr_eig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16bit LRU_Branch_Predictor:inst100\|Register16bit:inst " "Elaborating entity \"Register16bit\" for hierarchy \"LRU_Branch_Predictor:inst100\|Register16bit:inst\"" {  } { { "LRU_Branch_Predictor.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 440 816 960 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit LRU_Branch_Predictor:inst100\|Register16bit:inst\|Register8bit:inst1 " "Elaborating entity \"Register8bit\" for hierarchy \"LRU_Branch_Predictor:inst100\|Register16bit:inst\|Register8bit:inst1\"" {  } { { "ALU/Register16bit.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register16bit.bdf" { { 496 1024 1160 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Predictor_MUX LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4 " "Elaborating entity \"FIFO_Predictor_MUX\" for hierarchy \"LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\"" {  } { { "LRU_Branch_Predictor.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 424 576 720 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "FIFO_Predictor_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585731 ""}  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n5e " "Found entity 1: mux_n5e" {  } { { "db/mux_n5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_n5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n5e LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\|mux_n5e:auto_generated " "Elaborating entity \"mux_n5e\" for hierarchy \"LRU_Branch_Predictor:inst100\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\|mux_n5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_4_1 LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20 " "Elaborating entity \"mux_16_4_1\" for hierarchy \"LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\"" {  } { { "LRU_Branch_Predictor.bdf" "inst20" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 408 352 496 520 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_16_4_1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_16_4_1.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_16_4_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_16_4_1.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585767 ""}  } { { "mux_16_4_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_16_4_1.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q5e " "Found entity 1: mux_q5e" {  } { { "db/mux_q5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_q5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q5e LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component\|mux_q5e:auto_generated " "Elaborating entity \"mux_q5e\" for hierarchy \"LRU_Branch_Predictor:inst100\|mux_16_4_1:inst20\|LPM_MUX:LPM_MUX_component\|mux_q5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_REPLACER LRU_Branch_Predictor:inst100\|BIT_REPLACER:inst11 " "Elaborating entity \"BIT_REPLACER\" for hierarchy \"LRU_Branch_Predictor:inst100\|BIT_REPLACER:inst11\"" {  } { { "LRU_Branch_Predictor.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 400 168 328 496 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odd_even LRU_Branch_Predictor:inst100\|odd_even:inst9 " "Elaborating entity \"odd_even\" for hierarchy \"LRU_Branch_Predictor:inst100\|odd_even:inst9\"" {  } { { "LRU_Branch_Predictor.bdf" "inst9" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 112 672 816 176 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "odd_even.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585817 ""}  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mlh " "Found entity 1: cntr_mlh" {  } { { "db/cntr_mlh.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cntr_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mlh LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_mlh:auto_generated " "Elaborating entity \"cntr_mlh\" for hierarchy \"LRU_Branch_Predictor:inst100\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_mlh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 LRU_Branch_Predictor:inst100\|mux_2_1:inst22 " "Elaborating entity \"mux_2_1\" for hierarchy \"LRU_Branch_Predictor:inst100\|mux_2_1:inst22\"" {  } { { "LRU_Branch_Predictor.bdf" "inst22" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { { 248 1472 1552 328 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2_1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585877 ""}  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_14e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_14e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_14e " "Found entity 1: mux_14e" {  } { { "db/mux_14e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_14e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_14e LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated " "Elaborating entity \"mux_14e\" for hierarchy \"LRU_Branch_Predictor:inst100\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practical3 Practical3:inst28 " "Elaborating entity \"Practical3\" for hierarchy \"Practical3:inst28\"" {  } { { "MIPS_CPU.bdf" "inst28" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 840 2264 2480 968 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585915 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst21 " "Primitive \"GND\" of instance \"inst21\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 376 1160 1192 408 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst22 " "Primitive \"GND\" of instance \"inst22\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 424 1160 1192 456 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst23 " "Primitive \"GND\" of instance \"inst23\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 472 1160 1192 504 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 528 1160 1192 560 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst25 " "Primitive \"GND\" of instance \"inst25\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 584 1160 1192 616 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 632 1160 1192 664 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 688 1160 1192 720 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 368 1312 1344 400 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst29 " "Primitive \"GND\" of instance \"inst29\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 416 1312 1344 448 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst30 " "Primitive \"GND\" of instance \"inst30\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 464 1312 1344 496 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst31 " "Primitive \"GND\" of instance \"inst31\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 520 1312 1344 552 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst32 " "Primitive \"GND\" of instance \"inst32\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 576 1312 1344 608 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst33 " "Primitive \"GND\" of instance \"inst33\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 624 1312 1344 656 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst34 " "Primitive \"GND\" of instance \"inst34\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 680 1312 1344 712 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618585916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux9 Practical3:inst28\|lpm_mux9:inst6 " "Elaborating entity \"lpm_mux9\" for hierarchy \"Practical3:inst28\|lpm_mux9:inst6\"" {  } { { "ALU/Practical3.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 48 1472 1552 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585921 ""}  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ele.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ele.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ele " "Found entity 1: mux_ele" {  } { { "db/mux_ele.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_ele.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ele Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated " "Elaborating entity \"mux_ele\" for hierarchy \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_16_e Practical3:inst28\|decode4_16_e:inst2 " "Elaborating entity \"decode4_16_e\" for hierarchy \"Practical3:inst28\|decode4_16_e:inst2\"" {  } { { "ALU/Practical3.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 112 528 656 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 Practical3:inst28\|lpm_mux8:inst5 " "Elaborating entity \"lpm_mux8\" for hierarchy \"Practical3:inst28\|lpm_mux8:inst5\"" {  } { { "ALU/Practical3.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 208 1496 1576 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585964 ""}  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618585964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6ne " "Found entity 1: mux_6ne" {  } { { "db/mux_6ne.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_6ne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618585996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618585996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6ne Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated " "Elaborating entity \"mux_6ne\" for hierarchy \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 Practical3:inst28\|lpm_compare0:inst18 " "Elaborating entity \"lpm_compare0\" for hierarchy \"Practical3:inst28\|lpm_compare0:inst18\"" {  } { { "ALU/Practical3.bdf" "inst18" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 592 888 1016 688 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618585998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586001 ""}  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1pg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1pg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1pg " "Found entity 1: cmpr_1pg" {  } { { "db/cmpr_1pg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cmpr_1pg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1pg Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated " "Elaborating entity \"cmpr_1pg\" for hierarchy \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 Practical3:inst28\|lpm_mux1:inst19 " "Elaborating entity \"lpm_mux1\" for hierarchy \"Practical3:inst28\|lpm_mux1:inst19\"" {  } { { "ALU/Practical3.bdf" "inst19" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { -32 1200 1344 304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586039 ""}  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q8f " "Found entity 1: mux_q8f" {  } { { "db/mux_q8f.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_q8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q8f Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated " "Elaborating entity \"mux_q8f\" for hierarchy \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND8bit Practical3:inst28\|AND8bit:inst " "Elaborating entity \"AND8bit\" for hierarchy \"Practical3:inst28\|AND8bit:inst\"" {  } { { "ALU/Practical3.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { -24 848 1032 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR8bit Practical3:inst28\|OR8bit:inst12 " "Elaborating entity \"OR8bit\" for hierarchy \"Practical3:inst28\|OR8bit:inst12\"" {  } { { "ALU/Practical3.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 128 864 1048 224 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8bit Practical3:inst28\|XOR8bit:inst13 " "Elaborating entity \"XOR8bit\" for hierarchy \"Practical3:inst28\|XOR8bit:inst13\"" {  } { { "ALU/Practical3.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 240 864 1048 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAdder-8bit Practical3:inst28\|SCAdder-8bit:inst3 " "Elaborating entity \"SCAdder-8bit\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\"" {  } { { "ALU/Practical3.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 360 880 1048 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCadder_4bit Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst " "Elaborating entity \"RCadder_4bit\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCAdder-8bit.bdf" { { -24 632 816 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\"" {  } { { "ALU/RCadder_4bit.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/RCadder_4bit.bdf" { { 488 576 672 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborated megafunction instantiation \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux10 Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5 " "Elaborating entity \"lpm_mux10\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCAdder-8bit.bdf" { { 40 960 1104 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586092 ""}  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_44e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_44e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_44e " "Found entity 1: mux_44e" {  } { { "db/mux_44e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_44e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_44e Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated " "Elaborating entity \"mux_44e\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB_8bit Practical3:inst28\|SUB_8bit:inst10 " "Elaborating entity \"SUB_8bit\" for hierarchy \"Practical3:inst28\|SUB_8bit:inst10\"" {  } { { "ALU/Practical3.bdf" "inst10" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 480 880 1048 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Practical3:inst28\|multiplier:inst7 " "Elaborating entity \"multiplier\" for hierarchy \"Practical3:inst28\|multiplier:inst7\"" {  } { { "ALU/Practical3.bdf" "inst7" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 704 856 1032 800 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "lpm_mult_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586175 ""}  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_82n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_82n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_82n " "Found entity 1: mult_82n" {  } { { "db/mult_82n.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mult_82n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_82n Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\|mult_82n:auto_generated " "Elaborating entity \"mult_82n\" for hierarchy \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\|mult_82n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst9 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst9\"" {  } { { "MIPS_CPU.bdf" "inst9" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 800 1312 1528 960 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 RegisterFile:inst9\|lpm_decode1:inst21 " "Elaborating entity \"lpm_decode1\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst21" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/RegisterFile.bdf" { { 352 272 400 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586214 ""}  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4sf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4sf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4sf " "Found entity 1: decode_4sf" {  } { { "db/decode_4sf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/decode_4sf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4sf RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated " "Elaborating entity \"decode_4sf\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 RegisterFile:inst9\|lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/RegisterFile.bdf" { { 16 856 1000 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586250 ""}  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tle " "Found entity 1: mux_tle" {  } { { "db/mux_tle.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_tle.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tle RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated " "Elaborating entity \"mux_tle\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataWriteMux DataWriteMux:inst40 " "Elaborating entity \"DataWriteMux\" for hierarchy \"DataWriteMux:inst40\"" {  } { { "MIPS_CPU.bdf" "inst40" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 3784 3928 904 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "even_counter even_counter:inst36 " "Elaborating entity \"even_counter\" for hierarchy \"even_counter:inst36\"" {  } { { "MIPS_CPU.bdf" "inst36" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 200 4080 4224 296 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter even_counter:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "even_counter.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "even_counter:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "even_counter:inst36\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586296 ""}  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dai " "Found entity 1: cntr_dai" {  } { { "db/cntr_dai.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cntr_dai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dai even_counter:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_dai:auto_generated " "Elaborating entity \"cntr_dai\" for hierarchy \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_dai:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE PIPE:inst71 " "Elaborating entity \"PIPE\" for hierarchy \"PIPE:inst71\"" {  } { { "MIPS_CPU.bdf" "inst71" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 912 3288 3440 1008 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF PIPE:inst71\|LPM_DFF:inst1 " "Elaborating entity \"LPM_DFF\" for hierarchy \"PIPE:inst71\|LPM_DFF:inst1\"" {  } { { "PIPE.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { { 16 392 568 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PIPE:inst71\|LPM_DFF:inst1 " "Elaborated megafunction instantiation \"PIPE:inst71\|LPM_DFF:inst1\"" {  } { { "PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { { 16 392 568 192 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PIPE:inst71\|LPM_DFF:inst1 " "Instantiated megafunction \"PIPE:inst71\|LPM_DFF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586333 ""}  } { { "PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { { 16 392 568 192 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:inst41 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:inst41\"" {  } { { "MIPS_CPU.bdf" "inst41" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 816 2936 3168 944 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Instantiated megafunction \"DataMemory:inst41\|LPM_RAM_DQ:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE datas.mif " "Parameter \"LPM_FILE\" = \"datas.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586346 ""}  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586347 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 816 2936 3168 944 "inst41" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1719618586348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\", which is child of megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvf1 " "Found entity 1: altsyncram_qvf1" {  } { { "db/altsyncram_qvf1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/altsyncram_qvf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvf1 DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qvf1:auto_generated " "Elaborating entity \"altsyncram_qvf1\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586398 ""}
{ "Warning" "WSGN_SEARCH_FILE" "number_one.vhd 2 1 " "Using design file number_one.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_one-SYN " "Found design unit 1: number_one-SYN" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586428 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_one " "Found entity 1: number_one" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719618586428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_one number_one:inst15 " "Elaborating entity \"number_one\" for hierarchy \"number_one:inst15\"" {  } { { "MIPS_CPU.bdf" "inst15" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 632 -192 -80 680 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586437 ""}  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_register_mux write_register_mux:inst29 " "Elaborating entity \"write_register_mux\" for hierarchy \"write_register_mux:inst29\"" {  } { { "MIPS_CPU.bdf" "inst29" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 808 1008 1152 888 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\"" {  } { { "write_register_mux.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\"" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586441 ""}  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_34e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_34e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_34e " "Found entity 1: mux_34e" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_34e write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated " "Elaborating entity \"mux_34e\" for hierarchy \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_seven number_seven:inst30 " "Elaborating entity \"number_seven\" for hierarchy \"number_seven:inst30\"" {  } { { "MIPS_CPU.bdf" "inst30" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 752 -200 -88 800 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586479 ""}  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SRC_MUX ALU_SRC_MUX:inst16 " "Elaborating entity \"ALU_SRC_MUX\" for hierarchy \"ALU_SRC_MUX:inst16\"" {  } { { "MIPS_CPU.bdf" "inst16" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1096 1752 1896 1176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst8 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst8\"" {  } { { "MIPS_CPU.bdf" "inst8" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1048 968 1208 1144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_extend_mux Extender:inst8\|digit_extend_mux:inst " "Elaborating entity \"digit_extend_mux\" for hierarchy \"Extender:inst8\|digit_extend_mux:inst\"" {  } { { "Extender.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Extender.bdf" { { 200 544 624 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_5CLOCKS PIPE_5CLOCKS:inst90 " "Elaborating entity \"PIPE_5CLOCKS\" for hierarchy \"PIPE_5CLOCKS:inst90\"" {  } { { "MIPS_CPU.bdf" "inst90" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 312 2240 2392 408 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Minus_One Minus_One:inst87 " "Elaborating entity \"Minus_One\" for hierarchy \"Minus_One:inst87\"" {  } { { "MIPS_CPU.bdf" "inst87" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 512 120 280 608 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Minus_One.vhd" "LPM_ADD_SUB_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618586585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586585 ""}  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618586585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2qh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2qh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2qh " "Found entity 1: add_sub_2qh" {  } { { "db/add_sub_2qh.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/add_sub_2qh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618586617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618586617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2qh Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2qh:auto_generated " "Elaborating entity \"add_sub_2qh\" for hierarchy \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2qh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618586617 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[15\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[14\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[13\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[12\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[11\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[10\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[9\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[8\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[7\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[6\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[5\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[4\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[3\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[2\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[1\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[0\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618586960 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1719618586960 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w2_n0_mux_dataout~0 " "Found clock multiplexer write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w2_n0_mux_dataout~0" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 31 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618587021 "|MIPS_CPU|write_register_mux:inst11|lpm_mux:LPM_MUX_component|mux_34e:auto_generated|l1_w2_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w1_n0_mux_dataout~0 " "Found clock multiplexer write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w1_n0_mux_dataout~0" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 30 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618587021 "|MIPS_CPU|write_register_mux:inst11|lpm_mux:LPM_MUX_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w0_n0_mux_dataout~0 " "Found clock multiplexer write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w0_n0_mux_dataout~0" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 29 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618587021 "|MIPS_CPU|write_register_mux:inst11|lpm_mux:LPM_MUX_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control:inst47\|inst3~0 " "Found clock multiplexer Control:inst47\|inst3~0" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 408 752 816 456 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618587021 "|MIPS_CPU|Control:inst47|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1719618587021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719618587111 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control:inst47\|inst10~0 " "Found clock multiplexer Control:inst47\|inst10~0" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 416 888 952 528 "inst10" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618587258 "|MIPS_CPU|Control:inst47|inst10~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1719618587258 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719618588036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719618588248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618588248 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_ENABLE " "No output dependent on input pin \"ALU_ENABLE\"" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 984 2016 2192 1000 "ALU_ENABLE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618588325 "|MIPS_CPU|ALU_ENABLE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1719618588325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "822 " "Implemented 822 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719618588328 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719618588328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "641 " "Implemented 641 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719618588328 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1719618588328 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1719618588328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719618588328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719618588367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 03:19:48 2024 " "Processing ended: Sat Jun 29 03:19:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719618588367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719618588367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719618588367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719618588367 ""}
