#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu May 23 20:15:52 2024
# Process ID: 2784785
# Current directory: /data/chenzh/course/digital_design/risc-v/sim
# Command line: vivado
# Log file: /data/chenzh/course/digital_design/risc-v/sim/vivado.log
# Journal file: /data/chenzh/course/digital_design/risc-v/sim/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /share/app/vivadoE/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project project_1 /data/chenzh/course/digital_design/risc-v/sim/project_1 -part xc7a35tfgg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/app/vivadoE/Vivado/2021.1/data/ip'.
add_files -norecurse {/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/defines.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_buf.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v}
file mkdir /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/constrs_1/new
close [ open /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/constrs_1/new/tinyriscv_soc_top.xdc w ]
add_files -fileset constrs_1 /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/constrs_1/new/tinyriscv_soc_top.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top tinyriscv_soc_top [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 32
[Thu May 23 20:54:27 2024] Launched synth_1...
Run output will be captured here: /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 32
[Thu May 23 21:00:04 2024] Launched synth_1...
Run output will be captured here: /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.runs/synth_1/runme.log
file mkdir /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/sim_1/new/tinyriscv_soc_tb.v w ]
add_files -fileset sim_1 /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/sim_1/new/tinyriscv_soc_tb.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 32
[Thu May 23 21:03:14 2024] Launched synth_1...
Run output will be captured here: /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.runs/synth_1/runme.log
set_property top tinyriscv_soc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 32
[Thu May 23 21:08:20 2024] Launched synth_1...
Run output will be captured here: /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/sim_1/new/tinyriscv_soc_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/sim_1/new/tinyriscv_soc_tb.v
file delete -force /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.srcs/sim_1/new/tinyriscv_soc_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v
reset_run synth_1
launch_runs synth_1 -jobs 32
[Thu May 23 21:25:01 2024] Launched synth_1...
Run output will be captured here: /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tinyriscv_soc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 23 21:25:58 2024...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8272.559 ; gain = 0.000 ; free physical = 6740 ; free virtual = 103709
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
WARNING: File ./sid.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 8333.371 ; gain = 60.812 ; free physical = 6679 ; free virtual = 103652
run 200 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sid.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7719 ; free virtual = 104698
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_pc_reg/pc_o}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sid.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7643 ; free virtual = 104631
run 200 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sid.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7630 ; free virtual = 104625
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7610 ; free virtual = 104613
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7616 ; free virtual = 104623
run 200 ns
run 200 ns
run 200 ns
run 200 ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 3
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/inst_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7603 ; free virtual = 104614
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
WARNING: File sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7580 ; free virtual = 104606
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7642 ; free virtual = 104681
run all
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/inst_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7634 ; free virtual = 104675
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_id/inst_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7631 ; free virtual = 104675
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_sid/start_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8333.371 ; gain = 0.000 ; free physical = 7628 ; free virtual = 104674
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8348.363 ; gain = 10.008 ; free physical = 7616 ; free virtual = 104716
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 6
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/inst_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:509]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
WARNING: File ./sID_inst.data referenced on /data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v at line 499 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8348.363 ; gain = 0.000 ; free physical = 7633 ; free virtual = 104735
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8363.367 ; gain = 1.973 ; free physical = 7606 ; free virtual = 104723
run all
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/inst_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8375.371 ; gain = 7.000 ; free physical = 7611 ; free virtual = 104733
run 200 ns
run 200 ns
current_wave_config {Untitled 7}
Untitled 7
log_wave {/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_sid/start_i} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_sid/start_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7576 ; free virtual = 104704
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run all
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_pc_reg/pc_o}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7570 ; free virtual = 104704
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7592 ; free virtual = 104732
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7579 ; free virtual = 104721
run 200 ns
run 200 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7517 ; free virtual = 104663
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7518 ; free virtual = 104667
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7491 ; free virtual = 104646
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7489 ; free virtual = 104646
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7484 ; free virtual = 104643
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7475 ; free virtual = 104636
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7467 ; free virtual = 104631
add_bp {/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v} 267
add_bp {/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v} 266
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
Stopped at time : 70 ns : File "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 266
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7468 ; free virtual = 104635
run all
Stopped at time : 70 ns : File "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 267
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7325 ; free virtual = 104623
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
Stopped at time : 70 ns : File "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 266
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7443 ; free virtual = 104621
remove_bps -file {/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v} -line 266
add_bp {/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v} 266
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 10
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/sid_ready_i}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/sid_busy_i}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/opcode}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/u_ex/funct3}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
Stopped at time : 70 ns : File "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 266
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7449 ; free virtual = 104634
run 20 ns
Stopped at time : 70 ns : File "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 267
remove_bps -file {/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v} -line 266
remove_bps -file {/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v} -line 267
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7440 ; free virtual = 104633
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7433 ; free virtual = 104633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7426 ; free virtual = 104628
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7424 ; free virtual = 104631
run 20 ns
run 20 ns
run 20 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sid
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol sid_waddr_o, assumed default net type wire [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v" Line 20. Module tinyriscv_soc_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v" Line 20. Module tinyriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/pc_reg.v" Line 20. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ctrl.v" Line 21. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/regs.v" Line 20. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/csr_reg.v" Line 20. Module csr_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/if_id.v" Line 20. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id.v" Line 21. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/id_ex.v" Line 20. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff(DW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/gen_dff.v" Line 18. Module gen_pipe_dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/ex.v" Line 21. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/div.v" Line 22. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/clint.v" Line 21. Module clint doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/sid.v" Line 6. Module sid doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/rom.v" Line 20. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/ram.v" Line 20. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/timer.v" Line 21. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/uart.v" Line 19. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/gpio.v" Line 19. Module gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/spi.v" Line 19. Module spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/pwm.v" Line 3. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/perips/i2c.v" Line 4. Module i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/rib.v" Line 21. Module rib doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/uart_debug.v" Line 44. Module uart_debug doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_top.v" Line 20. Module jtag_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_driver.v" Line 23. Module jtag_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/debug/jtag_dm.v" Line 27. Module jtag_dm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_tx.v" Line 23. Module full_handshake_tx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/data/chenzh/course/digital_design/risc-v/src/tinyriscv/utils/full_handshake_rx.v" Line 23. Module full_handshake_rx(DW=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sid
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7393 ; free virtual = 104612
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7395 ; free virtual = 104618
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/share/app/vivadoE/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/chenzh/course/digital_design/risc-v/sim/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /share/app/vivadoE/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c93e5aa8fcbb4b94b2cfdd613e5ade82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_waddr_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/core/tinyriscv.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 'io_pin_i' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_o' [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_top.v:322]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [/data/chenzh/course/digital_design/risc-v/src/tinyriscv/soc/tinyriscv_soc_tb.v:510]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.520 ; gain = 0.000 ; free physical = 7391 ; free virtual = 104619
