Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/viviadoo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XADCdemo_tb_behav xil_defaultlib.XADCdemo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'di_in' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dwe_in' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_41=16'b010000110101111...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.bin2dec
Compiling module xil_defaultlib.sevensegdecoder
Compiling module xil_defaultlib.mux4_4bus
Compiling module xil_defaultlib.segClkDevider
Compiling module xil_defaultlib.counter3bit
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.DigitToSeg
Compiling module xil_defaultlib.XADCdemo
Compiling module xil_defaultlib.XADCdemo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot XADCdemo_tb_behav
