===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.0662 seconds

  ----Wall Time----  ----Name----
    4.1465 ( 11.5%)  FIR Parser
   16.8579 ( 46.7%)  'firrtl.circuit' Pipeline
    1.4315 (  4.0%)    'firrtl.module' Pipeline
    1.2726 (  3.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1589 (  0.4%)      LowerCHIRRTLPass
    0.1084 (  0.3%)    InferWidths
    0.7085 (  2.0%)    InferResets
    0.0215 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0197 (  0.1%)    PrefixModules
    0.7170 (  2.0%)    LowerFIRRTLTypes
    7.0003 ( 19.4%)    'firrtl.module' Pipeline
    0.8447 (  2.3%)      ExpandWhens
    0.0228 (  0.1%)      RemoveResets
    6.1327 ( 17.0%)      Canonicalizer
    0.4058 (  1.1%)    Inliner
    1.2532 (  3.5%)    IMConstProp
    0.0363 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.6129 ( 12.8%)    'firrtl.module' Pipeline
    4.6129 ( 12.8%)      Canonicalizer
    0.4769 (  1.3%)    CreateSiFiveMetadata
    0.1234 (  0.3%)    EmitOMIR
    0.0346 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.1628 ( 11.5%)  LowerFIRRTLToHW
    0.0358 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.3127 ( 20.3%)  'hw.module' Pipeline
    0.8978 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.9734 ( 13.8%)    Canonicalizer
    0.6316 (  1.8%)    HWCleanup
    0.0752 (  0.2%)    HWLegalizeModules
    0.7346 (  2.0%)    PrettifyVerilog
    3.5831 (  9.9%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   36.0662 (100.0%)  Total

{
  totalTime: 36.1,
  maxMemory: 698650624
}
