INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/new/RAM_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sim_1/new/RAM_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
