// Seed: 2261022761
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    output uwire id_2
);
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3
    , id_27,
    output logic id_4
    , id_28,
    input wand id_5,
    input tri1 id_6,
    input uwire id_7,
    output uwire id_8,
    input tri id_9,
    input wand id_10,
    output wire id_11,
    output uwire id_12,
    output uwire id_13,
    input uwire id_14,
    input wand id_15,
    input supply1 id_16,
    output supply1 id_17,
    output supply1 id_18,
    output wand id_19,
    output logic id_20
    , id_29,
    output logic id_21,
    input tri0 id_22,
    input tri1 id_23,
    input wire id_24,
    input tri1 id_25
);
  logic [1 : 1] id_30;
  parameter id_31 = 1;
  always id_30 <= 1;
  always @(posedge 1) id_21 = -1;
  wire id_32;
  always_ff @(*)
    if (id_31 / -1) id_20 <= id_25;
    else begin : LABEL_0
      if (1) begin : LABEL_1
        $signed(23);
        ;
      end else begin : LABEL_2
        deassign id_20;
        id_4 <= id_25;
      end
    end
  wire id_33;
  ;
  wire [1 'b0 : {
-1  ,  1
}] id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41, id_42, id_43, id_44, id_45, id_46, id_47,
      id_48, id_49, id_50;
  wire id_51, id_52;
  always @(negedge 1'b0) begin : LABEL_3
    id_20 <= -1'h0;
  end
  module_0 modCall_1 (
      id_14,
      id_22,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
