
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000667                       # Number of seconds simulated
sim_ticks                                   667208000                       # Number of ticks simulated
final_tick                               2255106870500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40743895                       # Simulator instruction rate (inst/s)
host_op_rate                                 40743754                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              277440299                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729004                       # Number of bytes of host memory used
host_seconds                                     2.40                       # Real time elapsed on the host
sim_insts                                    97983159                       # Number of instructions simulated
sim_ops                                      97983159                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       112000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       232320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             344320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       112000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       157440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          157440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    167863695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    348197264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             516060959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    167863695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167863695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       235968394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            235968394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       235968394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    167863695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    348197264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            752029352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2460                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 342528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  155584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  344320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               157440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               86                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     666808500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2460                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.915099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.911410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.591615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          922     44.48%     44.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          545     26.29%     70.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          196      9.45%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          102      4.92%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           68      3.28%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      2.12%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      1.40%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.11%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144      6.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2073                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.224490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.817312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.584435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.68%      0.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      4.76%      5.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            42     28.57%     34.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            30     20.41%     54.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            20     13.61%     68.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            16     10.88%     78.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      9.52%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             4      2.72%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      2.72%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.68%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.68%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.68%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.68%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.68%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.68%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.68%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.537415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.508291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              112     76.19%     76.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.36%     77.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     16.33%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.76%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           147                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     75032250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175382250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14019.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32769.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       513.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    516.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85052.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7847280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4281750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19983600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9551520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            371014425                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             71803500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              527709675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            797.034661                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    117278500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     522874000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7756560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4232250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21520200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6097680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            394532055                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             51174000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              528540345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            798.289277                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     82653250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     557351750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                602555500     90.38%     90.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1216500      0.18%     90.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                62930500      9.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            666702500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          434908500     65.23%     65.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            231787000     34.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18326                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18326                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.931136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.897053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.102947                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1183982                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1183982                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133692                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59276                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2233                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2233                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2379                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2379                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192968                       # number of overall hits
system.cpu.dcache.overall_hits::total          192968                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26464                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        66973                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        66973                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93437                       # number of overall misses
system.cpu.dcache.overall_misses::total         93437                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    691469491                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    691469491                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1840827015                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1840827015                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      7170250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7170250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2532296506                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2532296506                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2532296506                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2532296506                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286405                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165239                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.530483                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.530483                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.326241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.326241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.326241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.326241                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26128.683910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26128.683910                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27486.106565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27486.106565                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 18061.083123                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18061.083123                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27101.646093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27101.646093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27101.646093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27101.646093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        75604                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4599                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.439226                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13034                       # number of writebacks
system.cpu.dcache.writebacks::total             13034                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17448                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17448                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        57883                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57883                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75331                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75331                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9016                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9016                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9090                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18106                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    224071006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    224071006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    253699554                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    253699554                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4237250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4237250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    477770560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    477770560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    477770560                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    477770560                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084411                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084411                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063218                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063218                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24852.596051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24852.596051                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27909.741914                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27909.741914                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 19086.711712                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19086.711712                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26387.416326                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26387.416326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26387.416326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26387.416326                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10374                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.868635                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10374                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.028629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.737954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.130682                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333861                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333861                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149844                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149844                       # number of overall hits
system.cpu.icache.overall_hits::total          149844                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11899                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11899                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11899                       # number of overall misses
system.cpu.icache.overall_misses::total         11899                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    300264210                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    300264210                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    300264210                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    300264210                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    300264210                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    300264210                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161743                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161743                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161743                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161743                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073567                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073567                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073567                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073567                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073567                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25234.407093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25234.407093                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25234.407093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25234.407093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25234.407093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25234.407093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1961                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                73                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.863014                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1524                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1524                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1524                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1524                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1524                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1524                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10375                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10375                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    241375024                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241375024                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    241375024                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241375024                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    241375024                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241375024                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064145                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23265.062554                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23265.062554                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23265.062554                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23265.062554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23265.062554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23265.062554                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5408                       # number of replacements
system.l2.tags.tagsinuse                 16197.140086                       # Cycle average of tags in use
system.l2.tags.total_refs                       25030                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5408                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.628328                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7943.592098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3024.078050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3284.722196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1184.344385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   760.403358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.484838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.046411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          998                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978821                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682205                       # Number of tag accesses
system.l2.tags.data_accesses                   682205                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8622                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7581                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16203                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13034                       # number of Writeback hits
system.l2.Writeback_hits::total                 13034                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7115                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14696                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23318                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8622                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14696                       # number of overall hits
system.l2.overall_hits::total                   23318                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1750                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1654                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3404                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1977                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1750                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3631                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5381                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1750                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3631                       # number of overall misses
system.l2.overall_misses::total                  5381                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    140215000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    137956750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       278171750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    168001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     168001000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    140215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    305957750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        446172750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    140215000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    305957750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       446172750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19607                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13034                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13034                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9092                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28699                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28699                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.179101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.173611                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.217444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.217444                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.198123                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187498                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.198123                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187498                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80122.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83407.950423                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81719.080494                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84977.744057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84977.744057                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80122.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84262.668686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82916.325962                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80122.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84262.668686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82916.325962                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2460                       # number of writebacks
system.l2.writebacks::total                      2460                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1750                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3404                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1977                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5381                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5381                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    118301500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    117376750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    235678250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    143512500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    143512500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    118301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    260889250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    379190750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    118301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    260889250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    379190750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.179101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.173611                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.217444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.217444                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.198123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.198123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187498                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67600.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70965.386941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69235.678613                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72591.047041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72591.047041                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67600.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71850.523272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70468.453819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67600.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71850.523272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70468.453819                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3404                       # Transaction distribution
system.membus.trans_dist::ReadResp               3403                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2460                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1977                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1977                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       501760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       501768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  501768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7842                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19299500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28520750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          235388                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       195055                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11071                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       168301                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81835                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.624191                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14188                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          427                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182610                       # DTB read hits
system.switch_cpus.dtb.read_misses               3143                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60788                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136692                       # DTB write hits
system.switch_cpus.dtb.write_misses              1215                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25418                       # DTB write accesses
system.switch_cpus.dtb.data_hits               319302                       # DTB hits
system.switch_cpus.dtb.data_misses               4358                       # DTB misses
system.switch_cpus.dtb.data_acv                    74                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86206                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58382                       # ITB hits
system.switch_cpus.itb.fetch_misses              1300                       # ITB misses
system.switch_cpus.itb.fetch_acv                   20                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59682                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1334416                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1255256                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              235388                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        96023                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                773623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31834                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          768                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        51167                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161746                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1196161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.049404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.398474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           962797     80.49%     80.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14808      1.24%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27689      2.31%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17769      1.49%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44161      3.69%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10583      0.88%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18260      1.53%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8108      0.68%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91986      7.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1196161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.176398                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.940678                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276052                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        720081                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152843                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32608                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14576                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11141                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1383                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1074415                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4346                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14576                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           293896                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          204626                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       342754                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166701                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        173607                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1019325                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           948                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25112                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10637                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         104369                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       681759                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1306690                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1303476                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2797                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493933                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           187818                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31901                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3600                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            219511                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       191449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34917                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21711                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             930830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27051                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            874151                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1622                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       230534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1196161                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.730797                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.420772                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       840826     70.29%     70.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138753     11.60%     81.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71840      6.01%     87.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58394      4.88%     92.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44123      3.69%     96.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22162      1.85%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13364      1.12%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4542      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2157      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1196161                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1300      4.56%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15682     54.98%     59.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11542     40.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516783     59.12%     59.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          757      0.09%     59.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1245      0.14%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       195348     22.35%     81.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139997     16.02%     97.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         874151                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655081                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28524                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032631                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2965930                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1184905                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       828530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8678                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4464                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4108                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         897683                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4532                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7369                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        53072                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          987                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18535                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16769                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14576                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          102108                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         64249                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       977737                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        191449                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147348                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21678                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         62806                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          987                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13837                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        860933                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186928                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13217                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19856                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               325257                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117508                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138329                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.645176                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 840369                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                832638                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404597                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            544864                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.623972                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.742565                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       225803                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12511                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1157018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.641318                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.626934                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       887159     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126076     10.90%     87.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49720      4.30%     91.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19714      1.70%     93.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23041      1.99%     95.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7835      0.68%     96.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7834      0.68%     96.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6096      0.53%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29543      2.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1157018                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742017                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742017                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267190                       # Number of memory references committed
system.switch_cpus.commit.loads                138377                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98749                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712792                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433659     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142565     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129159     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742017                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29543                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2078082                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1975211                       # The number of ROB writes
system.switch_cpus.timesIdled                    4955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  138255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727342                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727342                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.834647                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.834647                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.545064                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.545064                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1145067                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          574754                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2686                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25409                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15008                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19609                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13034                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9092                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       663808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2007048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2670856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               3                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41738    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41738                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33903500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15900472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28061244                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.063740                       # Number of seconds simulated
sim_ticks                                 63740230500                       # Number of ticks simulated
final_tick                               2319442165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1526440                       # Simulator instruction rate (inst/s)
host_op_rate                                  1526439                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              747640353                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740268                       # Number of bytes of host memory used
host_seconds                                    85.26                       # Real time elapsed on the host
sim_insts                                   130136895                       # Number of instructions simulated
sim_ops                                     130136895                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       612800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     10643776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11256576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       612800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        612800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13916416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13916416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         9575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       166309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              175884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        217444                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             217444                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      9614022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    166986782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             176600805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      9614022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9614022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       218330180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218330180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       218330180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      9614022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    166986782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            394930985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      175884                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     348260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    175884                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   348260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11254272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16512704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11256576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22288640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90247                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          190                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16519                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       550                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   63742345500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                175884                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               348260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.294501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   364.681238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.411331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9449     19.48%     19.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6944     14.31%     33.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4498      9.27%     43.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2125      4.38%     47.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2363      4.87%     52.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1307      2.69%     55.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1753      3.61%     58.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1024      2.11%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19053     39.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48516                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.833485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.115677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           7978     80.90%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1622     16.45%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           145      1.47%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           30      0.30%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           63      0.64%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9861                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.164791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.378731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     56.090639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          9387     95.19%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            50      0.51%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            52      0.53%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            23      0.23%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            18      0.18%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            9      0.09%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           10      0.10%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           15      0.15%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           48      0.49%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           35      0.35%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           16      0.16%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           20      0.20%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            6      0.06%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            6      0.06%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.01%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            3      0.03%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            8      0.08%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           12      0.12%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            8      0.08%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           22      0.22%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            8      0.08%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           11      0.11%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           31      0.31%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            5      0.05%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.01%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            2      0.02%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            4      0.04%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            3      0.03%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            4      0.04%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            7      0.07%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            6      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            6      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           10      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            4      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            3      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9861                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4347974154                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7645124154                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  879240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24725.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43475.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       176.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       259.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    176.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    349.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   156909                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  228424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121612.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                199266480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                108726750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               723021000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              849476160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           4245458880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8979848685                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          31122864750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            46228662705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            711.211563                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  51470082186                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2128360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10140008064                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                194405400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                106074375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               722919600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              849340080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           4245458880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8613094725                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          31444578750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            46175871810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            710.399394                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  52060976058                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2128360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    9548906442                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      449                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      63923                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7114     39.76%     39.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.70%     40.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      66      0.37%     40.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10586     59.17%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17891                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6743     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.91%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       66      0.48%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6743     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13677                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              61336438000     96.23%     96.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                58794000      0.09%     96.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                24314500      0.04%     96.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2321268000      3.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          63740814500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.947849                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.636973                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764463                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.22%      0.22% # number of syscalls executed
system.cpu.kern.syscall::3                        398     87.67%     87.89% # number of syscalls executed
system.cpu.kern.syscall::4                          3      0.66%     88.55% # number of syscalls executed
system.cpu.kern.syscall::6                          6      1.32%     89.87% # number of syscalls executed
system.cpu.kern.syscall::17                        17      3.74%     93.61% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.22%     93.83% # number of syscalls executed
system.cpu.kern.syscall::45                         6      1.32%     95.15% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.22%     95.37% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.22%     95.59% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.22%     95.81% # number of syscalls executed
system.cpu.kern.syscall::71                        10      2.20%     98.02% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.10%     99.12% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.44%     99.56% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.22%     99.78% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.22%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    454                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   361      0.64%      0.64% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.66% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16093     28.40%     29.06% # number of callpals executed
system.cpu.kern.callpal::rdps                     732      1.29%     30.35% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     30.35% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     30.35% # number of callpals executed
system.cpu.kern.callpal::rti                     1607      2.84%     33.19% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     34.05% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     34.05% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     65.94%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56665                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1822                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1062                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 146                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1112                      
system.cpu.kern.mode_good::user                  1062                      
system.cpu.kern.mode_good::idle                    50                      
system.cpu.kern.mode_switch_good::kernel     0.610318                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.342466                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.733993                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         9090413500     14.26%     14.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          13568999500     21.29%     35.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          41081401500     64.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      361                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            316406                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.967689                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7798791                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            316406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.648050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.967689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38092591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38092591                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      4388117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4388117                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      3235097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3235097                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       106824                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106824                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       108880                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108880                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      7623214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7623214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      7623214                       # number of overall hits
system.cpu.dcache.overall_hits::total         7623214                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       743122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        743122                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       856831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       856831                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         5169                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5169                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1599953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1599953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1599953                       # number of overall misses
system.cpu.dcache.overall_misses::total       1599953                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  47547143510                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47547143510                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  59498978900                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59498978900                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     81714718                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     81714718                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 107046122410                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107046122410                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 107046122410                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107046122410                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      5131239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5131239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4091928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4091928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       111993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       111993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       108882                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108882                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      9223167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9223167                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      9223167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9223167                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.144823                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144823                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.209395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.209395                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.046155                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.046155                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000018                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000018                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.173471                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.173471                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.173471                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.173471                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 63982.957724                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63982.957724                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 69440.740239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69440.740239                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 15808.612498                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15808.612498                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 66905.791864                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66905.791864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 66905.791864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66905.791864                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6155425                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124041                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.624116                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       195530                       # number of writebacks
system.cpu.dcache.writebacks::total            195530                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       559153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       559153                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       727724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       727724                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1712                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1712                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1286877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1286877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1286877                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1286877                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       183969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       183969                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       129107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       129107                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         3457                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3457                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       313076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       313076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       313076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       313076                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2249                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2249                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8428622183                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8428622183                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9252813991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9252813991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     51375532                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     51375532                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  17681436174                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17681436174                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  17681436174                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17681436174                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    267216000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    267216000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    378260500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    378260500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    645476500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    645476500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.031552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.030868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.030868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000018                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.033945                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033945                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.033945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033945                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45815.448162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45815.448162                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 71667.794860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71667.794860                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 14861.305178                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14861.305178                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 56476.498275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56476.498275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 56476.498275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56476.498275                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175568.988173                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175568.988173                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168190.529124                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168190.529124                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171168.522938                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 171168.522938                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            242494                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.892486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5383134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            242494                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.199040                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.892486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11448513                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11448513                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      5348159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5348159                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      5348159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5348159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      5348159                       # number of overall hits
system.cpu.icache.overall_hits::total         5348159                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       254792                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        254792                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       254792                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         254792                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       254792                       # number of overall misses
system.cpu.icache.overall_misses::total        254792                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   4086943041                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4086943041                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   4086943041                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4086943041                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   4086943041                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4086943041                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      5602951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5602951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      5602951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5602951                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      5602951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5602951                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.045475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045475                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.045475                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045475                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.045475                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045475                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 16040.311474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16040.311474                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 16040.311474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16040.311474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 16040.311474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16040.311474                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1659                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.866667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        12181                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12181                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        12181                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12181                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        12181                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12181                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       242611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       242611                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       242611                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       242611                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       242611                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       242611                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   3509247922                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3509247922                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   3509247922                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3509247922                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   3509247922                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3509247922                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.043301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.043301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.043301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043301                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14464.504586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14464.504586                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14464.504586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14464.504586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14464.504586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14464.504586                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133065                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2249                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7705                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382305                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               733000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           764230667                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5293000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131470805                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               131113                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       130816                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       130816                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          297                       # number of demand (read+write) misses
system.iocache.demand_misses::total               297                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          297                       # number of overall misses
system.iocache.overall_misses::total              297                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     35941881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35941881                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  29063877981                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  29063877981                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     35941881                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     35941881                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     35941881                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     35941881                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             297                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            297                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121016.434343                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121016.434343                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 222173.724781                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 222173.724781                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121016.434343                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121016.434343                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121016.434343                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121016.434343                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        283542                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                41482                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.835302                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          297                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          297                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     20377881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20377881                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  22259837591                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  22259837591                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     20377881                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     20377881                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     20377881                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     20377881                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68612.393939                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68612.393939                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 170161.429726                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 170161.429726                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68612.393939                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68612.393939                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68612.393939                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68612.393939                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    170969                       # number of replacements
system.l2.tags.tagsinuse                 15468.271341                       # Cycle average of tags in use
system.l2.tags.total_refs                      557706                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    170969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.262030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6782.439956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        870.972503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        729.513987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2610.894743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4474.450153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.413967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.053160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.044526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.159356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.273099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1738                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13947                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993835                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12378104                       # Number of tag accesses
system.l2.tags.data_accesses                 12378104                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       232905                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       109770                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  342675                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           195530                       # number of Writeback hits
system.l2.Writeback_hits::total                195530                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        40221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40221                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        232905                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        149991                       # number of demand (read+write) hits
system.l2.demand_hits::total                   382896                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       232905                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       149991                       # number of overall hits
system.l2.overall_hits::total                  382896                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         9587                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        77637                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 87224                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        88796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88796                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         9587                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       166433                       # number of demand (read+write) misses
system.l2.demand_misses::total                 176020                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         9587                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       166433                       # number of overall misses
system.l2.overall_misses::total                176020                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    817225974                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   7118861458                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7936087432                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   8686329608                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8686329608                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    817225974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  15805191066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16622417040                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    817225974                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  15805191066                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16622417040                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       242492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       187407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              429899                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       195530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            195530                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              110                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       129017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            129017                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       242492                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       316424                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               558916                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       242492                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       316424                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              558916                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.039535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.414269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.202894                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.636364                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.688250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.688250                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.039535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.525981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.314931                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.039535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.525981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.314931                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85243.139042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91694.185221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90985.135192                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 97823.433578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97823.433578                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85243.139042                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94964.286325                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94434.820134                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85243.139042                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94964.286325                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94434.820134                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                86628                       # number of writebacks
system.l2.writebacks::total                     86628                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         9587                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        77637                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            87224                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        88796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88796                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         9587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       166433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            176020                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         9587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       166433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           176020                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1522                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2249                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2249                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3771                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3771                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    697195526                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   6154323542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6851519068                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1258061                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1258061                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7593088392                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7593088392                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    697195526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  13747411934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14444607460                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    697195526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  13747411934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14444607460                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    245908000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    245908000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    349022500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    349022500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    594930500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    594930500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.039535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.414269                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.202894                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.688250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.688250                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.039535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.525981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.314931                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.039535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.525981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.314931                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72723.013038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79270.496567                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78550.846877                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17972.300000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17972.300000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85511.604036                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85511.604036                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72723.013038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82600.277193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82062.308033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72723.013038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82600.277193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82062.308033                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 161568.988173                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 161568.988173                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155190.084482                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155190.084482                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 157764.651286                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 157764.651286                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               89043                       # Transaction distribution
system.membus.trans_dist::ReadResp              89042                       # Transaction distribution
system.membus.trans_dist::WriteReq               2249                       # Transaction distribution
system.membus.trans_dist::WriteResp              2249                       # Transaction distribution
system.membus.trans_dist::Writeback            217444                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       130816                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              190                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             190                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88676                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88676                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       392745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       392745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       438791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       446335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 839080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16744448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16744448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16800768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16808473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33552921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              312                       # Total snoops (count)
system.membus.snoop_fanout::samples            528968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  528968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              528968                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7074999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1961770124                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          133165195                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          925551479                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5536532                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4125119                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       140948                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3620496                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2853035                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.802324                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          615763                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5652                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              5644474                       # DTB read hits
system.switch_cpus.dtb.read_misses              11947                       # DTB read misses
system.switch_cpus.dtb.read_acv                    64                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3480158                       # DTB read accesses
system.switch_cpus.dtb.write_hits             4333766                       # DTB write hits
system.switch_cpus.dtb.write_misses              5232                       # DTB write misses
system.switch_cpus.dtb.write_acv                   65                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         2883243                       # DTB write accesses
system.switch_cpus.dtb.data_hits              9978240                       # DTB hits
system.switch_cpus.dtb.data_misses              17179                       # DTB misses
system.switch_cpus.dtb.data_acv                   129                       # DTB access violations
system.switch_cpus.dtb.data_accesses          6363401                       # DTB accesses
system.switch_cpus.itb.fetch_hits             3232720                       # ITB hits
system.switch_cpus.itb.fetch_misses             56693                       # ITB misses
system.switch_cpus.itb.fetch_acv                  428                       # ITB acv
system.switch_cpus.itb.fetch_accesses         3289413                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 45932522                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     10593854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               39316738                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             5536532                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3468798                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              30636056                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          443124                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              14139                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        21962                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2872756                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        75295                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           5602952                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         76188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     44435682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.884801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.163034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         36516848     82.18%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           768263      1.73%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           658047      1.48%     85.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1068518      2.40%     87.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1642736      3.70%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           330363      0.74%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           659579      1.48%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           484030      1.09%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2307298      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44435682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.120536                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.855967                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          7077268                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      30987509                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           4876449                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1283275                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         211181                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       623845                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         10527                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       37646654                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         32520                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         211181                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          7864407                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6312839                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     21115592                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           5363360                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3568303                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       36865875                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        136446                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          97365                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          25843                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1509930                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     25065043                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      44194359                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     41351831                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      2584958                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      22854652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          2210391                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1473361                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       118117                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7880465                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      5583049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4462977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       607582                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       620202                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           33497317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       631908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          33385480                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        20630                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2689772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1197874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       329394                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     44435682                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.751321                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.527133                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31742807     71.44%     71.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5025123     11.31%     82.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2215902      4.99%     87.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1889988      4.25%     91.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1339659      3.01%     95.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       900012      2.03%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       962016      2.16%     99.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       253603      0.57%     99.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       106572      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44435682                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           44173      6.42%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             7      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         319839     46.50%     52.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        323778     47.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       511708      1.53%      1.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      19601720     58.71%     60.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       534742      1.60%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1282482      3.84%     65.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           67      0.00%     65.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       767573      2.30%     67.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           65      0.00%     67.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       255857      0.77%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5879382     17.61%     86.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4365509     13.08%     99.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       186375      0.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33385480                       # Type of FU issued
system.switch_cpus.iq.rate                   0.726838                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              687797                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020602                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    104171237                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     32937283                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28909111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      7743833                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3893216                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3869202                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       29688586                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         3872983                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       164755                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       483444                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1285                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11623                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       258310                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        21017                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       301661                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         211181                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          986991                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3106893                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     36183890                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        55861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       5583049                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4462977                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       491088                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3097868                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11623                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        76698                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       137803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       214501                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      33186919                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       5698172                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       198562                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               2054665                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             10038487                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          4445378                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4340315                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.722515                       # Inst execution rate
system.switch_cpus.iew.wb_sent               32828436                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              32778313                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          14931532                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          18622156                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.713619                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.801815                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      2864582                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       302514                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       194490                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     43952683                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.756636                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.784255                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33144241     75.41%     75.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3869249      8.80%     84.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2359422      5.37%     89.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       983889      2.24%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1382912      3.15%     94.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       272136      0.62%     95.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       161307      0.37%     95.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       379975      0.86%     96.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1399552      3.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43952683                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     33256171                       # Number of instructions committed
system.switch_cpus.commit.committedOps       33256171                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                9304270                       # Number of memory references committed
system.switch_cpus.commit.loads               5099603                       # Number of loads committed
system.switch_cpus.commit.membars              129426                       # Number of memory barriers committed
system.switch_cpus.commit.branches            4232654                       # Number of branches committed
system.switch_cpus.commit.fp_insts            3851664                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          29016891                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       530773                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      2328429      7.00%      7.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     18464802     55.52%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       533600      1.60%     64.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1282232      3.86%     67.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           48      0.00%     67.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       767567      2.31%     70.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult           51      0.00%     70.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       255853      0.77%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5229029     15.72%     86.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4208186     12.65%     99.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       186374      0.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     33256171                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       1399552                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             78579320                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            72726323                       # The number of ROB writes
system.switch_cpus.timesIdled                  125572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1496840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             81547939                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            31439447                       # Number of Instructions Simulated
system.switch_cpus.committedOps              31439447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.460984                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.460984                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.684470                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.684470                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         39682849                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        21102419                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           2582303                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2564394                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         5744944                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         589198                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             431837                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            431659                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2249                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2249                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           195530                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       131121                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             110                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           129017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          129017                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       485103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       836264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1321367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15519488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32780377                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48299865                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131657                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           889866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.147683                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 758448     85.23%     85.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 131418     14.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             889866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          575878500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           180000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         365888578                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         500436487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.707424                       # Number of seconds simulated
sim_ticks                                707424202000                       # Number of ticks simulated
final_tick                               3026866367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 493413                       # Simulator instruction rate (inst/s)
host_op_rate                                   493413                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              134820812                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751532                       # Number of bytes of host memory used
host_seconds                                  5247.14                       # Real time elapsed on the host
sim_insts                                  2589011623                       # Number of instructions simulated
sim_ops                                    2589011623                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      8599360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     84083264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           92682624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      8599360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8599360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     59828352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59828352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       134365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1313801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1448166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        934818                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             934818                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     12155875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    118858337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             131014211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     12155875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12155875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        84572102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84572102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        84572102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     12155875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    118858337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215586314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1448166                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     948386                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1448166                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   948386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               92639232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60131520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                92682624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60696704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    678                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8833                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           71                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             88049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             81976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            102055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            104706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            96380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            74889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            78120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            90631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            96704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             62619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             62663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             62089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            51647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            61825                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        27                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  707424268500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1448166                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               948386                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  676454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  365229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  223706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  181308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  56202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  56161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  57169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     35                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       657757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.260947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.377295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.445145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       265016     40.29%     40.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       208702     31.73%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67573     10.27%     82.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26975      4.10%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18955      2.88%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9922      1.51%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10918      1.66%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5183      0.79%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44513      6.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       657757                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.273206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.386434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         54943     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           83      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           28      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55094                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.053672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.792785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      9.615680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         55003     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            28      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             6      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           12      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55094                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  29166461250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             56306861250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7237440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20149.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38899.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       130.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    131.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1139825                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  589462                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     295184.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2692463760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1469102250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6478048200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3962552400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          50450677680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         125003309355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         353799745500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           543855899145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            704.093845                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 536017322750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   23622300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  147785471750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2673873720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1458958875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              6258400200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3824567280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          50450677680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         121575438225                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         356806650000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           543048565980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            703.048645                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 540494122186                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   23622300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  143305688064                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      105                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     855250                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    32609     40.86%     40.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.08%     40.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     724      0.91%     41.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   46412     58.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                79805                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     32481     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.09%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      724      1.10%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    32481     49.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 65746                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             698156009000     98.69%     98.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40998000      0.01%     98.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               314354000      0.04%     98.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8912674000      1.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         707424035000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996075                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.699841                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823833                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          5      0.75%      0.75% # number of syscalls executed
system.cpu.kern.syscall::3                        114     16.99%     17.73% # number of syscalls executed
system.cpu.kern.syscall::4                         17      2.53%     20.27% # number of syscalls executed
system.cpu.kern.syscall::6                         33      4.92%     25.19% # number of syscalls executed
system.cpu.kern.syscall::17                        85     12.67%     37.85% # number of syscalls executed
system.cpu.kern.syscall::19                        32      4.77%     42.62% # number of syscalls executed
system.cpu.kern.syscall::45                        33      4.92%     47.54% # number of syscalls executed
system.cpu.kern.syscall::71                       184     27.42%     74.96% # number of syscalls executed
system.cpu.kern.syscall::73                        37      5.51%     80.48% # number of syscalls executed
system.cpu.kern.syscall::74                       130     19.37%     99.85% # number of syscalls executed
system.cpu.kern.syscall::92                         1      0.15%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    671                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  3352      1.34%      1.34% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.00%      1.34% # number of callpals executed
system.cpu.kern.callpal::swpipl                 69596     27.78%     29.12% # number of callpals executed
system.cpu.kern.callpal::rdps                    1881      0.75%     29.87% # number of callpals executed
system.cpu.kern.callpal::wrusp                    127      0.05%     29.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                    127      0.05%     29.97% # number of callpals executed
system.cpu.kern.callpal::rti                     9425      3.76%     33.73% # number of callpals executed
system.cpu.kern.callpal::callsys                 4305      1.72%     35.45% # number of callpals executed
system.cpu.kern.callpal::imb                        2      0.00%     35.45% # number of callpals executed
system.cpu.kern.callpal::rdunique              161720     64.55%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 250538                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             12741                       # number of protection mode switches
system.cpu.kern.mode_switch::user                9336                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  36                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                9348                      
system.cpu.kern.mode_good::user                  9336                      
system.cpu.kern.mode_good::idle                    12                      
system.cpu.kern.mode_switch_good::kernel     0.733694                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.845476                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32468480000      4.59%      4.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         664582520000     93.94%     98.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          10373035000      1.47%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     3352                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          13376381                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           648205425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13376381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.458954                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2882220709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2882220709                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    549458061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       549458061                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     98393186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       98393186                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       198789                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       198789                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       209804                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       209804                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    647851247                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        647851247                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    647851247                       # number of overall hits
system.cpu.dcache.overall_hits::total       647851247                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     17799210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17799210                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     51132310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     51132310                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        19717                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        19717                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     68931520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68931520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     68931520                       # number of overall misses
system.cpu.dcache.overall_misses::total      68931520                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 346380594171                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 346380594171                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1005536375589                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1005536375589                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    450561747                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    450561747                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        65000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        65000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1351916969760                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1351916969760                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1351916969760                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1351916969760                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    567257271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    567257271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    149525496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    149525496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       218506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       218506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       209809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       209809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    716782767                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    716782767                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    716782767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    716782767                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031378                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.341964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.341964                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.090236                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090236                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000024                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000024                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.096168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.096168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096168                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 19460.447636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19460.447636                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19665.381353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19665.381353                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 22851.435157                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22851.435157                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19612.464222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19612.464222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19612.464222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19612.464222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37114295                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2028                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1855628                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.000935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.162791                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     12202231                       # number of writebacks
system.cpu.dcache.writebacks::total          12202231                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     11798724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11798724                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     43768277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     43768277                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         7787                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7787                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     55567001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     55567001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     55567001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     55567001                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6000486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6000486                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      7364033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7364033                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        11930                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        11930                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     13364519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13364519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     13364519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13364519                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1507                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1507                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2284                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2284                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 112548376309                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 112548376309                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 146731904016                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 146731904016                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    275179503                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    275179503                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        57500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        57500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 259280280325                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 259280280325                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 259280280325                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 259280280325                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    157034000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    157034000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    307824000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    307824000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    464858000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    464858000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.010578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.049249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.054598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.054598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000024                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.018645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.018645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018645                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18756.543438                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18756.543438                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19925.481596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19925.481596                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23066.177955                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23066.177955                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 19400.644372                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19400.644372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 19400.644372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19400.644372                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202102.960103                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202102.960103                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 204262.773723                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 204262.773723                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 203528.021016                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 203528.021016                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            953287                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.618503                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           382571441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            953287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            401.318219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.618503                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         768624485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        768624485                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    382797180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       382797180                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    382797180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        382797180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    382797180                       # number of overall hits
system.cpu.icache.overall_hits::total       382797180                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1038378                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1038378                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1038378                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1038378                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1038378                       # number of overall misses
system.cpu.icache.overall_misses::total       1038378                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  24830029883                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24830029883                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  24830029883                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24830029883                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  24830029883                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24830029883                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    383835558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    383835558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    383835558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    383835558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    383835558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    383835558                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002705                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002705                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 23912.322760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23912.322760                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 23912.322760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23912.322760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 23912.322760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23912.322760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        33031                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               843                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.182681                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        85008                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        85008                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        85008                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        85008                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        85008                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        85008                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       953370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       953370                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       953370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       953370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       953370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       953370                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  20807768559                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20807768559                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  20807768559                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20807768559                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  20807768559                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20807768559                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002484                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 21825.491214                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21825.491214                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 21825.491214                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21825.491214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 21825.491214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21825.491214                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 100                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   868352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  821                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 821                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15075                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1507                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          604                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   877456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1620000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              224000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1092000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            79253368                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3061000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13669510                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                13612                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13612                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               122508                       # Number of tag accesses
system.iocache.tags.data_accesses              122508                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        13568                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        13568                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5304471                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5304471                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   2929720387                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   2929720387                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5304471                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5304471                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5304471                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5304471                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120556.159091                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120556.159091                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215928.684183                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215928.684183                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120556.159091                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120556.159091                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120556.159091                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120556.159091                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         25843                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 3659                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.062859                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13568                       # number of writebacks
system.iocache.writebacks::total                13568                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           44                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           44                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           44                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2987473                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2987473                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2224166405                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2224166405                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2987473                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2987473                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2987473                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2987473                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67897.113636                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67897.113636                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163927.358859                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163927.358859                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67897.113636                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67897.113636                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67897.113636                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67897.113636                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1448303                       # number of replacements
system.l2.tags.tagsinuse                 16108.980494                       # Cycle average of tags in use
system.l2.tags.total_refs                    17841467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1448303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.318877                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9155.761710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.538401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          4.161085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1607.682605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  5337.836694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.558823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.098125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.325796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983214                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986938                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 433324056                       # Number of tag accesses
system.l2.tags.data_accesses                433324056                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       818874                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      5449096                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6267970                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         12202231                       # number of Writeback hits
system.l2.Writeback_hits::total              12202231                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      6613406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6613406                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        818874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      12062502                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12881376                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       818874                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     12062502                       # number of overall hits
system.l2.overall_hits::total                12881376                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       134378                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       562467                       # number of ReadReq misses
system.l2.ReadReq_misses::total                696845                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 19                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       751439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              751439                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       134378                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1313906                       # number of demand (read+write) misses
system.l2.demand_misses::total                1448284                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       134378                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1313906                       # number of overall misses
system.l2.overall_misses::total               1448284                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  11231056500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  48688129750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     59919186250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        30999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  69574600209                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69574600209                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  11231056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 118262729959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     129493786459                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  11231056500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 118262729959                       # number of overall miss cycles
system.l2.overall_miss_latency::total    129493786459                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       953252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      6011563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6964815                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     12202231                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          12202231                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      7364845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7364845                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       953252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     13376408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14329660                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       953252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     13376408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14329660                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.140968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.093564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.100052                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.463415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.463415                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.102031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.102031                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.140968                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.098226                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101069                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.140968                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.098226                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101069                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83578.089419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86561.753401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85986.390446                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1631.526316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1631.526316                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92588.487168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92588.487168                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83578.089419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90008.516560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89411.873955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83578.089419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90008.516560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89411.873955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               921250                       # number of writebacks
system.l2.writebacks::total                    921250                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst       134377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       562467                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           696844                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            19                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       751439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         751439                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       134377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1313906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1448283                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       134377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1313906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1448283                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          777                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          777                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1507                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1507                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2284                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2284                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   9548296750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  41688609250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  51236906000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       338519                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       338519                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  60299338791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  60299338791                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   9548296750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 101987948041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111536244791                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   9548296750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 101987948041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111536244791                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    146156000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    146156000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    288232000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    288232000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    434388000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    434388000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.140967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.093564                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.100052                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.463415                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.463415                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.102031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.102031                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.140967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.098226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.140967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.098226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101069                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71056.034515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74117.431334                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73527.082102                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17816.789474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17816.789474                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80245.154685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80245.154685                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71056.034515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77621.951678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77012.741841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71056.034515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77621.951678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77012.741841                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 188102.960103                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188102.960103                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 191262.110153                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 191262.110153                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 190187.390543                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 190187.390543                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              697664                       # Transaction distribution
system.membus.trans_dist::ReadResp             697637                       # Transaction distribution
system.membus.trans_dist::WriteReq               1507                       # Transaction distribution
system.membus.trans_dist::WriteResp              1507                       # Transaction distribution
system.membus.trans_dist::Writeback            934818                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               71                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              71                       # Transaction distribution
system.membus.trans_dist::ReadExReq            751387                       # Transaction distribution
system.membus.trans_dist::ReadExResp           751387                       # Transaction distribution
system.membus.trans_dist::BadAddressError           27                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        40748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        40748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3817761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3822383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3863131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    151642624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    151651376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               153388080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               81                       # Total snoops (count)
system.membus.snoop_fanout::samples           2399042                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2399042    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2399042                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4341000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6616441157                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               33000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13811490                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7633799190                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       481773794                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    444494626                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     21037729                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    293796713                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       258962200                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     88.143328                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         9422291                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        18552                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            614519871                       # DTB read hits
system.switch_cpus.dtb.read_misses            8623015                       # DTB read misses
system.switch_cpus.dtb.read_acv                   248                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        618266719                       # DTB read accesses
system.switch_cpus.dtb.write_hits           162120041                       # DTB write hits
system.switch_cpus.dtb.write_misses           8422779                       # DTB write misses
system.switch_cpus.dtb.write_acv                   36                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       163276486                       # DTB write accesses
system.switch_cpus.dtb.data_hits            776639912                       # DTB hits
system.switch_cpus.dtb.data_misses           17045794                       # DTB misses
system.switch_cpus.dtb.data_acv                   284                       # DTB access violations
system.switch_cpus.dtb.data_accesses        781543205                       # DTB accesses
system.switch_cpus.itb.fetch_hits           379335075                       # ITB hits
system.switch_cpus.itb.fetch_misses            125415                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2737                       # ITB acv
system.switch_cpus.itb.fetch_accesses       379460490                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1394322472                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    415465084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3833459428                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           481773794                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    268384491                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             936336666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        45204138                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               2575                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        41951                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5325301                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         7615                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2462                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         383835590                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6606749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              67                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1379783723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.778305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.219665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        688669804     49.91%     49.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20027558      1.45%     51.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         70568907      5.11%     56.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         39540955      2.87%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        171123479     12.40%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         39203795      2.84%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         58216329      4.22%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15602842      1.13%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        276830054     20.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1379783723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.345525                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.749335                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        347888465                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     405349672                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         536141046                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      67867085                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22537455                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     24179451                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         66473                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3624041463                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        197585                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22537455                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        380299874                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       161301712                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     73925684                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         566887618                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     174831380                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3534844628                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1865132                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       59714451                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       45459847                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       50069625                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2709970828                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4716170300                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3949770759                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    766380789                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2005385115                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        704585716                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8980694                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       240511                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         306968944                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    687896287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    182175182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     42884643                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     21988986                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3191332899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      8467397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2851576359                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       906210                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    740925572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    578884252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      7714265                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1379783723                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.066684                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.050289                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    457841303     33.18%     33.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    217274842     15.75%     48.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    183183238     13.28%     62.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    164970163     11.96%     74.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    158288722     11.47%     85.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    103122816      7.47%     93.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     54982375      3.98%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26600778      1.93%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     13519486      0.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1379783723                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4282493     16.34%     16.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          42805      0.16%     16.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       2510459      9.58%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1157660      4.42%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt         21825      0.08%     30.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2407882      9.19%     39.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       3542403     13.52%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            3      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        7365713     28.11%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4875256     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        14130      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1666563920     58.44%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3895222      0.14%     58.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    246117637      8.63%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     70646315      2.48%     69.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5664529      0.20%     69.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     39857509      1.40%     71.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2628074      0.09%     71.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1546958      0.05%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    635364587     22.28%     93.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    172671910      6.06%     99.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      6605568      0.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2851576359                       # Type of FU issued
system.switch_cpus.iq.rate                   2.045134                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            26206499                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009190                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5872247959                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3162361891                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2183980534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1237801191                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    778486019                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    598854856                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2253215938                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       624552790                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     44879158                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    162442100                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        95787                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       126874                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     32428945                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         7573                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3067984                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22537455                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       117729200                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      26657730                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3397177995                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3381085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     687896287                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    182175182                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      8172450                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         965285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      25276567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       126874                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     11826183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     11873819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     23700002                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2825320622                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     623389639                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     26255737                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             197377699                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            793944345                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        339600083                       # Number of branches executed
system.switch_cpus.iew.exec_stores          170554706                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.026304                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2806978303                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2782835390                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1934571532                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2465791111                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.995833                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.784564                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    761931815                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       753132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     21828365                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1268495275                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.066624                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.924884                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    592790462     46.73%     46.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    251480419     19.83%     66.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     95408969      7.52%     74.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40549077      3.20%     77.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     31364935      2.47%     79.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24538737      1.93%     81.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13728929      1.08%     82.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22039855      1.74%     84.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    196593892     15.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1268495275                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2621502708                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2621502708                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              675200426                       # Number of memory references committed
system.switch_cpus.commit.loads             525454189                       # Number of loads committed
system.switch_cpus.commit.membars              262434                       # Number of memory barriers committed
system.switch_cpus.commit.branches          298915226                       # Number of branches committed
system.switch_cpus.commit.fp_insts          565564193                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2102227936                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      8668208                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    162642110      6.20%      6.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1421078861     54.21%     60.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3823236      0.15%     60.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    236942744      9.04%     69.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     67401662      2.57%     72.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      4912442      0.19%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     38599067      1.47%     73.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      2477107      0.09%     73.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1545742      0.06%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    525716623     20.05%     94.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    149757547      5.71%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      6605567      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2621502708                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     196593892                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           4447473808                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6878860922                       # The number of ROB writes
system.switch_cpus.timesIdled                  477989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                14538749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             20525951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2458874728                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2458874728                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.567057                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.567057                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.763491                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.763491                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3335337247                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1773817130                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         657055564                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        509872821                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       851172960                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        3299977                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            6965754                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6965709                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1507                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1507                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         12202231                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        13590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7364845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7364845                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           27                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1906621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38959734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              40866355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     61008064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1637041648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1698049712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13779                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         26547973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000514                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26534339     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13634      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26547973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25470154000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            40500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1458151661                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20231777729                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009365                       # Number of seconds simulated
sim_ticks                                  9365053500                       # Number of ticks simulated
final_tick                               3036231420500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               66907182                       # Simulator instruction rate (inst/s)
host_op_rate                                 66907168                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              240701174                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751532                       # Number of bytes of host memory used
host_seconds                                    38.91                       # Real time elapsed on the host
sim_insts                                  2603182552                       # Number of instructions simulated
sim_ops                                    2603182552                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       501056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3373056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3874112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       501056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        501056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2343936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2343936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        52704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               60533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         36624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     53502738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    360174771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             413677509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     53502738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53502738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       250285383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            250285383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       250285383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     53502738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    360174771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            663962891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       60533                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38544                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60533                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3873856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2377280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3874112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2466816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1403                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2181                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9363291500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60533                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.953697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.373986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.211721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15048     50.05%     50.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7881     26.21%     76.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2537      8.44%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1146      3.81%     88.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          654      2.18%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          445      1.48%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          368      1.22%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          392      1.30%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1592      5.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30063                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.267117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.677523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.390710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1958     88.20%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           160      7.21%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            38      1.71%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           21      0.95%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.41%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.18%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.23%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.23%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.14%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.09%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            7      0.32%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.731982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.597842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.283202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1782     80.27%     80.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           366     16.49%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            38      1.71%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             9      0.41%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.23%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.05%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.23%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.05%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.09%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.09%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.09%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.05%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-121            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2220                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1033954500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2168873250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  302645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17081.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35831.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       413.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       253.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    413.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    48411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19203                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      94505.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2806770960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1531472250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6720784200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4086799920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          51062475360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         128916267300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         355987441500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           551112011490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            704.939299                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3606839250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     312780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5443172250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2786842800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1520598750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              6487728000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3941019360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          51062475360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         125436584025                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         359039799750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           550275048045                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            703.868714                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3683563000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     312780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5368470000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      98956                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7147     46.22%     46.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.07%     46.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      10      0.06%     46.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8294     53.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15462                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7145     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.08%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       10      0.07%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7145     49.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14311                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               8090191500     86.39%     86.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 7919000      0.08%     86.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4124500      0.04%     86.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1262408500     13.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           9364643500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999720                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.861466                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.925559                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          1      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::2                          1      3.12%      6.25% # number of syscalls executed
system.cpu.kern.syscall::3                          2      6.25%     12.50% # number of syscalls executed
system.cpu.kern.syscall::4                          6     18.75%     31.25% # number of syscalls executed
system.cpu.kern.syscall::6                          3      9.38%     40.62% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.12%     43.75% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.12%     46.88% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.12%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      9.38%     59.38% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.12%     62.50% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.12%     65.62% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.12%     68.75% # number of syscalls executed
system.cpu.kern.syscall::71                         5     15.62%     84.38% # number of syscalls executed
system.cpu.kern.syscall::73                         4     12.50%     96.88% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.12%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     32                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   253      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15218     15.85%     16.12% # number of callpals executed
system.cpu.kern.callpal::rdps                      45      0.05%     16.16% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     16.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     16.17% # number of callpals executed
system.cpu.kern.callpal::rti                      223      0.23%     16.40% # number of callpals executed
system.cpu.kern.callpal::callsys                   50      0.05%     16.45% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.01%     16.46% # number of callpals executed
system.cpu.kern.callpal::rdunique               80218     83.54%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  96024                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               476                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.434874                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.606149                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3411127000     36.43%     36.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           5953516500     63.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      253                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             84434                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4596452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.110282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19291450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19291450                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2922441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2922441                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1438453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1438453                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        62454                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        62454                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        63114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        63114                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      4360894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4360894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      4360894                       # number of overall hits
system.cpu.dcache.overall_hits::total         4360894                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       230053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        230053                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        83817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        83817                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1422                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1422                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       313870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         313870                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       313870                       # number of overall misses
system.cpu.dcache.overall_misses::total        313870                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  17306836998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17306836998                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4593599741                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4593599741                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     88553500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     88553500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  21900436739                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21900436739                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  21900436739                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21900436739                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      3152494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3152494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1522270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1522270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        63876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        63876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        63114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        63114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      4674764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4674764                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      4674764                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4674764                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.072975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072975                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.055061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055061                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.022262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.067141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.067141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067141                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 75229.781824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75229.781824                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 54805.108045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54805.108045                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 62273.909986                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62273.909986                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 69775.501765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69775.501765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 69775.501765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69775.501765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       381508                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8936                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.693375                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        50067                       # number of writebacks
system.cpu.dcache.writebacks::total             50067                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       163130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       163130                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        67347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        67347                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          377                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          377                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       230477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       230477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       230477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       230477                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        66923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66923                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        16470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16470                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1045                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1045                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        83393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        83393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        83393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        83393                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          197                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          197                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          595                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          595                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3985984752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3985984752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    941620340                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    941620340                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     63934250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63934250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   4927605092                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4927605092                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   4927605092                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4927605092                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     88852500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88852500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     42997500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     42997500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    131850000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    131850000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.021229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.016360                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016360                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017839                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017839                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017839                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 59560.760157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59560.760157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 57171.848209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57171.848209                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 61181.100478                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61181.100478                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 59088.953413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59088.953413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 59088.953413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59088.953413                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 223247.487437                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223247.487437                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 218261.421320                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 218261.421320                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 221596.638655                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 221596.638655                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             45554                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.967682                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3180334                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             46065                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             69.040139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.967682                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6034108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6034108                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      2944107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2944107                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      2944107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2944107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      2944107                       # number of overall hits
system.cpu.icache.overall_hits::total         2944107                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        50166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50166                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        50166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        50166                       # number of overall misses
system.cpu.icache.overall_misses::total         50166                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1315690449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1315690449                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1315690449                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1315690449                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1315690449                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1315690449                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      2994273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2994273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      2994273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2994273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      2994273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2994273                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.016754                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016754                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.016754                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016754                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.016754                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016754                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 26226.736216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26226.736216                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 26226.736216                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26226.736216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 26226.736216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26226.736216                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1233                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.674419                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         4605                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4605                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         4605                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4605                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         4605                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4605                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        45561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        45561                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        45561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        45561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        45561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        45561                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1095146288                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1095146288                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1095146288                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1095146288                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1095146288                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1095146288                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.015216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.015216                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015216                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.015216                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015216                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 24036.923860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24036.923860                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 24036.923860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24036.923860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 24036.923860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24036.923860                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  403                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 403                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2117                       # Transaction distribution
system.iobus.trans_dist::WriteResp                197                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          843                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   123763                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              645000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11203964                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              993000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1930507                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1925                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1941                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17325                       # Number of tag accesses
system.iocache.tags.data_accesses               17325                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       607499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       607499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    439631958                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    439631958                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       607499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       607499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       607499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       607499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121499.800000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121499.800000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 228974.978125                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 228974.978125                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121499.800000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121499.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121499.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121499.800000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          4416                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  672                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.571429                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            5                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            5                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            5                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       346499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       346499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    339777972                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    339777972                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       346499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       346499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       346499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       346499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69299.800000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69299.800000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 176967.693750                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 176967.693750                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 69299.800000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69299.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 69299.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69299.800000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     60421                       # number of replacements
system.l2.tags.tagsinuse                 16303.695562                       # Cycle average of tags in use
system.l2.tags.total_refs                      383762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76593                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.010406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3089.178878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2354.903257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10858.613427                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.188549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.143732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.662757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995099                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2957859                       # Number of tag accesses
system.l2.tags.data_accesses                  2957859                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        37727                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        25693                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   63420                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50067                       # number of Writeback hits
system.l2.Writeback_hits::total                 50067                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         6037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6037                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37727                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         31730                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69457                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37727                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        31730                       # number of overall hits
system.l2.overall_hits::total                   69457                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7828                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        42269                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 50097                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        10435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10435                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7828                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        52704                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60532                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7828                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        52704                       # number of overall misses
system.l2.overall_misses::total                 60532                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    652839750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3706744500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4359584250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    860040000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     860040000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    652839750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4566784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5219624250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    652839750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4566784500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5219624250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        45555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        67962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              113517                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50067                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50067                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        16472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16472                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        45555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        84434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129989                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        45555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        84434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129989                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.171836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.621951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.441317                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.250000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.633499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.633499                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.171836                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.624204                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.465670                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.171836                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.624204                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.465670                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83398.026316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87694.161206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87022.860650                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        31499                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        31499                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82418.782942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82418.782942                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83398.026316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86649.675546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86229.172173                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83398.026316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86649.675546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86229.172173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34704                       # number of writebacks
system.l2.writebacks::total                     34704                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7828                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        42269                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            50097                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        10435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10435                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        52704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             60532                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        52704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            60532                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          197                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          197                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          595                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          595                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    554764750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3179994500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3734759250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    730345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    730345500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    554764750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   3910340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4465104750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    554764750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   3910340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4465104750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     83280500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     83280500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     40436500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     40436500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    123717000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    123717000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.171836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.621951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.441317                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.633499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.633499                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.171836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.624204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.465670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.171836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.624204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.465670                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70869.283342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75232.309731                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74550.556920                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69989.985625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69989.985625                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70869.283342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74194.368549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73764.368433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70869.283342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74194.368549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73764.368433                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 209247.487437                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209247.487437                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 205261.421320                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 205261.421320                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 207927.731092                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 207927.731092                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               50501                       # Transaction distribution
system.membus.trans_dist::ReadResp              50501                       # Transaction distribution
system.membus.trans_dist::WriteReq                197                       # Transaction distribution
system.membus.trans_dist::WriteResp               197                       # Transaction distribution
system.membus.trans_dist::Writeback             36624                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10435                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10435                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       155772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       156962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 162727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          843                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6095168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6096011                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6341771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples             99695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   99695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               99695                       # Request fanout histogram
system.membus.reqLayer0.occupancy              931500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           270455878                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1952493                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          320709749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         8561601                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      7163835                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        93446                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      5813700                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1796653                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     30.903779                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          454663                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         4632                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              3260709                       # DTB read hits
system.switch_cpus.dtb.read_misses              13074                       # DTB read misses
system.switch_cpus.dtb.read_acv                    83                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          2427660                       # DTB read accesses
system.switch_cpus.dtb.write_hits             1714531                       # DTB write hits
system.switch_cpus.dtb.write_misses              2830                       # DTB write misses
system.switch_cpus.dtb.write_acv                  110                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         1304166                       # DTB write accesses
system.switch_cpus.dtb.data_hits              4975240                       # DTB hits
system.switch_cpus.dtb.data_misses              15904                       # DTB misses
system.switch_cpus.dtb.data_acv                   193                       # DTB access violations
system.switch_cpus.dtb.data_accesses          3731826                       # DTB accesses
system.switch_cpus.itb.fetch_hits             2474633                       # ITB hits
system.switch_cpus.itb.fetch_misses             20452                       # ITB misses
system.switch_cpus.itb.fetch_acv                  112                       # ITB acv
system.switch_cpus.itb.fetch_accesses         2495085                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 18725310                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      3987682                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               23780579                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             8561601                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2251316                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              12234187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          401308                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                197                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      1438101                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          432                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           2994274                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        113772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     17863453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.331242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.644044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13430858     75.19%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           406047      2.27%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           443697      2.48%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           526730      2.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           393453      2.20%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           229220      1.28%     86.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           530468      2.97%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219612      1.23%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1683368      9.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17863453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.457221                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.269970                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3159065                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      10931331                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3264468                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        310749                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         197840                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       617450                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2876                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19872292                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8774                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         197840                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3408779                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1880491                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      8197200                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3316591                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        862552                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       18859509                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         42656                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          81980                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          59635                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         143247                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     11519579                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      21214324                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     21202125                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        11476                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       9761396                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1758180                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       515625                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        68124                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2892758                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      3500543                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1826752                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       408383                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       225856                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16067749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1368550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          15667900                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        16693                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      3265372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1172631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1131901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     17863453                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.877092                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.640520                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12117916     67.84%     67.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1988929     11.13%     78.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1291518      7.23%     86.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       745092      4.17%     90.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       657203      3.68%     94.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       481566      2.70%     96.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       295779      1.66%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       234257      1.31%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        51193      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17863453                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          128518     26.24%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         212947     43.47%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        148398     30.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          494      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10250692     65.42%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11491      0.07%     65.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1757      0.01%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            4      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3482465     22.23%     87.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1748323     11.16%     98.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       172425      1.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       15667900                       # Type of FU issued
system.switch_cpus.iq.rate                   0.836723                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              489863                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.031265                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     49666554                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     20688230                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15343236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        39254                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        19449                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        18215                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       16136308                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           20961                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        80476                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       502316                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          452                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6208                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       240947                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2403                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        48112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         197840                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          688247                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        234598                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18318438                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        59101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       3500543                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1826752                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1288315                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        226868                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6208                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        55810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       145821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       201631                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      15514371                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       3357169                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       153528                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                882139                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              5075816                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3289367                       # Number of branches executed
system.switch_cpus.iew.exec_stores            1718647                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.828524                       # Inst execution rate
system.switch_cpus.iew.wb_sent               15399446                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              15361451                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           7117270                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           9755043                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.820358                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.729599                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      3363693                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       236649                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       189588                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     17343046                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.860585                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.968725                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12628978     72.82%     72.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2148772     12.39%     85.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       573895      3.31%     88.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       347409      2.00%     90.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       303598      1.75%     92.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       304857      1.76%     94.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       144212      0.83%     94.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       148171      0.85%     95.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       743154      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17343046                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     14925167                       # Number of instructions committed
system.switch_cpus.commit.committedOps       14925167                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                4584032                       # Number of memory references committed
system.switch_cpus.commit.loads               2998227                       # Number of loads committed
system.switch_cpus.commit.membars               76386                       # Number of memory barriers committed
system.switch_cpus.commit.branches            3041581                       # Number of branches committed
system.switch_cpus.commit.fp_insts              17289                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          13663619                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       360951                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       754731      5.06%      5.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9323919     62.47%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        11016      0.07%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1735      0.01%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            2      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            4      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3074613     20.60%     88.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1586476     10.63%     98.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       172424      1.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     14925167                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        743154                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             34850615                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37099081                       # The number of ROB writes
system.switch_cpus.timesIdled                   25890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  861857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 4797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            14170929                       # Number of Instructions Simulated
system.switch_cpus.committedOps              14170929                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.321389                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.321389                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.756779                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.756779                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         19577818                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10620964                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             11320                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             8032                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          410373                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         252695                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             113926                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            113923                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               197                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              197                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            50067                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1932                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16472                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        91117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       220134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                311251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2915584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8608971                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11524555                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1944                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           182598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.010608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 180661     98.94%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1937      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             182598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          140496000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          69877460                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136671499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
