
BLDC-ESC-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff44  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  080100d8  080100d8  000110d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080105a8  080105a8  000122dc  2**0
                  CONTENTS
  4 .ARM          00000008  080105a8  080105a8  000115a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080105b0  080105b0  000122dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080105b0  080105b0  000115b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080105b4  080105b4  000115b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  080105b8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000122dc  2**0
                  CONTENTS
 10 .bss          00001ff8  200002dc  200002dc  000122dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200022d4  200022d4  000122dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000122dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001df79  00000000  00000000  0001230c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004764  00000000  00000000  00030285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ae8  00000000  00000000  000349f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014e5  00000000  00000000  000364d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002609c  00000000  00000000  000379bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000235f7  00000000  00000000  0005da59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7065  00000000  00000000  00081050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001580b5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000837c  00000000  00000000  001580f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  00160474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002dc 	.word	0x200002dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080100bc 	.word	0x080100bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002e0 	.word	0x200002e0
 80001cc:	080100bc 	.word	0x080100bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <hallState>:
  *				110		180° - 240°		4320° - 5760°
  *				010		240° - 300°		5760° - 7200°
  *				011		300° - 360°		7200° - 8640°
  *
  */
uint16_t hallState(uint16_t hall[]){
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]

	uint16_t commutatorState = -1;
 8000f40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f44:	81fb      	strh	r3, [r7, #14]
	  if ((hall[0] == 1) && (hall[1] == 0) && (hall[2] == 1)) {
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d10c      	bne.n	8000f68 <hallState+0x30>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3302      	adds	r3, #2
 8000f52:	881b      	ldrh	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d107      	bne.n	8000f68 <hallState+0x30>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3304      	adds	r3, #4
 8000f5c:	881b      	ldrh	r3, [r3, #0]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d102      	bne.n	8000f68 <hallState+0x30>
		//Mechanical Angle 0°-60°
		  commutatorState = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	81fb      	strh	r3, [r7, #14]
 8000f66:	e053      	b.n	8001010 <hallState+0xd8>
	  }
	  else if  ((hall[0] == 0) && (hall[1] == 0) && (hall[2] == 1)) {
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10c      	bne.n	8000f8a <hallState+0x52>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3302      	adds	r3, #2
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d107      	bne.n	8000f8a <hallState+0x52>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	881b      	ldrh	r3, [r3, #0]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d102      	bne.n	8000f8a <hallState+0x52>
		//Mechanical Angle 60°-120°
		  commutatorState = 1;
 8000f84:	2301      	movs	r3, #1
 8000f86:	81fb      	strh	r3, [r7, #14]
 8000f88:	e042      	b.n	8001010 <hallState+0xd8>
	  }
	  else if  ((hall[0] == 0) && (hall[1] == 1) && (hall[2] == 1)) {
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10c      	bne.n	8000fac <hallState+0x74>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3302      	adds	r3, #2
 8000f96:	881b      	ldrh	r3, [r3, #0]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d107      	bne.n	8000fac <hallState+0x74>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3304      	adds	r3, #4
 8000fa0:	881b      	ldrh	r3, [r3, #0]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d102      	bne.n	8000fac <hallState+0x74>
		//Mechanical Angle 120°-180°
		  commutatorState = 2;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	81fb      	strh	r3, [r7, #14]
 8000faa:	e031      	b.n	8001010 <hallState+0xd8>
	  }
	  else if  ((hall[0] == 0) && (hall[1] == 1) && (hall[2] == 0)) {
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d10c      	bne.n	8000fce <hallState+0x96>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3302      	adds	r3, #2
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d107      	bne.n	8000fce <hallState+0x96>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d102      	bne.n	8000fce <hallState+0x96>
		//Mechanical Angle 180°-240°
		  commutatorState = 3;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	81fb      	strh	r3, [r7, #14]
 8000fcc:	e020      	b.n	8001010 <hallState+0xd8>
	  }
	  else if  ((hall[0] == 1) && (hall[1] == 1) && (hall[2] == 0)) {
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d10c      	bne.n	8000ff0 <hallState+0xb8>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	3302      	adds	r3, #2
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d107      	bne.n	8000ff0 <hallState+0xb8>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d102      	bne.n	8000ff0 <hallState+0xb8>
		//Mechanical Angle 240°-300°
		  commutatorState = 4;
 8000fea:	2304      	movs	r3, #4
 8000fec:	81fb      	strh	r3, [r7, #14]
 8000fee:	e00f      	b.n	8001010 <hallState+0xd8>
	  }
	  else if  ((hall[0] == 1) && (hall[1] == 0) && (hall[2] == 0)) {
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d10b      	bne.n	8001010 <hallState+0xd8>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	881b      	ldrh	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d106      	bne.n	8001010 <hallState+0xd8>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3304      	adds	r3, #4
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d101      	bne.n	8001010 <hallState+0xd8>
		//Mechanical Angle 300°-360°
		  commutatorState = 5;
 800100c:	2305      	movs	r3, #5
 800100e:	81fb      	strh	r3, [r7, #14]
	  }
	  return commutatorState;
 8001010:	89fb      	ldrh	r3, [r7, #14]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
	...

08001020 <commutator>:
  * @param commutatorStep 		= 0-5 determined by FOC hall sensor position
  * @param duty					= PWM duty cycle 0-100
  * @param dir					= motor direction: 1 = fwr; -1= rws
  * @retval			= void
  */
void commutator(int commutatorStep, int duty, int dir){
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]

	if(dir ==1){
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b01      	cmp	r3, #1
 8001030:	f040 80d8 	bne.w	80011e4 <commutator+0x1c4>
		switch(commutatorStep){
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2b05      	cmp	r3, #5
 8001038:	f200 80b8 	bhi.w	80011ac <commutator+0x18c>
 800103c:	a201      	add	r2, pc, #4	@ (adr r2, 8001044 <commutator+0x24>)
 800103e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001042:	bf00      	nop
 8001044:	0800105d 	.word	0x0800105d
 8001048:	08001095 	.word	0x08001095
 800104c:	080010cd 	.word	0x080010cd
 8001050:	08001105 	.word	0x08001105
 8001054:	0800113d 	.word	0x0800113d
 8001058:	08001175 	.word	0x08001175
		//Phase Current:	U = I		V =	-I		W = 0
		//High Side			U = PWM		V = OFF		W = OFF
		//Low Side			U = OFF		V = ON		W = OFF
		case 0:
			//Low Side
			HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001062:	4871      	ldr	r0, [pc, #452]	@ (8001228 <commutator+0x208>)
 8001064:	f003 fc14 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800106e:	486e      	ldr	r0, [pc, #440]	@ (8001228 <commutator+0x208>)
 8001070:	f003 fc0e 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_RESET);
 8001074:	2200      	movs	r2, #0
 8001076:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800107a:	486b      	ldr	r0, [pc, #428]	@ (8001228 <commutator+0x208>)
 800107c:	f003 fc08 	bl	8004890 <HAL_GPIO_WritePin>
			//High Side
			TIM1->CCR1 = duty;
 8001080:	4a6a      	ldr	r2, [pc, #424]	@ (800122c <commutator+0x20c>)
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM1->CCR2 = 0;
 8001086:	4b69      	ldr	r3, [pc, #420]	@ (800122c <commutator+0x20c>)
 8001088:	2200      	movs	r2, #0
 800108a:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 800108c:	4b67      	ldr	r3, [pc, #412]	@ (800122c <commutator+0x20c>)
 800108e:	2200      	movs	r2, #0
 8001090:	63da      	str	r2, [r3, #60]	@ 0x3c

			break;
 8001092:	e0a7      	b.n	80011e4 <commutator+0x1c4>
		//Phase Current:	U = 0		V =	-I		W = I
		//High Side			U = OFF		V = OFF		W = PWM
		//Low Side			U = OFF		V = ON		W = OFF
		case 1:
			//Low Side
			HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800109a:	4863      	ldr	r0, [pc, #396]	@ (8001228 <commutator+0x208>)
 800109c:	f003 fbf8 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010a6:	4860      	ldr	r0, [pc, #384]	@ (8001228 <commutator+0x208>)
 80010a8:	f003 fbf2 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010b2:	485d      	ldr	r0, [pc, #372]	@ (8001228 <commutator+0x208>)
 80010b4:	f003 fbec 	bl	8004890 <HAL_GPIO_WritePin>
			//High Side
			TIM1->CCR1 = 0;
 80010b8:	4b5c      	ldr	r3, [pc, #368]	@ (800122c <commutator+0x20c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 80010be:	4b5b      	ldr	r3, [pc, #364]	@ (800122c <commutator+0x20c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = duty;
 80010c4:	4a59      	ldr	r2, [pc, #356]	@ (800122c <commutator+0x20c>)
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	63d3      	str	r3, [r2, #60]	@ 0x3c

			break;
 80010ca:	e08b      	b.n	80011e4 <commutator+0x1c4>
		//Phase Current:	U = -I		V =	0		W = I
		//High Side			U = OFF		V = OFF		W = PWM
		//Low Side			U = ON		V = OFF		W = OFF
		case 2:
			//Low Side
			HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010d2:	4855      	ldr	r0, [pc, #340]	@ (8001228 <commutator+0x208>)
 80010d4:	f003 fbdc 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010de:	4852      	ldr	r0, [pc, #328]	@ (8001228 <commutator+0x208>)
 80010e0:	f003 fbd6 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010ea:	484f      	ldr	r0, [pc, #316]	@ (8001228 <commutator+0x208>)
 80010ec:	f003 fbd0 	bl	8004890 <HAL_GPIO_WritePin>
			//High Side
			TIM1->CCR1 = 0;
 80010f0:	4b4e      	ldr	r3, [pc, #312]	@ (800122c <commutator+0x20c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 80010f6:	4b4d      	ldr	r3, [pc, #308]	@ (800122c <commutator+0x20c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = duty;
 80010fc:	4a4b      	ldr	r2, [pc, #300]	@ (800122c <commutator+0x20c>)
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	63d3      	str	r3, [r2, #60]	@ 0x3c

			break;
 8001102:	e06f      	b.n	80011e4 <commutator+0x1c4>
		//Phase Current:	U = -I		V =	I		W = 0
		//High Side			U = OFF		V = PWM		W = OFF
		//Low Side			U = ON		V = OFF		W = OFF
		case 3:
			//Low Side
			HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800110a:	4847      	ldr	r0, [pc, #284]	@ (8001228 <commutator+0x208>)
 800110c:	f003 fbc0 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001116:	4844      	ldr	r0, [pc, #272]	@ (8001228 <commutator+0x208>)
 8001118:	f003 fbba 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001122:	4841      	ldr	r0, [pc, #260]	@ (8001228 <commutator+0x208>)
 8001124:	f003 fbb4 	bl	8004890 <HAL_GPIO_WritePin>
			//High Side
			TIM1->CCR1 = 0;
 8001128:	4b40      	ldr	r3, [pc, #256]	@ (800122c <commutator+0x20c>)
 800112a:	2200      	movs	r2, #0
 800112c:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = duty;
 800112e:	4a3f      	ldr	r2, [pc, #252]	@ (800122c <commutator+0x20c>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	6393      	str	r3, [r2, #56]	@ 0x38
			TIM1->CCR3 = 0;
 8001134:	4b3d      	ldr	r3, [pc, #244]	@ (800122c <commutator+0x20c>)
 8001136:	2200      	movs	r2, #0
 8001138:	63da      	str	r2, [r3, #60]	@ 0x3c

			break;
 800113a:	e053      	b.n	80011e4 <commutator+0x1c4>
		//Phase Current:	U = 0		V =	I		W = -I
		//High Side			U = OFF		V = PWM		W = OFF
		//Low Side			U = OFF		V = OFF		W = ON
		case 4:
			//Low Side
			HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001142:	4839      	ldr	r0, [pc, #228]	@ (8001228 <commutator+0x208>)
 8001144:	f003 fba4 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800114e:	4836      	ldr	r0, [pc, #216]	@ (8001228 <commutator+0x208>)
 8001150:	f003 fb9e 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800115a:	4833      	ldr	r0, [pc, #204]	@ (8001228 <commutator+0x208>)
 800115c:	f003 fb98 	bl	8004890 <HAL_GPIO_WritePin>
			//High Side
			TIM1->CCR1 = 0;
 8001160:	4b32      	ldr	r3, [pc, #200]	@ (800122c <commutator+0x20c>)
 8001162:	2200      	movs	r2, #0
 8001164:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = duty;
 8001166:	4a31      	ldr	r2, [pc, #196]	@ (800122c <commutator+0x20c>)
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	6393      	str	r3, [r2, #56]	@ 0x38
			TIM1->CCR3 = 0;
 800116c:	4b2f      	ldr	r3, [pc, #188]	@ (800122c <commutator+0x20c>)
 800116e:	2200      	movs	r2, #0
 8001170:	63da      	str	r2, [r3, #60]	@ 0x3c

			break;
 8001172:	e037      	b.n	80011e4 <commutator+0x1c4>
		//Phase Current:	U = I		V =	0		W = -I
		//High Side			U = PWM		V = OFF		W = OFF
		//Low Side			U = OFF		V = OFF		W = ON
		case 5:
			//Low Side
			HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800117a:	482b      	ldr	r0, [pc, #172]	@ (8001228 <commutator+0x208>)
 800117c:	f003 fb88 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001186:	4828      	ldr	r0, [pc, #160]	@ (8001228 <commutator+0x208>)
 8001188:	f003 fb82 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_SET);
 800118c:	2201      	movs	r2, #1
 800118e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001192:	4825      	ldr	r0, [pc, #148]	@ (8001228 <commutator+0x208>)
 8001194:	f003 fb7c 	bl	8004890 <HAL_GPIO_WritePin>
			//High Side
			TIM1->CCR1 = duty;
 8001198:	4a24      	ldr	r2, [pc, #144]	@ (800122c <commutator+0x20c>)
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM1->CCR2 = 0;
 800119e:	4b23      	ldr	r3, [pc, #140]	@ (800122c <commutator+0x20c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 80011a4:	4b21      	ldr	r3, [pc, #132]	@ (800122c <commutator+0x20c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	63da      	str	r2, [r3, #60]	@ 0x3c

			break;
 80011aa:	e01b      	b.n	80011e4 <commutator+0x1c4>

		//i have no idea how you ended up here pls stop motor
		//High Side			U = OFF		V = OFF		W = OFF
		//Low Side			U = HIGH	V = HIGH	W = HIGH
		default:
			HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011b2:	481d      	ldr	r0, [pc, #116]	@ (8001228 <commutator+0x208>)
 80011b4:	f003 fb6c 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011be:	481a      	ldr	r0, [pc, #104]	@ (8001228 <commutator+0x208>)
 80011c0:	f003 fb66 	bl	8004890 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011ca:	4817      	ldr	r0, [pc, #92]	@ (8001228 <commutator+0x208>)
 80011cc:	f003 fb60 	bl	8004890 <HAL_GPIO_WritePin>

			TIM1->CCR1 = 0;
 80011d0:	4b16      	ldr	r3, [pc, #88]	@ (800122c <commutator+0x20c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <commutator+0x20c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 80011dc:	4b13      	ldr	r3, [pc, #76]	@ (800122c <commutator+0x20c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80011e2:	bf00      	nop
		}
	}
	if(dir !=1){
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d01a      	beq.n	8001220 <commutator+0x200>
		//not implimented yet just break
		HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_SET);
 80011ea:	2201      	movs	r2, #1
 80011ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011f0:	480d      	ldr	r0, [pc, #52]	@ (8001228 <commutator+0x208>)
 80011f2:	f003 fb4d 	bl	8004890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011fc:	480a      	ldr	r0, [pc, #40]	@ (8001228 <commutator+0x208>)
 80011fe:	f003 fb47 	bl	8004890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001208:	4807      	ldr	r0, [pc, #28]	@ (8001228 <commutator+0x208>)
 800120a:	f003 fb41 	bl	8004890 <HAL_GPIO_WritePin>

		TIM1->CCR1 = 0;
 800120e:	4b07      	ldr	r3, [pc, #28]	@ (800122c <commutator+0x20c>)
 8001210:	2200      	movs	r2, #0
 8001212:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM1->CCR2 = 0;
 8001214:	4b05      	ldr	r3, [pc, #20]	@ (800122c <commutator+0x20c>)
 8001216:	2200      	movs	r2, #0
 8001218:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM1->CCR3 = 0;
 800121a:	4b04      	ldr	r3, [pc, #16]	@ (800122c <commutator+0x20c>)
 800121c:	2200      	movs	r2, #0
 800121e:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
}
 8001220:	bf00      	nop
 8001222:	3710      	adds	r7, #16
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40020400 	.word	0x40020400
 800122c:	40010000 	.word	0x40010000

08001230 <initBLDC>:
/**
  * @brief Initializes the BLDC motor by reading hall sensor values and setting the commutator step
  * @param None
  * @retval void
  */
void initBLDC(){
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
	uint16_t hall[3];
	hall[0]= (GPIOC->IDR & GPIO_IDR_ID6)? 0x0001 : 0x0000; // Sensor A
 8001236:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <initBLDC+0x60>)
 8001238:	691b      	ldr	r3, [r3, #16]
 800123a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800123e:	2b00      	cmp	r3, #0
 8001240:	bf14      	ite	ne
 8001242:	2301      	movne	r3, #1
 8001244:	2300      	moveq	r3, #0
 8001246:	b2db      	uxtb	r3, r3
 8001248:	80bb      	strh	r3, [r7, #4]
	hall[1]= (GPIOC->IDR & GPIO_IDR_ID7)? 0x0001 : 0x0000; // Sensor B
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <initBLDC+0x60>)
 800124c:	691b      	ldr	r3, [r3, #16]
 800124e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001252:	2b00      	cmp	r3, #0
 8001254:	bf14      	ite	ne
 8001256:	2301      	movne	r3, #1
 8001258:	2300      	moveq	r3, #0
 800125a:	b2db      	uxtb	r3, r3
 800125c:	80fb      	strh	r3, [r7, #6]
	hall[2]= (GPIOC->IDR & GPIO_IDR_ID8)? 0x0001 : 0x0000; // Sensor C
 800125e:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <initBLDC+0x60>)
 8001260:	691b      	ldr	r3, [r3, #16]
 8001262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001266:	2b00      	cmp	r3, #0
 8001268:	bf14      	ite	ne
 800126a:	2301      	movne	r3, #1
 800126c:	2300      	moveq	r3, #0
 800126e:	b2db      	uxtb	r3, r3
 8001270:	813b      	strh	r3, [r7, #8]

	int step= hallState(hall);
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fe5f 	bl	8000f38 <hallState>
 800127a:	4603      	mov	r3, r0
 800127c:	60fb      	str	r3, [r7, #12]
	commutator(step, 15,1);
 800127e:	2201      	movs	r2, #1
 8001280:	210f      	movs	r1, #15
 8001282:	68f8      	ldr	r0, [r7, #12]
 8001284:	f7ff fecc 	bl	8001020 <commutator>
}
 8001288:	bf00      	nop
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40020800 	.word	0x40020800

08001294 <map>:
  * @param in_max	= The upper bound of the value’s current range.
  * @param out_min	= The lower bound of the value’s target range.
  * @param out_max	= The upper bound of the value’s target range.
  * @retval			= The mapped value
  */
uint16_t map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 8001294:	b490      	push	{r4, r7}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	4604      	mov	r4, r0
 800129c:	4608      	mov	r0, r1
 800129e:	4611      	mov	r1, r2
 80012a0:	461a      	mov	r2, r3
 80012a2:	4623      	mov	r3, r4
 80012a4:	80fb      	strh	r3, [r7, #6]
 80012a6:	4603      	mov	r3, r0
 80012a8:	80bb      	strh	r3, [r7, #4]
 80012aa:	460b      	mov	r3, r1
 80012ac:	807b      	strh	r3, [r7, #2]
 80012ae:	4613      	mov	r3, r2
 80012b0:	803b      	strh	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80012b2:	88fa      	ldrh	r2, [r7, #6]
 80012b4:	88bb      	ldrh	r3, [r7, #4]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	8a39      	ldrh	r1, [r7, #16]
 80012ba:	883a      	ldrh	r2, [r7, #0]
 80012bc:	1a8a      	subs	r2, r1, r2
 80012be:	fb03 f202 	mul.w	r2, r3, r2
 80012c2:	8879      	ldrh	r1, [r7, #2]
 80012c4:	88bb      	ldrh	r3, [r7, #4]
 80012c6:	1acb      	subs	r3, r1, r3
 80012c8:	fb92 f3f3 	sdiv	r3, r2, r3
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	883b      	ldrh	r3, [r7, #0]
 80012d0:	4413      	add	r3, r2
 80012d2:	b29b      	uxth	r3, r3
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc90      	pop	{r4, r7}
 80012dc:	4770      	bx	lr
	...

080012e0 <adc_volt>:
/**
  * @brief Converts a raw ADC value to the corresponding input voltage
  * @param val    = Raw 12-bit ADC value (0-4095)
  * @retval float = Calculated input voltage
  */
float adc_volt(uint16_t val){
 80012e0:	b5b0      	push	{r4, r5, r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]
	//((val/(39000+2200))*2200) /12bitADC
    float Vcc = 3.3;
 80012ea:	4b21      	ldr	r3, [pc, #132]	@ (8001370 <adc_volt+0x90>)
 80012ec:	61fb      	str	r3, [r7, #28]
    float R1 = 37000.0;
 80012ee:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <adc_volt+0x94>)
 80012f0:	61bb      	str	r3, [r7, #24]
    float R2 = 2200.0;
 80012f2:	4b21      	ldr	r3, [pc, #132]	@ (8001378 <adc_volt+0x98>)
 80012f4:	617b      	str	r3, [r7, #20]
    // Convert ADC value to voltage across R2
    float Vout = (val / 4095.0) * Vcc;
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff f913 	bl	8000524 <__aeabi_i2d>
 80012fe:	a31a      	add	r3, pc, #104	@ (adr r3, 8001368 <adc_volt+0x88>)
 8001300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001304:	f7ff faa2 	bl	800084c <__aeabi_ddiv>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4614      	mov	r4, r2
 800130e:	461d      	mov	r5, r3
 8001310:	69f8      	ldr	r0, [r7, #28]
 8001312:	f7ff f919 	bl	8000548 <__aeabi_f2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4620      	mov	r0, r4
 800131c:	4629      	mov	r1, r5
 800131e:	f7ff f96b 	bl	80005f8 <__aeabi_dmul>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	f7ff fc3d 	bl	8000ba8 <__aeabi_d2f>
 800132e:	4603      	mov	r3, r0
 8001330:	613b      	str	r3, [r7, #16]

    // Calculate the total voltage across R1 and R2
    float Vin = Vout * (R1 + R2) / R2;
 8001332:	ed97 7a06 	vldr	s14, [r7, #24]
 8001336:	edd7 7a05 	vldr	s15, [r7, #20]
 800133a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800133e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001342:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001346:	ed97 7a05 	vldr	s14, [r7, #20]
 800134a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800134e:	edc7 7a03 	vstr	s15, [r7, #12]

    return Vin;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	ee07 3a90 	vmov	s15, r3
}
 8001358:	eeb0 0a67 	vmov.f32	s0, s15
 800135c:	3720      	adds	r7, #32
 800135e:	46bd      	mov	sp, r7
 8001360:	bdb0      	pop	{r4, r5, r7, pc}
 8001362:	bf00      	nop
 8001364:	f3af 8000 	nop.w
 8001368:	00000000 	.word	0x00000000
 800136c:	40affe00 	.word	0x40affe00
 8001370:	40533333 	.word	0x40533333
 8001374:	47108800 	.word	0x47108800
 8001378:	45098000 	.word	0x45098000
 800137c:	00000000 	.word	0x00000000

08001380 <adc_cur>:
/**
  * @brief Converts a raw ADC value to the corresponding current based on shunt resistor and amplification factor
  * @param val    = Raw 12-bit ADC value (0-4095)
  * @retval float = Calculated current in amperes
  */
float adc_cur(uint16_t val){
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b08a      	sub	sp, #40	@ 0x28
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	80fb      	strh	r3, [r7, #6]
    float Vcc = 3.3;
 800138a:	4b29      	ldr	r3, [pc, #164]	@ (8001430 <adc_cur+0xb0>)
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
    float amplification_factor = 20.0;
 800138e:	4b29      	ldr	r3, [pc, #164]	@ (8001434 <adc_cur+0xb4>)
 8001390:	623b      	str	r3, [r7, #32]
    float R_shunt = 0.004;
 8001392:	4b29      	ldr	r3, [pc, #164]	@ (8001438 <adc_cur+0xb8>)
 8001394:	61fb      	str	r3, [r7, #28]
    float offset_voltage = Vcc / 2.0;
 8001396:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800139a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800139e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a2:	edc7 7a06 	vstr	s15, [r7, #24]

    // Convert ADC value to the amplified voltage
    float Vadc = (val / 4095.0) * Vcc;
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff f8bb 	bl	8000524 <__aeabi_i2d>
 80013ae:	a31e      	add	r3, pc, #120	@ (adr r3, 8001428 <adc_cur+0xa8>)
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	f7ff fa4a 	bl	800084c <__aeabi_ddiv>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4614      	mov	r4, r2
 80013be:	461d      	mov	r5, r3
 80013c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013c2:	f7ff f8c1 	bl	8000548 <__aeabi_f2d>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4620      	mov	r0, r4
 80013cc:	4629      	mov	r1, r5
 80013ce:	f7ff f913 	bl	80005f8 <__aeabi_dmul>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	4610      	mov	r0, r2
 80013d8:	4619      	mov	r1, r3
 80013da:	f7ff fbe5 	bl	8000ba8 <__aeabi_d2f>
 80013de:	4603      	mov	r3, r0
 80013e0:	617b      	str	r3, [r7, #20]

    // Adjust for the offset voltage
    float Vadc_adjusted = Vadc - offset_voltage;
 80013e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80013e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80013ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ee:	edc7 7a04 	vstr	s15, [r7, #16]

    // Determine the actual voltage drop across the shunt
    float Vshunt = Vadc_adjusted / amplification_factor;
 80013f2:	edd7 6a04 	vldr	s13, [r7, #16]
 80013f6:	ed97 7a08 	vldr	s14, [r7, #32]
 80013fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013fe:	edc7 7a03 	vstr	s15, [r7, #12]

    // Calculate the current through the shunt
    float current = Vshunt / R_shunt;
 8001402:	edd7 6a03 	vldr	s13, [r7, #12]
 8001406:	ed97 7a07 	vldr	s14, [r7, #28]
 800140a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140e:	edc7 7a02 	vstr	s15, [r7, #8]

    return current;
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	ee07 3a90 	vmov	s15, r3
}
 8001418:	eeb0 0a67 	vmov.f32	s0, s15
 800141c:	3728      	adds	r7, #40	@ 0x28
 800141e:	46bd      	mov	sp, r7
 8001420:	bdb0      	pop	{r4, r5, r7, pc}
 8001422:	bf00      	nop
 8001424:	f3af 8000 	nop.w
 8001428:	00000000 	.word	0x00000000
 800142c:	40affe00 	.word	0x40affe00
 8001430:	40533333 	.word	0x40533333
 8001434:	41a00000 	.word	0x41a00000
 8001438:	3b83126f 	.word	0x3b83126f
 800143c:	00000000 	.word	0x00000000

08001440 <adc_temp>:
/**
  * @brief Converts a raw ADC value to the corresponding temperature in Celsius using an NTC thermistor
  * @param val    = Raw 12-bit ADC value (0-4095)
  * @retval float = Calculated temperature in Celsius
  */
float adc_temp(uint16_t val){
 8001440:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001444:	b08c      	sub	sp, #48	@ 0x30
 8001446:	af00      	add	r7, sp, #0
 8001448:	4603      	mov	r3, r0
 800144a:	80fb      	strh	r3, [r7, #6]
    float Vcc = 3.3;
 800144c:	4b58      	ldr	r3, [pc, #352]	@ (80015b0 <adc_temp+0x170>)
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float R2 = 10000.0;
 8001450:	4b58      	ldr	r3, [pc, #352]	@ (80015b4 <adc_temp+0x174>)
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
    float T0 = 298.15; // 25°C in Kelvin
 8001454:	4b58      	ldr	r3, [pc, #352]	@ (80015b8 <adc_temp+0x178>)
 8001456:	627b      	str	r3, [r7, #36]	@ 0x24
    float R0 = 10000.0; // Resistance at 25°C
 8001458:	4b56      	ldr	r3, [pc, #344]	@ (80015b4 <adc_temp+0x174>)
 800145a:	623b      	str	r3, [r7, #32]
    float B = 2904.0; // Beta parameter
 800145c:	4b57      	ldr	r3, [pc, #348]	@ (80015bc <adc_temp+0x17c>)
 800145e:	61fb      	str	r3, [r7, #28]

    // Convert ADC value to voltage
    float Vadc = (val / 4095.0) * Vcc;
 8001460:	88fb      	ldrh	r3, [r7, #6]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f85e 	bl	8000524 <__aeabi_i2d>
 8001468:	a34d      	add	r3, pc, #308	@ (adr r3, 80015a0 <adc_temp+0x160>)
 800146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146e:	f7ff f9ed 	bl	800084c <__aeabi_ddiv>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4614      	mov	r4, r2
 8001478:	461d      	mov	r5, r3
 800147a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800147c:	f7ff f864 	bl	8000548 <__aeabi_f2d>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4620      	mov	r0, r4
 8001486:	4629      	mov	r1, r5
 8001488:	f7ff f8b6 	bl	80005f8 <__aeabi_dmul>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4610      	mov	r0, r2
 8001492:	4619      	mov	r1, r3
 8001494:	f7ff fb88 	bl	8000ba8 <__aeabi_d2f>
 8001498:	4603      	mov	r3, r0
 800149a:	61bb      	str	r3, [r7, #24]

    // Calculate the resistance of the NTC thermistor
    float R1 = R2 * (Vcc / Vadc - 1.0);
 800149c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800149e:	f7ff f853 	bl	8000548 <__aeabi_f2d>
 80014a2:	4604      	mov	r4, r0
 80014a4:	460d      	mov	r5, r1
 80014a6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80014aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80014ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014b2:	ee16 0a90 	vmov	r0, s13
 80014b6:	f7ff f847 	bl	8000548 <__aeabi_f2d>
 80014ba:	f04f 0200 	mov.w	r2, #0
 80014be:	4b40      	ldr	r3, [pc, #256]	@ (80015c0 <adc_temp+0x180>)
 80014c0:	f7fe fee2 	bl	8000288 <__aeabi_dsub>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4620      	mov	r0, r4
 80014ca:	4629      	mov	r1, r5
 80014cc:	f7ff f894 	bl	80005f8 <__aeabi_dmul>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4610      	mov	r0, r2
 80014d6:	4619      	mov	r1, r3
 80014d8:	f7ff fb66 	bl	8000ba8 <__aeabi_d2f>
 80014dc:	4603      	mov	r3, r0
 80014de:	617b      	str	r3, [r7, #20]

    // Calculate temperature in Kelvin using B-parameter equation
    float T = 1.0 / ((1.0 / T0) + (1.0 / B) * log(R1 / R0));
 80014e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80014e2:	f7ff f831 	bl	8000548 <__aeabi_f2d>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	f04f 0000 	mov.w	r0, #0
 80014ee:	4934      	ldr	r1, [pc, #208]	@ (80015c0 <adc_temp+0x180>)
 80014f0:	f7ff f9ac 	bl	800084c <__aeabi_ddiv>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	4614      	mov	r4, r2
 80014fa:	461d      	mov	r5, r3
 80014fc:	69f8      	ldr	r0, [r7, #28]
 80014fe:	f7ff f823 	bl	8000548 <__aeabi_f2d>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	f04f 0000 	mov.w	r0, #0
 800150a:	492d      	ldr	r1, [pc, #180]	@ (80015c0 <adc_temp+0x180>)
 800150c:	f7ff f99e 	bl	800084c <__aeabi_ddiv>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4690      	mov	r8, r2
 8001516:	4699      	mov	r9, r3
 8001518:	ed97 7a05 	vldr	s14, [r7, #20]
 800151c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001520:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001524:	ee16 0a90 	vmov	r0, s13
 8001528:	f7ff f80e 	bl	8000548 <__aeabi_f2d>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	ec43 2b10 	vmov	d0, r2, r3
 8001534:	f00e fbc4 	bl	800fcc0 <log>
 8001538:	ec53 2b10 	vmov	r2, r3, d0
 800153c:	4640      	mov	r0, r8
 800153e:	4649      	mov	r1, r9
 8001540:	f7ff f85a 	bl	80005f8 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4620      	mov	r0, r4
 800154a:	4629      	mov	r1, r5
 800154c:	f7fe fe9e 	bl	800028c <__adddf3>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	f04f 0000 	mov.w	r0, #0
 8001558:	4919      	ldr	r1, [pc, #100]	@ (80015c0 <adc_temp+0x180>)
 800155a:	f7ff f977 	bl	800084c <__aeabi_ddiv>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff fb1f 	bl	8000ba8 <__aeabi_d2f>
 800156a:	4603      	mov	r3, r0
 800156c:	613b      	str	r3, [r7, #16]

    // Convert Kelvin to Celsius
    float T_Celsius = T - 273.15;
 800156e:	6938      	ldr	r0, [r7, #16]
 8001570:	f7fe ffea 	bl	8000548 <__aeabi_f2d>
 8001574:	a30c      	add	r3, pc, #48	@ (adr r3, 80015a8 <adc_temp+0x168>)
 8001576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157a:	f7fe fe85 	bl	8000288 <__aeabi_dsub>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff fb0f 	bl	8000ba8 <__aeabi_d2f>
 800158a:	4603      	mov	r3, r0
 800158c:	60fb      	str	r3, [r7, #12]

    return T_Celsius;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	ee07 3a90 	vmov	s15, r3
}
 8001594:	eeb0 0a67 	vmov.f32	s0, s15
 8001598:	3730      	adds	r7, #48	@ 0x30
 800159a:	46bd      	mov	sp, r7
 800159c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015a0:	00000000 	.word	0x00000000
 80015a4:	40affe00 	.word	0x40affe00
 80015a8:	66666666 	.word	0x66666666
 80015ac:	40711266 	.word	0x40711266
 80015b0:	40533333 	.word	0x40533333
 80015b4:	461c4000 	.word	0x461c4000
 80015b8:	43951333 	.word	0x43951333
 80015bc:	45358000 	.word	0x45358000
 80015c0:	3ff00000 	.word	0x3ff00000

080015c4 <rpm_tokmh>:
/**
  * @brief Converts motor RPM to speed in kilometers per hour (km/h) based on wheel circumference
  * @param rpm    = Motor RPM (revolutions per minute)
  * @retval float = Calculated speed in kilometers per hour (km/h)
  */
float rpm_tokmh(float rpm){
 80015c4:	b480      	push	{r7}
 80015c6:	b087      	sub	sp, #28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	ed87 0a01 	vstr	s0, [r7, #4]
	//36inch wheel
	//91,44 cm wheel
	//U = 2·π·r
	//U = 287,267cm
	//U = 2,87267m
	float circumference = 2.87267;
 80015ce:	4b10      	ldr	r3, [pc, #64]	@ (8001610 <rpm_tokmh+0x4c>)
 80015d0:	617b      	str	r3, [r7, #20]
    // distance traveled per minute in meters
    float distance_per_minute = rpm * circumference;
 80015d2:	ed97 7a01 	vldr	s14, [r7, #4]
 80015d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80015da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015de:	edc7 7a04 	vstr	s15, [r7, #16]
    // Convert distance to kilometers per hour
    float speed_kmh = distance_per_minute * 60 / 1000;
 80015e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80015e6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001614 <rpm_tokmh+0x50>
 80015ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015ee:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001618 <rpm_tokmh+0x54>
 80015f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f6:	edc7 7a03 	vstr	s15, [r7, #12]
    return speed_kmh;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	ee07 3a90 	vmov	s15, r3
}
 8001600:	eeb0 0a67 	vmov.f32	s0, s15
 8001604:	371c      	adds	r7, #28
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	4037d9d3 	.word	0x4037d9d3
 8001614:	42700000 	.word	0x42700000
 8001618:	447a0000 	.word	0x447a0000

0800161c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8001626:	4a38      	ldr	r2, [pc, #224]	@ (8001708 <HD44780_Init+0xec>)
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 800162c:	4b37      	ldr	r3, [pc, #220]	@ (800170c <HD44780_Init+0xf0>)
 800162e:	2208      	movs	r2, #8
 8001630:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001632:	4b37      	ldr	r3, [pc, #220]	@ (8001710 <HD44780_Init+0xf4>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001638:	4b33      	ldr	r3, [pc, #204]	@ (8001708 <HD44780_Init+0xec>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d907      	bls.n	8001650 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001640:	4b33      	ldr	r3, [pc, #204]	@ (8001710 <HD44780_Init+0xf4>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	f043 0308 	orr.w	r3, r3, #8
 8001648:	b2da      	uxtb	r2, r3
 800164a:	4b31      	ldr	r3, [pc, #196]	@ (8001710 <HD44780_Init+0xf4>)
 800164c:	701a      	strb	r2, [r3, #0]
 800164e:	e006      	b.n	800165e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001650:	4b2f      	ldr	r3, [pc, #188]	@ (8001710 <HD44780_Init+0xf4>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4b2d      	ldr	r3, [pc, #180]	@ (8001710 <HD44780_Init+0xf4>)
 800165c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800165e:	f000 f985 	bl	800196c <DelayInit>
  HAL_Delay(50);
 8001662:	2032      	movs	r0, #50	@ 0x32
 8001664:	f002 f878 	bl	8003758 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001668:	4b28      	ldr	r3, [pc, #160]	@ (800170c <HD44780_Init+0xf0>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f000 f943 	bl	80018f8 <ExpanderWrite>
  HAL_Delay(1000);
 8001672:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001676:	f002 f86f 	bl	8003758 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800167a:	2030      	movs	r0, #48	@ 0x30
 800167c:	f000 f92b 	bl	80018d6 <Write4Bits>
  DelayUS(4500);
 8001680:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001684:	f000 f99c 	bl	80019c0 <DelayUS>

  Write4Bits(0x03 << 4);
 8001688:	2030      	movs	r0, #48	@ 0x30
 800168a:	f000 f924 	bl	80018d6 <Write4Bits>
  DelayUS(4500);
 800168e:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001692:	f000 f995 	bl	80019c0 <DelayUS>

  Write4Bits(0x03 << 4);
 8001696:	2030      	movs	r0, #48	@ 0x30
 8001698:	f000 f91d 	bl	80018d6 <Write4Bits>
  DelayUS(4500);
 800169c:	f241 1094 	movw	r0, #4500	@ 0x1194
 80016a0:	f000 f98e 	bl	80019c0 <DelayUS>

  Write4Bits(0x02 << 4);
 80016a4:	2020      	movs	r0, #32
 80016a6:	f000 f916 	bl	80018d6 <Write4Bits>
  DelayUS(100);
 80016aa:	2064      	movs	r0, #100	@ 0x64
 80016ac:	f000 f988 	bl	80019c0 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 80016b0:	4b17      	ldr	r3, [pc, #92]	@ (8001710 <HD44780_Init+0xf4>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	f043 0320 	orr.w	r3, r3, #32
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	4618      	mov	r0, r3
 80016bc:	f000 f8ce 	bl	800185c <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80016c0:	4b14      	ldr	r3, [pc, #80]	@ (8001714 <HD44780_Init+0xf8>)
 80016c2:	2204      	movs	r2, #4
 80016c4:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80016c6:	f000 f875 	bl	80017b4 <HD44780_Display>
  HD44780_Clear();
 80016ca:	f000 f82b 	bl	8001724 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80016ce:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <HD44780_Init+0xfc>)
 80016d0:	2202      	movs	r2, #2
 80016d2:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80016d4:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HD44780_Init+0xfc>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	f043 0304 	orr.w	r3, r3, #4
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	4618      	mov	r0, r3
 80016e0:	f000 f8bc 	bl	800185c <SendCommand>
  DelayUS(4500);
 80016e4:	f241 1094 	movw	r0, #4500	@ 0x1194
 80016e8:	f000 f96a 	bl	80019c0 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80016ec:	490b      	ldr	r1, [pc, #44]	@ (800171c <HD44780_Init+0x100>)
 80016ee:	2000      	movs	r0, #0
 80016f0:	f000 f876 	bl	80017e0 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80016f4:	490a      	ldr	r1, [pc, #40]	@ (8001720 <HD44780_Init+0x104>)
 80016f6:	2001      	movs	r0, #1
 80016f8:	f000 f872 	bl	80017e0 <HD44780_CreateSpecialChar>

  HD44780_Home();
 80016fc:	f000 f81d 	bl	800173a <HD44780_Home>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200002fb 	.word	0x200002fb
 800170c:	200002fc 	.word	0x200002fc
 8001710:	200002f8 	.word	0x200002f8
 8001714:	200002f9 	.word	0x200002f9
 8001718:	200002fa 	.word	0x200002fa
 800171c:	20000000 	.word	0x20000000
 8001720:	20000008 	.word	0x20000008

08001724 <HD44780_Clear>:

void HD44780_Clear()
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001728:	2001      	movs	r0, #1
 800172a:	f000 f897 	bl	800185c <SendCommand>
  DelayUS(2000);
 800172e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001732:	f000 f945 	bl	80019c0 <DelayUS>
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}

0800173a <HD44780_Home>:

void HD44780_Home()
{
 800173a:	b580      	push	{r7, lr}
 800173c:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800173e:	2002      	movs	r0, #2
 8001740:	f000 f88c 	bl	800185c <SendCommand>
  DelayUS(2000);
 8001744:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001748:	f000 f93a 	bl	80019c0 <DelayUS>
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <HD44780_SetCursor>:
  * @param col    = Column position (0-based)
  * @param row    = Row position (0-based)
  * @retval void
  */
void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b087      	sub	sp, #28
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	460a      	mov	r2, r1
 800175a:	71fb      	strb	r3, [r7, #7]
 800175c:	4613      	mov	r3, r2
 800175e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001760:	4b12      	ldr	r3, [pc, #72]	@ (80017ac <HD44780_SetCursor+0x5c>)
 8001762:	f107 0408 	add.w	r4, r7, #8
 8001766:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001768:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800176c:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HD44780_SetCursor+0x60>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	79ba      	ldrb	r2, [r7, #6]
 8001772:	429a      	cmp	r2, r3
 8001774:	d303      	bcc.n	800177e <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001776:	4b0e      	ldr	r3, [pc, #56]	@ (80017b0 <HD44780_SetCursor+0x60>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	3b01      	subs	r3, #1
 800177c:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800177e:	79bb      	ldrb	r3, [r7, #6]
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	3318      	adds	r3, #24
 8001784:	443b      	add	r3, r7
 8001786:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800178a:	b2da      	uxtb	r2, r3
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	4413      	add	r3, r2
 8001790:	b2db      	uxtb	r3, r3
 8001792:	b25b      	sxtb	r3, r3
 8001794:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001798:	b25b      	sxtb	r3, r3
 800179a:	b2db      	uxtb	r3, r3
 800179c:	4618      	mov	r0, r3
 800179e:	f000 f85d 	bl	800185c <SendCommand>
}
 80017a2:	bf00      	nop
 80017a4:	371c      	adds	r7, #28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd90      	pop	{r4, r7, pc}
 80017aa:	bf00      	nop
 80017ac:	080100d8 	.word	0x080100d8
 80017b0:	200002fb 	.word	0x200002fb

080017b4 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 80017b8:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <HD44780_Display+0x28>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	f043 0304 	orr.w	r3, r3, #4
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <HD44780_Display+0x28>)
 80017c4:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80017c6:	4b05      	ldr	r3, [pc, #20]	@ (80017dc <HD44780_Display+0x28>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	f043 0308 	orr.w	r3, r3, #8
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	4618      	mov	r0, r3
 80017d2:	f000 f843 	bl	800185c <SendCommand>
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	200002f9 	.word	0x200002f9

080017e0 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	6039      	str	r1, [r7, #0]
 80017ea:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	b2db      	uxtb	r3, r3
 8001802:	4618      	mov	r0, r3
 8001804:	f000 f82a 	bl	800185c <SendCommand>
  for (int i=0; i<8; i++)
 8001808:	2300      	movs	r3, #0
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	e009      	b.n	8001822 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	4413      	add	r3, r2
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f82e 	bl	8001878 <SendChar>
  for (int i=0; i<8; i++)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	3301      	adds	r3, #1
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2b07      	cmp	r3, #7
 8001826:	ddf2      	ble.n	800180e <HD44780_CreateSpecialChar+0x2e>
  }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HD44780_PrintStr>:
  * @brief Prints a string to the HD44780 LCD display
  * @param c    = Pointer to a null-terminated string to display
  * @retval void
  */
void HD44780_PrintStr(const char c[])
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 800183a:	e006      	b.n	800184a <HD44780_PrintStr+0x18>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	1c5a      	adds	r2, r3, #1
 8001840:	607a      	str	r2, [r7, #4]
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f000 f817 	bl	8001878 <SendChar>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f4      	bne.n	800183c <HD44780_PrintStr+0xa>
}
 8001852:	bf00      	nop
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f000 f812 	bl	8001894 <Send>
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	2101      	movs	r1, #1
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f804 	bl	8001894 <Send>
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	460a      	mov	r2, r1
 800189e:	71fb      	strb	r3, [r7, #7]
 80018a0:	4613      	mov	r3, r2
 80018a2:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	f023 030f 	bic.w	r3, r3, #15
 80018aa:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 80018b2:	7bfa      	ldrb	r2, [r7, #15]
 80018b4:	79bb      	ldrb	r3, [r7, #6]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 f80b 	bl	80018d6 <Write4Bits>
  Write4Bits((lownib)|mode);
 80018c0:	7bba      	ldrb	r2, [r7, #14]
 80018c2:	79bb      	ldrb	r3, [r7, #6]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	4618      	mov	r0, r3
 80018ca:	f000 f804 	bl	80018d6 <Write4Bits>
}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	4603      	mov	r3, r0
 80018de:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f808 	bl	80018f8 <ExpanderWrite>
  PulseEnable(value);
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 f820 	bl	8001930 <PulseEnable>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af02      	add	r7, sp, #8
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001902:	4b09      	ldr	r3, [pc, #36]	@ (8001928 <ExpanderWrite+0x30>)
 8001904:	781a      	ldrb	r2, [r3, #0]
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	4313      	orrs	r3, r2
 800190a:	b2db      	uxtb	r3, r3
 800190c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800190e:	f107 020f 	add.w	r2, r7, #15
 8001912:	230a      	movs	r3, #10
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	2301      	movs	r3, #1
 8001918:	214e      	movs	r1, #78	@ 0x4e
 800191a:	4804      	ldr	r0, [pc, #16]	@ (800192c <ExpanderWrite+0x34>)
 800191c:	f003 f948 	bl	8004bb0 <HAL_I2C_Master_Transmit>
}
 8001920:	bf00      	nop
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	200002fc 	.word	0x200002fc
 800192c:	200003d8 	.word	0x200003d8

08001930 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	f043 0304 	orr.w	r3, r3, #4
 8001940:	b2db      	uxtb	r3, r3
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff ffd8 	bl	80018f8 <ExpanderWrite>
  DelayUS(20);
 8001948:	2014      	movs	r0, #20
 800194a:	f000 f839 	bl	80019c0 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f023 0304 	bic.w	r3, r3, #4
 8001954:	b2db      	uxtb	r3, r3
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff ffce 	bl	80018f8 <ExpanderWrite>
  DelayUS(20);
 800195c:	2014      	movs	r0, #20
 800195e:	f000 f82f 	bl	80019c0 <DelayUS>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <DelayInit>:

static void DelayInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001970:	4b11      	ldr	r3, [pc, #68]	@ (80019b8 <DelayInit+0x4c>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	4a10      	ldr	r2, [pc, #64]	@ (80019b8 <DelayInit+0x4c>)
 8001976:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800197a:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 800197c:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <DelayInit+0x4c>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	4a0d      	ldr	r2, [pc, #52]	@ (80019b8 <DelayInit+0x4c>)
 8001982:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001986:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001988:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <DelayInit+0x50>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a0b      	ldr	r2, [pc, #44]	@ (80019bc <DelayInit+0x50>)
 800198e:	f023 0301 	bic.w	r3, r3, #1
 8001992:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001994:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <DelayInit+0x50>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <DelayInit+0x50>)
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <DelayInit+0x50>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 80019a6:	bf00      	nop
  __ASM volatile ("NOP");
 80019a8:	bf00      	nop
  __ASM volatile ("NOP");
 80019aa:	bf00      	nop
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	e000edf0 	.word	0xe000edf0
 80019bc:	e0001000 	.word	0xe0001000

080019c0 <DelayUS>:

static void DelayUS(uint32_t us) {
 80019c0:	b480      	push	{r7}
 80019c2:	b087      	sub	sp, #28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80019c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a04 <DelayUS+0x44>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001a08 <DelayUS+0x48>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	0c9a      	lsrs	r2, r3, #18
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	fb02 f303 	mul.w	r3, r2, r3
 80019da:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <DelayUS+0x4c>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80019e2:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <DelayUS+0x4c>)
 80019e4:	685a      	ldr	r2, [r3, #4]
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d8f6      	bhi.n	80019e2 <DelayUS+0x22>
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	371c      	adds	r7, #28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	20000018 	.word	0x20000018
 8001a08:	431bde83 	.word	0x431bde83
 8001a0c:	e0001000 	.word	0xe0001000

08001a10 <Init_lcd_ar>:
/**
  * @brief Initializes the lcd_ar struct with default cursor positions and display values
  * @param lcd    = Pointer to an lcd_ar struct to initialize
  * @retval void
  */
void Init_lcd_ar(lcd_ar* lcd){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
	//Load cursor positions
	lcd ->cur_volt[0] =15;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	220f      	movs	r2, #15
 8001a1c:	74da      	strb	r2, [r3, #19]
	lcd ->cur_volt[1] =0;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	751a      	strb	r2, [r3, #20]

	lcd ->cur_temp[0]=0;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	755a      	strb	r2, [r3, #21]
	lcd ->cur_temp[1]=0;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	759a      	strb	r2, [r3, #22]

	lcd ->cur_amp[0] =15;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	220f      	movs	r2, #15
 8001a34:	75da      	strb	r2, [r3, #23]
	lcd ->cur_amp[1] =1;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	761a      	strb	r2, [r3, #24]

	lcd ->cur_speed[0]=9;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2209      	movs	r2, #9
 8001a40:	765a      	strb	r2, [r3, #25]
	lcd ->cur_speed[1]=3;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2203      	movs	r2, #3
 8001a46:	769a      	strb	r2, [r3, #26]

	lcd ->cur_erpm[0]=0;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	76da      	strb	r2, [r3, #27]
	lcd ->cur_erpm[1]=3;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2203      	movs	r2, #3
 8001a52:	771a      	strb	r2, [r3, #28]

	lcd ->cur_pwm[0]=1;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2201      	movs	r2, #1
 8001a58:	775a      	strb	r2, [r3, #29]
	lcd ->cur_pwm[1]=2;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	779a      	strb	r2, [r3, #30]

	//Set up Display for array mode
	//Init Volt
	HD44780_SetCursor(15,0);
 8001a60:	2100      	movs	r1, #0
 8001a62:	200f      	movs	r0, #15
 8001a64:	f7ff fe74 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr("42.0V");
 8001a68:	4811      	ldr	r0, [pc, #68]	@ (8001ab0 <Init_lcd_ar+0xa0>)
 8001a6a:	f7ff fee2 	bl	8001832 <HD44780_PrintStr>
	//Init Temp
	HD44780_SetCursor(0,0);
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2000      	movs	r0, #0
 8001a72:	f7ff fe6d 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr("069C");
 8001a76:	480f      	ldr	r0, [pc, #60]	@ (8001ab4 <Init_lcd_ar+0xa4>)
 8001a78:	f7ff fedb 	bl	8001832 <HD44780_PrintStr>
	//Init Current
	HD44780_SetCursor(15,1);
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	200f      	movs	r0, #15
 8001a80:	f7ff fe66 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr("02.5A");
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <Init_lcd_ar+0xa8>)
 8001a86:	f7ff fed4 	bl	8001832 <HD44780_PrintStr>
	//Init Speed
	HD44780_SetCursor(9,3);
 8001a8a:	2103      	movs	r1, #3
 8001a8c:	2009      	movs	r0, #9
 8001a8e:	f7ff fe5f 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr("10KM/H");
 8001a92:	480a      	ldr	r0, [pc, #40]	@ (8001abc <Init_lcd_ar+0xac>)
 8001a94:	f7ff fecd 	bl	8001832 <HD44780_PrintStr>
	//Init ERPM
	HD44780_SetCursor(0,3);
 8001a98:	2103      	movs	r1, #3
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	f7ff fe58 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr("4000");
 8001aa0:	4807      	ldr	r0, [pc, #28]	@ (8001ac0 <Init_lcd_ar+0xb0>)
 8001aa2:	f7ff fec6 	bl	8001832 <HD44780_PrintStr>
	//Iinit PWM
	//HD44780_SetCursor(1,2);
	//HD44780_PrintStr("00%");
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	080100e8 	.word	0x080100e8
 8001ab4:	080100f0 	.word	0x080100f0
 8001ab8:	080100f8 	.word	0x080100f8
 8001abc:	08010100 	.word	0x08010100
 8001ac0:	08010108 	.word	0x08010108

08001ac4 <update_lcd_val>:
  * @brief Updates the lcd_ar struct and LCD display with new sensor values
  * @param ar     = Pointer to an lcd_ar struct containing cursor positions
  * @param val    = Array of float values to update [Voltage, Current, Temperature, Speed, (optional: PWM)]
  * @retval void
  */
void update_lcd_val(lcd_ar* ar, float val[]){
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af02      	add	r7, sp, #8
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
	//Set Voltage
	snprintf(ar->volt, 5, "%04.1f", val[0]);
 8001ace:	687c      	ldr	r4, [r7, #4]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd37 	bl	8000548 <__aeabi_f2d>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	e9cd 2300 	strd	r2, r3, [sp]
 8001ae2:	4a47      	ldr	r2, [pc, #284]	@ (8001c00 <update_lcd_val+0x13c>)
 8001ae4:	2105      	movs	r1, #5
 8001ae6:	4620      	mov	r0, r4
 8001ae8:	f00b ffa8 	bl	800da3c <sniprintf>
	HD44780_SetCursor(ar->cur_volt[0],ar->cur_volt[1]);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	7cda      	ldrb	r2, [r3, #19]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	7d1b      	ldrb	r3, [r3, #20]
 8001af4:	4619      	mov	r1, r3
 8001af6:	4610      	mov	r0, r2
 8001af8:	f7ff fe2a 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr(ar->volt);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fe97 	bl	8001832 <HD44780_PrintStr>
	//Set Current
	snprintf(ar->amp, 5, "%04.1f", val[1]);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	1ddc      	adds	r4, r3, #7
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	3304      	adds	r3, #4
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fd1a 	bl	8000548 <__aeabi_f2d>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	e9cd 2300 	strd	r2, r3, [sp]
 8001b1c:	4a38      	ldr	r2, [pc, #224]	@ (8001c00 <update_lcd_val+0x13c>)
 8001b1e:	2105      	movs	r1, #5
 8001b20:	4620      	mov	r0, r4
 8001b22:	f00b ff8b 	bl	800da3c <sniprintf>
	HD44780_SetCursor(ar->cur_amp[0],ar->cur_amp[1]);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	7dda      	ldrb	r2, [r3, #23]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	7e1b      	ldrb	r3, [r3, #24]
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4610      	mov	r0, r2
 8001b32:	f7ff fe0d 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr(ar->amp);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	3307      	adds	r3, #7
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fe79 	bl	8001832 <HD44780_PrintStr>
	//Set Temp
	snprintf(ar->temp, 4, "%03.0f", val[2]);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	1d1c      	adds	r4, r3, #4
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	3308      	adds	r3, #8
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fcfc 	bl	8000548 <__aeabi_f2d>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	e9cd 2300 	strd	r2, r3, [sp]
 8001b58:	4a2a      	ldr	r2, [pc, #168]	@ (8001c04 <update_lcd_val+0x140>)
 8001b5a:	2104      	movs	r1, #4
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	f00b ff6d 	bl	800da3c <sniprintf>
	HD44780_SetCursor(ar->cur_temp[0],ar->cur_temp[1]);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	7d5a      	ldrb	r2, [r3, #21]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	7d9b      	ldrb	r3, [r3, #22]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	f7ff fdef 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr(ar->temp);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	3304      	adds	r3, #4
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fe5b 	bl	8001832 <HD44780_PrintStr>
	//Set Speed
	snprintf(ar->speed, 3, "%02.0f",val[3] );
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f103 040b 	add.w	r4, r3, #11
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	330c      	adds	r3, #12
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe fcdd 	bl	8000548 <__aeabi_f2d>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	e9cd 2300 	strd	r2, r3, [sp]
 8001b96:	4a1c      	ldr	r2, [pc, #112]	@ (8001c08 <update_lcd_val+0x144>)
 8001b98:	2103      	movs	r1, #3
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	f00b ff4e 	bl	800da3c <sniprintf>
	HD44780_SetCursor(ar->cur_speed[0],ar->cur_speed[1]);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	7e5a      	ldrb	r2, [r3, #25]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	7e9b      	ldrb	r3, [r3, #26]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4610      	mov	r0, r2
 8001bac:	f7ff fdd0 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr(ar->speed);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	330b      	adds	r3, #11
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fe3c 	bl	8001832 <HD44780_PrintStr>
	//Set ERPM
	snprintf(ar->erpm, 5, "%04.0f",rpm);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f103 040d 	add.w	r4, r3, #13
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <update_lcd_val+0x148>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fcbf 	bl	8000548 <__aeabi_f2d>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	e9cd 2300 	strd	r2, r3, [sp]
 8001bd2:	4a0f      	ldr	r2, [pc, #60]	@ (8001c10 <update_lcd_val+0x14c>)
 8001bd4:	2105      	movs	r1, #5
 8001bd6:	4620      	mov	r0, r4
 8001bd8:	f00b ff30 	bl	800da3c <sniprintf>
	HD44780_SetCursor(ar->cur_erpm[0],ar->cur_erpm[1]);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	7eda      	ldrb	r2, [r3, #27]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7f1b      	ldrb	r3, [r3, #28]
 8001be4:	4619      	mov	r1, r3
 8001be6:	4610      	mov	r0, r2
 8001be8:	f7ff fdb2 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr(ar->erpm);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	330d      	adds	r3, #13
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff fe1e 	bl	8001832 <HD44780_PrintStr>
	//Set PWm
	//snprintf(ar->pwm,3,"%02.0f",val[4] );
	//HD44780_SetCursor(ar->cur_pwm[0],ar->cur_pwm[1]);
	//HD44780_PrintStr(ar->pwm);

}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd90      	pop	{r4, r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	08010110 	.word	0x08010110
 8001c04:	08010118 	.word	0x08010118
 8001c08:	08010120 	.word	0x08010120
 8001c0c:	20000554 	.word	0x20000554
 8001c10:	08010128 	.word	0x08010128

08001c14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	//init button array
	but[0]=1;
 8001c18:	4b60      	ldr	r3, [pc, #384]	@ (8001d9c <main+0x188>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	801a      	strh	r2, [r3, #0]
	but[1]=1;
 8001c1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001d9c <main+0x188>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	805a      	strh	r2, [r3, #2]
	but[2]=1;
 8001c24:	4b5d      	ldr	r3, [pc, #372]	@ (8001d9c <main+0x188>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	809a      	strh	r2, [r3, #4]
	but[3]=1;
 8001c2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001d9c <main+0x188>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	80da      	strh	r2, [r3, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c30:	f001 fd20 	bl	8003674 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c34:	f000 f8cc 	bl	8001dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c38:	f000 fc26 	bl	8002488 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001c3c:	f000 f934 	bl	8001ea8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001c40:	f000 f984 	bl	8001f4c <MX_ADC2_Init>
  MX_ADC3_Init();
 8001c44:	f000 f9d4 	bl	8001ff0 <MX_ADC3_Init>
  MX_I2C1_Init();
 8001c48:	f000 fa40 	bl	80020cc <MX_I2C1_Init>
  MX_TIM3_Init();
 8001c4c:	f000 fb70 	bl	8002330 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001c50:	f000 fbf0 	bl	8002434 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8001c54:	f00a fce4 	bl	800c620 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001c58:	f000 fa66 	bl	8002128 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001c5c:	f000 fb1c 	bl	8002298 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /*
   * Start 100ms AUX Timer
   */
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8001c60:	484f      	ldr	r0, [pc, #316]	@ (8001da0 <main+0x18c>)
 8001c62:	f005 fa39 	bl	80070d8 <HAL_TIM_Base_Start_IT>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <main+0x5c>
  {
    /* Starting Error */
    Error_Handler();
 8001c6c:	f001 f8e0 	bl	8002e30 <Error_Handler>
  }

  //Close Relay
  HAL_GPIO_WritePin(GPIOB,PB5_DO_DC_ON_Pin,GPIO_PIN_RESET);
 8001c70:	2200      	movs	r2, #0
 8001c72:	2120      	movs	r1, #32
 8001c74:	484b      	ldr	r0, [pc, #300]	@ (8001da4 <main+0x190>)
 8001c76:	f002 fe0b 	bl	8004890 <HAL_GPIO_WritePin>
  //Init Blinker
  TIM3->CCR1 = 250;
 8001c7a:	4b4b      	ldr	r3, [pc, #300]	@ (8001da8 <main+0x194>)
 8001c7c:	22fa      	movs	r2, #250	@ 0xfa
 8001c7e:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001c80:	2100      	movs	r1, #0
 8001c82:	484a      	ldr	r0, [pc, #296]	@ (8001dac <main+0x198>)
 8001c84:	f005 faf2 	bl	800726c <HAL_TIM_PWM_Start>
  TIM3->CCR2 = 250;
 8001c88:	4b47      	ldr	r3, [pc, #284]	@ (8001da8 <main+0x194>)
 8001c8a:	22fa      	movs	r2, #250	@ 0xfa
 8001c8c:	639a      	str	r2, [r3, #56]	@ 0x38
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001c8e:	2104      	movs	r1, #4
 8001c90:	4846      	ldr	r0, [pc, #280]	@ (8001dac <main+0x198>)
 8001c92:	f005 faeb 	bl	800726c <HAL_TIM_PWM_Start>

   HD44780_Init(4);
 8001c96:	2004      	movs	r0, #4
 8001c98:	f7ff fcc0 	bl	800161c <HD44780_Init>
   HD44780_Clear();
 8001c9c:	f7ff fd42 	bl	8001724 <HD44780_Clear>

   HD44780_SetCursor(6,0);
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	2006      	movs	r0, #6
 8001ca4:	f7ff fd54 	bl	8001750 <HD44780_SetCursor>
   HD44780_PrintStr("Init...");
 8001ca8:	4841      	ldr	r0, [pc, #260]	@ (8001db0 <main+0x19c>)
 8001caa:	f7ff fdc2 	bl	8001832 <HD44780_PrintStr>
   HAL_Delay(500);
 8001cae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001cb2:	f001 fd51 	bl	8003758 <HAL_Delay>

   HD44780_SetCursor(5,1);
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	2005      	movs	r0, #5
 8001cba:	f7ff fd49 	bl	8001750 <HD44780_SetCursor>
   HD44780_PrintStr("BLDC DRIVE");
 8001cbe:	483d      	ldr	r0, [pc, #244]	@ (8001db4 <main+0x1a0>)
 8001cc0:	f7ff fdb7 	bl	8001832 <HD44780_PrintStr>
   HAL_Delay(500);
 8001cc4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001cc8:	f001 fd46 	bl	8003758 <HAL_Delay>

   HD44780_SetCursor(8,2);
 8001ccc:	2102      	movs	r1, #2
 8001cce:	2008      	movs	r0, #8
 8001cd0:	f7ff fd3e 	bl	8001750 <HD44780_SetCursor>
   HD44780_PrintStr("By:");
 8001cd4:	4838      	ldr	r0, [pc, #224]	@ (8001db8 <main+0x1a4>)
 8001cd6:	f7ff fdac 	bl	8001832 <HD44780_PrintStr>
   HAL_Delay(500);
 8001cda:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001cde:	f001 fd3b 	bl	8003758 <HAL_Delay>

   HD44780_SetCursor(5,3);
 8001ce2:	2103      	movs	r1, #3
 8001ce4:	2005      	movs	r0, #5
 8001ce6:	f7ff fd33 	bl	8001750 <HD44780_SetCursor>
   HD44780_PrintStr("LEON REEH");
 8001cea:	4834      	ldr	r0, [pc, #208]	@ (8001dbc <main+0x1a8>)
 8001cec:	f7ff fda1 	bl	8001832 <HD44780_PrintStr>
   HAL_Delay(1000);
 8001cf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cf4:	f001 fd30 	bl	8003758 <HAL_Delay>
   HD44780_Clear();
 8001cf8:	f7ff fd14 	bl	8001724 <HD44780_Clear>

   Init_lcd_ar(&lcd_val);
 8001cfc:	4830      	ldr	r0, [pc, #192]	@ (8001dc0 <main+0x1ac>)
 8001cfe:	f7ff fe87 	bl	8001a10 <Init_lcd_ar>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Read inputs
	  readADCs();
 8001d02:	f000 fd31 	bl	8002768 <readADCs>
	  readDI();
 8001d06:	f000 fe8f 	bl	8002a28 <readDI>
	  doADCs();
 8001d0a:	f000 fd8b 	bl	8002824 <doADCs>
	  /* STATE MACHINE */
	  switch(STATE){
 8001d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <main+0x1b0>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b06      	cmp	r3, #6
 8001d14:	d82c      	bhi.n	8001d70 <main+0x15c>
 8001d16:	a201      	add	r2, pc, #4	@ (adr r2, 8001d1c <main+0x108>)
 8001d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1c:	08001d39 	.word	0x08001d39
 8001d20:	08001d43 	.word	0x08001d43
 8001d24:	08001d4d 	.word	0x08001d4d
 8001d28:	08001d57 	.word	0x08001d57
 8001d2c:	08001d61 	.word	0x08001d61
 8001d30:	08001d71 	.word	0x08001d71
 8001d34:	08001d6b 	.word	0x08001d6b
	  	  case READY:
	  		  ready();
 8001d38:	f000 ff12 	bl	8002b60 <ready>
	  		  setDO();
 8001d3c:	f000 febe 	bl	8002abc <setDO>
	  		  break;
 8001d40:	e01b      	b.n	8001d7a <main+0x166>

	  	  case DRIVE:
	  		  drive();
 8001d42:	f000 ff5b 	bl	8002bfc <drive>
	  		  setDO();
 8001d46:	f000 feb9 	bl	8002abc <setDO>
	  		  break;
 8001d4a:	e016      	b.n	8001d7a <main+0x166>

	  	  case BREAK:
	  		  breaking();
 8001d4c:	f000 ff8e 	bl	8002c6c <breaking>
	  		  setDO();
 8001d50:	f000 feb4 	bl	8002abc <setDO>
	  		  break;
 8001d54:	e011      	b.n	8001d7a <main+0x166>

	  	  case SWFAULT:
	  		  resetDO();
 8001d56:	f000 feed 	bl	8002b34 <resetDO>
	  		  swfault();
 8001d5a:	f000 ffbd 	bl	8002cd8 <swfault>
	  		  break;
 8001d5e:	e00c      	b.n	8001d7a <main+0x166>

	  	  case HWFAULT:
	  		  resetDO();
 8001d60:	f000 fee8 	bl	8002b34 <resetDO>
	  		  hwfault();
 8001d64:	f000 ffca 	bl	8002cfc <hwfault>
	  		  break;
 8001d68:	e007      	b.n	8001d7a <main+0x166>

	  	  case DEBUGST:
	  		  debug();
 8001d6a:	f000 ffdd 	bl	8002d28 <debug>
	  		  break;
 8001d6e:	e004      	b.n	8001d7a <main+0x166>

	  	  default:
	  		  resetDO();
 8001d70:	f000 fee0 	bl	8002b34 <resetDO>
	  		  hwfault();
 8001d74:	f000 ffc2 	bl	8002cfc <hwfault>
	  		  break;
 8001d78:	bf00      	nop
	  	  }

	  //Update LCD every 500ms
	  if(timcc>=5){
 8001d7a:	4b13      	ldr	r3, [pc, #76]	@ (8001dc8 <main+0x1b4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	dd08      	ble.n	8001d94 <main+0x180>
		  update_lcd_val(&lcd_val,ADC_VAL);
 8001d82:	4912      	ldr	r1, [pc, #72]	@ (8001dcc <main+0x1b8>)
 8001d84:	480e      	ldr	r0, [pc, #56]	@ (8001dc0 <main+0x1ac>)
 8001d86:	f7ff fe9d 	bl	8001ac4 <update_lcd_val>
		  writeState();
 8001d8a:	f000 fe05 	bl	8002998 <writeState>
		  timcc =0;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc8 <main+0x1b4>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
	  }

	  HAL_Delay(20);
 8001d94:	2014      	movs	r0, #20
 8001d96:	f001 fcdf 	bl	8003758 <HAL_Delay>
	  readADCs();
 8001d9a:	e7b2      	b.n	8001d02 <main+0xee>
 8001d9c:	2000056c 	.word	0x2000056c
 8001da0:	20000474 	.word	0x20000474
 8001da4:	40020400 	.word	0x40020400
 8001da8:	40000400 	.word	0x40000400
 8001dac:	200004bc 	.word	0x200004bc
 8001db0:	08010130 	.word	0x08010130
 8001db4:	08010138 	.word	0x08010138
 8001db8:	08010144 	.word	0x08010144
 8001dbc:	08010148 	.word	0x08010148
 8001dc0:	20000578 	.word	0x20000578
 8001dc4:	20000010 	.word	0x20000010
 8001dc8:	20000598 	.word	0x20000598
 8001dcc:	2000055c 	.word	0x2000055c

08001dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b094      	sub	sp, #80	@ 0x50
 8001dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd6:	f107 0320 	add.w	r3, r7, #32
 8001dda:	2230      	movs	r2, #48	@ 0x30
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f00b fea3 	bl	800db2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	4b29      	ldr	r3, [pc, #164]	@ (8001ea0 <SystemClock_Config+0xd0>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfc:	4a28      	ldr	r2, [pc, #160]	@ (8001ea0 <SystemClock_Config+0xd0>)
 8001dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e02:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e04:	4b26      	ldr	r3, [pc, #152]	@ (8001ea0 <SystemClock_Config+0xd0>)
 8001e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e10:	2300      	movs	r3, #0
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	4b23      	ldr	r3, [pc, #140]	@ (8001ea4 <SystemClock_Config+0xd4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a22      	ldr	r2, [pc, #136]	@ (8001ea4 <SystemClock_Config+0xd4>)
 8001e1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4b20      	ldr	r3, [pc, #128]	@ (8001ea4 <SystemClock_Config+0xd4>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e28:	607b      	str	r3, [r7, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e30:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e34:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e36:	2301      	movs	r3, #1
 8001e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e3a:	2310      	movs	r3, #16
 8001e3c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e48:	2304      	movs	r3, #4
 8001e4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001e4c:	2348      	movs	r3, #72	@ 0x48
 8001e4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e50:	2302      	movs	r3, #2
 8001e52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001e54:	2303      	movs	r3, #3
 8001e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e58:	f107 0320 	add.w	r3, r7, #32
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f004 fc53 	bl	8006708 <HAL_RCC_OscConfig>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001e68:	f000 ffe2 	bl	8002e30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e6c:	230f      	movs	r3, #15
 8001e6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001e70:	2300      	movs	r3, #0
 8001e72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	2100      	movs	r1, #0
 8001e86:	4618      	mov	r0, r3
 8001e88:	f004 feb6 	bl	8006bf8 <HAL_RCC_ClockConfig>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001e92:	f000 ffcd 	bl	8002e30 <Error_Handler>
  }
}
 8001e96:	bf00      	nop
 8001e98:	3750      	adds	r7, #80	@ 0x50
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40007000 	.word	0x40007000

08001ea8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eae:	463b      	mov	r3, r7
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001eba:	4b21      	ldr	r3, [pc, #132]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ebc:	4a21      	ldr	r2, [pc, #132]	@ (8001f44 <MX_ADC1_Init+0x9c>)
 8001ebe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ed8:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ee0:	4b17      	ldr	r3, [pc, #92]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ee6:	4b16      	ldr	r3, [pc, #88]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ee8:	4a17      	ldr	r2, [pc, #92]	@ (8001f48 <MX_ADC1_Init+0xa0>)
 8001eea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001eec:	4b14      	ldr	r3, [pc, #80]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ef2:	4b13      	ldr	r3, [pc, #76]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ef8:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f00:	4b0f      	ldr	r3, [pc, #60]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001f02:	2201      	movs	r2, #1
 8001f04:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f06:	480e      	ldr	r0, [pc, #56]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001f08:	f001 fc4a 	bl	80037a0 <HAL_ADC_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001f12:	f000 ff8d 	bl	8002e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001f16:	2305      	movs	r3, #5
 8001f18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f22:	463b      	mov	r3, r7
 8001f24:	4619      	mov	r1, r3
 8001f26:	4806      	ldr	r0, [pc, #24]	@ (8001f40 <MX_ADC1_Init+0x98>)
 8001f28:	f001 ff4a 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001f32:	f000 ff7d 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f36:	bf00      	nop
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000300 	.word	0x20000300
 8001f44:	40012000 	.word	0x40012000
 8001f48:	0f000001 	.word	0x0f000001

08001f4c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f52:	463b      	mov	r3, r7
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001f5e:	4b21      	ldr	r3, [pc, #132]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f60:	4a21      	ldr	r2, [pc, #132]	@ (8001fe8 <MX_ADC2_Init+0x9c>)
 8001f62:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f64:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001f70:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001f76:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001f7c:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f84:	4b17      	ldr	r3, [pc, #92]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f8a:	4b16      	ldr	r3, [pc, #88]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f8c:	4a17      	ldr	r2, [pc, #92]	@ (8001fec <MX_ADC2_Init+0xa0>)
 8001f8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f90:	4b14      	ldr	r3, [pc, #80]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001f96:	4b13      	ldr	r3, [pc, #76]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001f9c:	4b11      	ldr	r3, [pc, #68]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001faa:	480e      	ldr	r0, [pc, #56]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001fac:	f001 fbf8 	bl	80037a0 <HAL_ADC_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001fb6:	f000 ff3b 	bl	8002e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001fba:	230a      	movs	r3, #10
 8001fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4806      	ldr	r0, [pc, #24]	@ (8001fe4 <MX_ADC2_Init+0x98>)
 8001fcc:	f001 fef8 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001fd6:	f000 ff2b 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000348 	.word	0x20000348
 8001fe8:	40012100 	.word	0x40012100
 8001fec:	0f000001 	.word	0x0f000001

08001ff0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ff6:	463b      	mov	r3, r7
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8002002:	4b2f      	ldr	r3, [pc, #188]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002004:	4a2f      	ldr	r2, [pc, #188]	@ (80020c4 <MX_ADC3_Init+0xd4>)
 8002006:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002008:	4b2d      	ldr	r3, [pc, #180]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 800200a:	2200      	movs	r2, #0
 800200c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800200e:	4b2c      	ldr	r3, [pc, #176]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002010:	2200      	movs	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8002014:	4b2a      	ldr	r3, [pc, #168]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002016:	2204      	movs	r2, #4
 8002018:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800201a:	4b29      	ldr	r3, [pc, #164]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 800201c:	2204      	movs	r2, #4
 800201e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002020:	4b27      	ldr	r3, [pc, #156]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002022:	2200      	movs	r2, #0
 8002024:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002028:	4b25      	ldr	r3, [pc, #148]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 800202a:	2200      	movs	r2, #0
 800202c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800202e:	4b24      	ldr	r3, [pc, #144]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002030:	4a25      	ldr	r2, [pc, #148]	@ (80020c8 <MX_ADC3_Init+0xd8>)
 8002032:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002034:	4b22      	ldr	r3, [pc, #136]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002036:	2200      	movs	r2, #0
 8002038:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 3;
 800203a:	4b21      	ldr	r3, [pc, #132]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 800203c:	2203      	movs	r2, #3
 800203e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002040:	4b1f      	ldr	r3, [pc, #124]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002048:	4b1d      	ldr	r3, [pc, #116]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 800204a:	2201      	movs	r2, #1
 800204c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800204e:	481c      	ldr	r0, [pc, #112]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002050:	f001 fba6 	bl	80037a0 <HAL_ADC_Init>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 800205a:	f000 fee9 	bl	8002e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800205e:	2301      	movs	r3, #1
 8002060:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002062:	2301      	movs	r3, #1
 8002064:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8002066:	2302      	movs	r3, #2
 8002068:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800206a:	463b      	mov	r3, r7
 800206c:	4619      	mov	r1, r3
 800206e:	4814      	ldr	r0, [pc, #80]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 8002070:	f001 fea6 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 800207a:	f000 fed9 	bl	8002e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800207e:	2300      	movs	r3, #0
 8002080:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002082:	2302      	movs	r3, #2
 8002084:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002086:	463b      	mov	r3, r7
 8002088:	4619      	mov	r1, r3
 800208a:	480d      	ldr	r0, [pc, #52]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 800208c:	f001 fe98 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_ADC3_Init+0xaa>
  {
    Error_Handler();
 8002096:	f000 fecb 	bl	8002e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800209a:	230d      	movs	r3, #13
 800209c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800209e:	2303      	movs	r3, #3
 80020a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80020a2:	463b      	mov	r3, r7
 80020a4:	4619      	mov	r1, r3
 80020a6:	4806      	ldr	r0, [pc, #24]	@ (80020c0 <MX_ADC3_Init+0xd0>)
 80020a8:	f001 fe8a 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_ADC3_Init+0xc6>
  {
    Error_Handler();
 80020b2:	f000 febd 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000390 	.word	0x20000390
 80020c4:	40012200 	.word	0x40012200
 80020c8:	0f000001 	.word	0x0f000001

080020cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020d0:	4b12      	ldr	r3, [pc, #72]	@ (800211c <MX_I2C1_Init+0x50>)
 80020d2:	4a13      	ldr	r2, [pc, #76]	@ (8002120 <MX_I2C1_Init+0x54>)
 80020d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020d6:	4b11      	ldr	r3, [pc, #68]	@ (800211c <MX_I2C1_Init+0x50>)
 80020d8:	4a12      	ldr	r2, [pc, #72]	@ (8002124 <MX_I2C1_Init+0x58>)
 80020da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020dc:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <MX_I2C1_Init+0x50>)
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <MX_I2C1_Init+0x50>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020e8:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <MX_I2C1_Init+0x50>)
 80020ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80020ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020f0:	4b0a      	ldr	r3, [pc, #40]	@ (800211c <MX_I2C1_Init+0x50>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020f6:	4b09      	ldr	r3, [pc, #36]	@ (800211c <MX_I2C1_Init+0x50>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020fc:	4b07      	ldr	r3, [pc, #28]	@ (800211c <MX_I2C1_Init+0x50>)
 80020fe:	2200      	movs	r2, #0
 8002100:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002102:	4b06      	ldr	r3, [pc, #24]	@ (800211c <MX_I2C1_Init+0x50>)
 8002104:	2200      	movs	r2, #0
 8002106:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002108:	4804      	ldr	r0, [pc, #16]	@ (800211c <MX_I2C1_Init+0x50>)
 800210a:	f002 fc0d 	bl	8004928 <HAL_I2C_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002114:	f000 fe8c 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}
 800211c:	200003d8 	.word	0x200003d8
 8002120:	40005400 	.word	0x40005400
 8002124:	000186a0 	.word	0x000186a0

08002128 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b096      	sub	sp, #88	@ 0x58
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800212e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	60da      	str	r2, [r3, #12]
 8002154:	611a      	str	r2, [r3, #16]
 8002156:	615a      	str	r2, [r3, #20]
 8002158:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800215a:	1d3b      	adds	r3, r7, #4
 800215c:	2220      	movs	r2, #32
 800215e:	2100      	movs	r1, #0
 8002160:	4618      	mov	r0, r3
 8002162:	f00b fce2 	bl	800db2a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002166:	4b4a      	ldr	r3, [pc, #296]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002168:	4a4a      	ldr	r2, [pc, #296]	@ (8002294 <MX_TIM1_Init+0x16c>)
 800216a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 800216c:	4b48      	ldr	r3, [pc, #288]	@ (8002290 <MX_TIM1_Init+0x168>)
 800216e:	220f      	movs	r2, #15
 8002170:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002172:	4b47      	ldr	r3, [pc, #284]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002174:	2200      	movs	r2, #0
 8002176:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8002178:	4b45      	ldr	r3, [pc, #276]	@ (8002290 <MX_TIM1_Init+0x168>)
 800217a:	2263      	movs	r2, #99	@ 0x63
 800217c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800217e:	4b44      	ldr	r3, [pc, #272]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002180:	2200      	movs	r2, #0
 8002182:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002184:	4b42      	ldr	r3, [pc, #264]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002186:	2200      	movs	r2, #0
 8002188:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800218a:	4b41      	ldr	r3, [pc, #260]	@ (8002290 <MX_TIM1_Init+0x168>)
 800218c:	2200      	movs	r2, #0
 800218e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002190:	483f      	ldr	r0, [pc, #252]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002192:	f004 ff51 	bl	8007038 <HAL_TIM_Base_Init>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800219c:	f000 fe48 	bl	8002e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021a6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80021aa:	4619      	mov	r1, r3
 80021ac:	4838      	ldr	r0, [pc, #224]	@ (8002290 <MX_TIM1_Init+0x168>)
 80021ae:	f005 fb47 	bl	8007840 <HAL_TIM_ConfigClockSource>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80021b8:	f000 fe3a 	bl	8002e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80021bc:	4834      	ldr	r0, [pc, #208]	@ (8002290 <MX_TIM1_Init+0x168>)
 80021be:	f004 fffb 	bl	80071b8 <HAL_TIM_PWM_Init>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80021c8:	f000 fe32 	bl	8002e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021cc:	2300      	movs	r3, #0
 80021ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021d4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80021d8:	4619      	mov	r1, r3
 80021da:	482d      	ldr	r0, [pc, #180]	@ (8002290 <MX_TIM1_Init+0x168>)
 80021dc:	f005 ff46 	bl	800806c <HAL_TIMEx_MasterConfigSynchronization>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80021e6:	f000 fe23 	bl	8002e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021ea:	2360      	movs	r3, #96	@ 0x60
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021f2:	2300      	movs	r3, #0
 80021f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021f6:	2300      	movs	r3, #0
 80021f8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021fa:	2300      	movs	r3, #0
 80021fc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021fe:	2300      	movs	r3, #0
 8002200:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002202:	2300      	movs	r3, #0
 8002204:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800220a:	2200      	movs	r2, #0
 800220c:	4619      	mov	r1, r3
 800220e:	4820      	ldr	r0, [pc, #128]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002210:	f005 fa54 	bl	80076bc <HAL_TIM_PWM_ConfigChannel>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800221a:	f000 fe09 	bl	8002e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800221e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002222:	2204      	movs	r2, #4
 8002224:	4619      	mov	r1, r3
 8002226:	481a      	ldr	r0, [pc, #104]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002228:	f005 fa48 	bl	80076bc <HAL_TIM_PWM_ConfigChannel>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8002232:	f000 fdfd 	bl	8002e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800223a:	2208      	movs	r2, #8
 800223c:	4619      	mov	r1, r3
 800223e:	4814      	ldr	r0, [pc, #80]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002240:	f005 fa3c 	bl	80076bc <HAL_TIM_PWM_ConfigChannel>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800224a:	f000 fdf1 	bl	8002e30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002262:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002266:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002268:	2300      	movs	r3, #0
 800226a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800226c:	1d3b      	adds	r3, r7, #4
 800226e:	4619      	mov	r1, r3
 8002270:	4807      	ldr	r0, [pc, #28]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002272:	f005 ff77 	bl	8008164 <HAL_TIMEx_ConfigBreakDeadTime>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 800227c:	f000 fdd8 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002280:	4803      	ldr	r0, [pc, #12]	@ (8002290 <MX_TIM1_Init+0x168>)
 8002282:	f000 ff75 	bl	8003170 <HAL_TIM_MspPostInit>

}
 8002286:	bf00      	nop
 8002288:	3758      	adds	r7, #88	@ 0x58
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	2000042c 	.word	0x2000042c
 8002294:	40010000 	.word	0x40010000

08002298 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800229e:	f107 0308 	add.w	r3, r7, #8
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	609a      	str	r2, [r3, #8]
 80022aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ac:	463b      	mov	r3, r7
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022b4:	4b1d      	ldr	r3, [pc, #116]	@ (800232c <MX_TIM2_Init+0x94>)
 80022b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 80022bc:	4b1b      	ldr	r3, [pc, #108]	@ (800232c <MX_TIM2_Init+0x94>)
 80022be:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80022c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c4:	4b19      	ldr	r3, [pc, #100]	@ (800232c <MX_TIM2_Init+0x94>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80022ca:	4b18      	ldr	r3, [pc, #96]	@ (800232c <MX_TIM2_Init+0x94>)
 80022cc:	2263      	movs	r2, #99	@ 0x63
 80022ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d0:	4b16      	ldr	r3, [pc, #88]	@ (800232c <MX_TIM2_Init+0x94>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022d6:	4b15      	ldr	r3, [pc, #84]	@ (800232c <MX_TIM2_Init+0x94>)
 80022d8:	2200      	movs	r2, #0
 80022da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022dc:	4813      	ldr	r0, [pc, #76]	@ (800232c <MX_TIM2_Init+0x94>)
 80022de:	f004 feab 	bl	8007038 <HAL_TIM_Base_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80022e8:	f000 fda2 	bl	8002e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022f2:	f107 0308 	add.w	r3, r7, #8
 80022f6:	4619      	mov	r1, r3
 80022f8:	480c      	ldr	r0, [pc, #48]	@ (800232c <MX_TIM2_Init+0x94>)
 80022fa:	f005 faa1 	bl	8007840 <HAL_TIM_ConfigClockSource>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002304:	f000 fd94 	bl	8002e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002308:	2300      	movs	r3, #0
 800230a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800230c:	2300      	movs	r3, #0
 800230e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002310:	463b      	mov	r3, r7
 8002312:	4619      	mov	r1, r3
 8002314:	4805      	ldr	r0, [pc, #20]	@ (800232c <MX_TIM2_Init+0x94>)
 8002316:	f005 fea9 	bl	800806c <HAL_TIMEx_MasterConfigSynchronization>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002320:	f000 fd86 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002324:	bf00      	nop
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000474 	.word	0x20000474

08002330 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b08e      	sub	sp, #56	@ 0x38
 8002334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002336:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	605a      	str	r2, [r3, #4]
 8002340:	609a      	str	r2, [r3, #8]
 8002342:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002344:	f107 0320 	add.w	r3, r7, #32
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	611a      	str	r2, [r3, #16]
 800235c:	615a      	str	r2, [r3, #20]
 800235e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002360:	4b32      	ldr	r3, [pc, #200]	@ (800242c <MX_TIM3_Init+0xfc>)
 8002362:	4a33      	ldr	r2, [pc, #204]	@ (8002430 <MX_TIM3_Init+0x100>)
 8002364:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15999;
 8002366:	4b31      	ldr	r3, [pc, #196]	@ (800242c <MX_TIM3_Init+0xfc>)
 8002368:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800236c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800236e:	4b2f      	ldr	r3, [pc, #188]	@ (800242c <MX_TIM3_Init+0xfc>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002374:	4b2d      	ldr	r3, [pc, #180]	@ (800242c <MX_TIM3_Init+0xfc>)
 8002376:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800237a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800237c:	4b2b      	ldr	r3, [pc, #172]	@ (800242c <MX_TIM3_Init+0xfc>)
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002382:	4b2a      	ldr	r3, [pc, #168]	@ (800242c <MX_TIM3_Init+0xfc>)
 8002384:	2200      	movs	r2, #0
 8002386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002388:	4828      	ldr	r0, [pc, #160]	@ (800242c <MX_TIM3_Init+0xfc>)
 800238a:	f004 fe55 	bl	8007038 <HAL_TIM_Base_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002394:	f000 fd4c 	bl	8002e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002398:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800239c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800239e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023a2:	4619      	mov	r1, r3
 80023a4:	4821      	ldr	r0, [pc, #132]	@ (800242c <MX_TIM3_Init+0xfc>)
 80023a6:	f005 fa4b 	bl	8007840 <HAL_TIM_ConfigClockSource>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80023b0:	f000 fd3e 	bl	8002e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023b4:	481d      	ldr	r0, [pc, #116]	@ (800242c <MX_TIM3_Init+0xfc>)
 80023b6:	f004 feff 	bl	80071b8 <HAL_TIM_PWM_Init>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80023c0:	f000 fd36 	bl	8002e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023c4:	2300      	movs	r3, #0
 80023c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023cc:	f107 0320 	add.w	r3, r7, #32
 80023d0:	4619      	mov	r1, r3
 80023d2:	4816      	ldr	r0, [pc, #88]	@ (800242c <MX_TIM3_Init+0xfc>)
 80023d4:	f005 fe4a 	bl	800806c <HAL_TIMEx_MasterConfigSynchronization>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80023de:	f000 fd27 	bl	8002e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023e2:	2360      	movs	r3, #96	@ 0x60
 80023e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023f2:	1d3b      	adds	r3, r7, #4
 80023f4:	2200      	movs	r2, #0
 80023f6:	4619      	mov	r1, r3
 80023f8:	480c      	ldr	r0, [pc, #48]	@ (800242c <MX_TIM3_Init+0xfc>)
 80023fa:	f005 f95f 	bl	80076bc <HAL_TIM_PWM_ConfigChannel>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002404:	f000 fd14 	bl	8002e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002408:	1d3b      	adds	r3, r7, #4
 800240a:	2204      	movs	r2, #4
 800240c:	4619      	mov	r1, r3
 800240e:	4807      	ldr	r0, [pc, #28]	@ (800242c <MX_TIM3_Init+0xfc>)
 8002410:	f005 f954 	bl	80076bc <HAL_TIM_PWM_ConfigChannel>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800241a:	f000 fd09 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800241e:	4803      	ldr	r0, [pc, #12]	@ (800242c <MX_TIM3_Init+0xfc>)
 8002420:	f000 fea6 	bl	8003170 <HAL_TIM_MspPostInit>

}
 8002424:	bf00      	nop
 8002426:	3738      	adds	r7, #56	@ 0x38
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	200004bc 	.word	0x200004bc
 8002430:	40000400 	.word	0x40000400

08002434 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002438:	4b11      	ldr	r3, [pc, #68]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 800243a:	4a12      	ldr	r2, [pc, #72]	@ (8002484 <MX_USART2_UART_Init+0x50>)
 800243c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 8002440:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002444:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002446:	4b0e      	ldr	r3, [pc, #56]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 8002448:	2200      	movs	r2, #0
 800244a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800244c:	4b0c      	ldr	r3, [pc, #48]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 800244e:	2200      	movs	r2, #0
 8002450:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002452:	4b0b      	ldr	r3, [pc, #44]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 8002454:	2200      	movs	r2, #0
 8002456:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002458:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 800245a:	220c      	movs	r2, #12
 800245c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800245e:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 8002460:	2200      	movs	r2, #0
 8002462:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002464:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 8002466:	2200      	movs	r2, #0
 8002468:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800246a:	4805      	ldr	r0, [pc, #20]	@ (8002480 <MX_USART2_UART_Init+0x4c>)
 800246c:	f005 fee0 	bl	8008230 <HAL_UART_Init>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002476:	f000 fcdb 	bl	8002e30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20000504 	.word	0x20000504
 8002484:	40004400 	.word	0x40004400

08002488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08a      	sub	sp, #40	@ 0x28
 800248c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
 800249c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	4b4a      	ldr	r3, [pc, #296]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	4a49      	ldr	r2, [pc, #292]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024a8:	f043 0304 	orr.w	r3, r3, #4
 80024ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ae:	4b47      	ldr	r3, [pc, #284]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	f003 0304 	and.w	r3, r3, #4
 80024b6:	613b      	str	r3, [r7, #16]
 80024b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	4b43      	ldr	r3, [pc, #268]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c2:	4a42      	ldr	r2, [pc, #264]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ca:	4b40      	ldr	r3, [pc, #256]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	4b3c      	ldr	r3, [pc, #240]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	4a3b      	ldr	r2, [pc, #236]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e6:	4b39      	ldr	r3, [pc, #228]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	607b      	str	r3, [r7, #4]
 80024f6:	4b35      	ldr	r3, [pc, #212]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	4a34      	ldr	r2, [pc, #208]	@ (80025cc <MX_GPIO_Init+0x144>)
 80024fc:	f043 0302 	orr.w	r3, r3, #2
 8002500:	6313      	str	r3, [r2, #48]	@ 0x30
 8002502:	4b32      	ldr	r3, [pc, #200]	@ (80025cc <MX_GPIO_Init+0x144>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	607b      	str	r3, [r7, #4]
 800250c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PB1_LED_RED_Pin|PB0_LED_GREEN_Pin|PB13_U_Pin|PB14_V_Pin
 800250e:	2200      	movs	r2, #0
 8002510:	f24e 110b 	movw	r1, #57611	@ 0xe10b
 8002514:	482e      	ldr	r0, [pc, #184]	@ (80025d0 <MX_GPIO_Init+0x148>)
 8002516:	f002 f9bb 	bl	8004890 <HAL_GPIO_WritePin>
                          |PB15_W_Pin|PB3_DO_LIGHT_Pin|PB8_DO_FAN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PB5_DO_DC_ON_GPIO_Port, PB5_DO_DC_ON_Pin, GPIO_PIN_SET);
 800251a:	2201      	movs	r2, #1
 800251c:	2120      	movs	r1, #32
 800251e:	482c      	ldr	r0, [pc, #176]	@ (80025d0 <MX_GPIO_Init+0x148>)
 8002520:	f002 f9b6 	bl	8004890 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13_DI_AUX_Pin PC10_DI_LIGHT_Pin PC11_DI_BLINKER_L_Pin PC12_DI_BLINKER_R_Pin */
  GPIO_InitStruct.Pin = PC13_DI_AUX_Pin|PC10_DI_LIGHT_Pin|PC11_DI_BLINKER_L_Pin|PC12_DI_BLINKER_R_Pin;
 8002524:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800252a:	2300      	movs	r3, #0
 800252c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252e:	2300      	movs	r3, #0
 8002530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002532:	f107 0314 	add.w	r3, r7, #20
 8002536:	4619      	mov	r1, r3
 8002538:	4826      	ldr	r0, [pc, #152]	@ (80025d4 <MX_GPIO_Init+0x14c>)
 800253a:	f002 f80d 	bl	8004558 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI5_Break_Pin EXTI6_HALL_U_Pin EXTI7_HALL_V_Pin EXTI8_HALL_W_Pin */
  GPIO_InitStruct.Pin = EXTI5_Break_Pin|EXTI6_HALL_U_Pin|EXTI7_HALL_V_Pin|EXTI8_HALL_W_Pin;
 800253e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8002542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002544:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800254e:	f107 0314 	add.w	r3, r7, #20
 8002552:	4619      	mov	r1, r3
 8002554:	481f      	ldr	r0, [pc, #124]	@ (80025d4 <MX_GPIO_Init+0x14c>)
 8002556:	f001 ffff 	bl	8004558 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1_LED_RED_Pin PB0_LED_GREEN_Pin PB3_DO_LIGHT_Pin PB5_DO_DC_ON_Pin
                           PB8_DO_FAN_Pin */
  GPIO_InitStruct.Pin = PB1_LED_RED_Pin|PB0_LED_GREEN_Pin|PB3_DO_LIGHT_Pin|PB5_DO_DC_ON_Pin
 800255a:	f240 132b 	movw	r3, #299	@ 0x12b
 800255e:	617b      	str	r3, [r7, #20]
                          |PB8_DO_FAN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002560:	2311      	movs	r3, #17
 8002562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002564:	2301      	movs	r3, #1
 8002566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002568:	2300      	movs	r3, #0
 800256a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	4619      	mov	r1, r3
 8002572:	4817      	ldr	r0, [pc, #92]	@ (80025d0 <MX_GPIO_Init+0x148>)
 8002574:	f001 fff0 	bl	8004558 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13_U_Pin PB14_V_Pin PB15_W_Pin */
  GPIO_InitStruct.Pin = PB13_U_Pin|PB14_V_Pin|PB15_W_Pin;
 8002578:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800257c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800257e:	2301      	movs	r3, #1
 8002580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002586:	2300      	movs	r3, #0
 8002588:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800258a:	f107 0314 	add.w	r3, r7, #20
 800258e:	4619      	mov	r1, r3
 8002590:	480f      	ldr	r0, [pc, #60]	@ (80025d0 <MX_GPIO_Init+0x148>)
 8002592:	f001 ffe1 	bl	8004558 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXTI9_FAULT_Pin */
  GPIO_InitStruct.Pin = EXTI9_FAULT_Pin;
 8002596:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800259a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800259c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80025a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EXTI9_FAULT_GPIO_Port, &GPIO_InitStruct);
 80025a6:	f107 0314 	add.w	r3, r7, #20
 80025aa:	4619      	mov	r1, r3
 80025ac:	4809      	ldr	r0, [pc, #36]	@ (80025d4 <MX_GPIO_Init+0x14c>)
 80025ae:	f001 ffd3 	bl	8004558 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2100      	movs	r1, #0
 80025b6:	2017      	movs	r0, #23
 80025b8:	f001 ff05 	bl	80043c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80025bc:	2017      	movs	r0, #23
 80025be:	f001 ff1e 	bl	80043fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80025c2:	bf00      	nop
 80025c4:	3728      	adds	r7, #40	@ 0x28
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020400 	.word	0x40020400
 80025d4:	40020800 	.word	0x40020800

080025d8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
//Interrupt Pin Function
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	80fb      	strh	r3, [r7, #6]
    // Handle Break Signal Interrupt
    if (GPIO_Pin == EXTI5_Break_Pin) {
 80025e2:	88fb      	ldrh	r3, [r7, #6]
 80025e4:	2b20      	cmp	r3, #32
 80025e6:	d102      	bne.n	80025ee <HAL_GPIO_EXTI_Callback+0x16>
    	handleBreakInterrupt();
 80025e8:	f000 f828 	bl	800263c <handleBreakInterrupt>
        }
    } else {
        // No operation for other states
        __NOP();
    }
}
 80025ec:	e020      	b.n	8002630 <HAL_GPIO_EXTI_Callback+0x58>
    else if (GPIO_Pin == EXTI9_FAULT_Pin) {
 80025ee:	88fb      	ldrh	r3, [r7, #6]
 80025f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025f4:	d102      	bne.n	80025fc <HAL_GPIO_EXTI_Callback+0x24>
    	handleHardwareFaultInterrupt();
 80025f6:	f000 f867 	bl	80026c8 <handleHardwareFaultInterrupt>
}
 80025fa:	e019      	b.n	8002630 <HAL_GPIO_EXTI_Callback+0x58>
    else if (STATE == DRIVE || STATE == READY) {
 80025fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <HAL_GPIO_EXTI_Callback+0x60>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d003      	beq.n	800260c <HAL_GPIO_EXTI_Callback+0x34>
 8002604:	4b0c      	ldr	r3, [pc, #48]	@ (8002638 <HAL_GPIO_EXTI_Callback+0x60>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10e      	bne.n	800262a <HAL_GPIO_EXTI_Callback+0x52>
        if (GPIO_Pin == EXTI6_HALL_U_Pin || GPIO_Pin == EXTI7_HALL_V_Pin || GPIO_Pin == EXTI8_HALL_W_Pin) {
 800260c:	88fb      	ldrh	r3, [r7, #6]
 800260e:	2b40      	cmp	r3, #64	@ 0x40
 8002610:	d006      	beq.n	8002620 <HAL_GPIO_EXTI_Callback+0x48>
 8002612:	88fb      	ldrh	r3, [r7, #6]
 8002614:	2b80      	cmp	r3, #128	@ 0x80
 8002616:	d003      	beq.n	8002620 <HAL_GPIO_EXTI_Callback+0x48>
 8002618:	88fb      	ldrh	r3, [r7, #6]
 800261a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800261e:	d106      	bne.n	800262e <HAL_GPIO_EXTI_Callback+0x56>
        	handleHallSensorInterrupt(GPIO_Pin);
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	4618      	mov	r0, r3
 8002624:	f000 f85c 	bl	80026e0 <handleHallSensorInterrupt>
        if (GPIO_Pin == EXTI6_HALL_U_Pin || GPIO_Pin == EXTI7_HALL_V_Pin || GPIO_Pin == EXTI8_HALL_W_Pin) {
 8002628:	e001      	b.n	800262e <HAL_GPIO_EXTI_Callback+0x56>
        __NOP();
 800262a:	bf00      	nop
}
 800262c:	e000      	b.n	8002630 <HAL_GPIO_EXTI_Callback+0x58>
        if (GPIO_Pin == EXTI6_HALL_U_Pin || GPIO_Pin == EXTI7_HALL_V_Pin || GPIO_Pin == EXTI8_HALL_W_Pin) {
 800262e:	bf00      	nop
}
 8002630:	bf00      	nop
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20000010 	.word	0x20000010

0800263c <handleBreakInterrupt>:
/**
  * @brief Handles the brake interrupt signal, transitioning motor state between BREAK and READY
  * @param None
  * @retval void
  */
void handleBreakInterrupt() {
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
    uint16_t breakSignal = (GPIOC->IDR & GPIO_IDR_ID5) ? 0x0001 : 0x0000;
 8002642:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <handleBreakInterrupt+0x7c>)
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	f003 0320 	and.w	r3, r3, #32
 800264a:	2b00      	cmp	r3, #0
 800264c:	bf14      	ite	ne
 800264e:	2301      	movne	r3, #1
 8002650:	2300      	moveq	r3, #0
 8002652:	b2db      	uxtb	r3, r3
 8002654:	80fb      	strh	r3, [r7, #6]
    if (breakSignal == 0) {
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10d      	bne.n	8002678 <handleBreakInterrupt+0x3c>
        // Transition to BREAK state
        STATE = BREAK;
 800265c:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <handleBreakInterrupt+0x80>)
 800265e:	2202      	movs	r2, #2
 8002660:	601a      	str	r2, [r3, #0]
        HAL_GPIO_WritePin(PB0_LED_GREEN_GPIO_Port, PB0_LED_GREEN_Pin, GPIO_PIN_RESET);
 8002662:	2200      	movs	r2, #0
 8002664:	2102      	movs	r1, #2
 8002666:	4816      	ldr	r0, [pc, #88]	@ (80026c0 <handleBreakInterrupt+0x84>)
 8002668:	f002 f912 	bl	8004890 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB1_LED_RED_GPIO_Port, PB1_LED_RED_Pin, GPIO_PIN_SET);
 800266c:	2201      	movs	r2, #1
 800266e:	2101      	movs	r1, #1
 8002670:	4813      	ldr	r0, [pc, #76]	@ (80026c0 <handleBreakInterrupt+0x84>)
 8002672:	f002 f90d 	bl	8004890 <HAL_GPIO_WritePin>
    		STATE = READY;
    	}
        HAL_GPIO_WritePin(PB0_LED_GREEN_GPIO_Port, PB0_LED_GREEN_Pin, GPIO_PIN_SET);
        HAL_GPIO_WritePin(PB1_LED_RED_GPIO_Port, PB1_LED_RED_Pin, GPIO_PIN_RESET);
    }
}
 8002676:	e01a      	b.n	80026ae <handleBreakInterrupt+0x72>
    	if(rpm >=5){
 8002678:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <handleBreakInterrupt+0x88>)
 800267a:	edd3 7a00 	vldr	s15, [r3]
 800267e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002682:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800268a:	db03      	blt.n	8002694 <handleBreakInterrupt+0x58>
    		STATE = DRIVE;
 800268c:	4b0b      	ldr	r3, [pc, #44]	@ (80026bc <handleBreakInterrupt+0x80>)
 800268e:	2201      	movs	r2, #1
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	e002      	b.n	800269a <handleBreakInterrupt+0x5e>
    		STATE = READY;
 8002694:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <handleBreakInterrupt+0x80>)
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
        HAL_GPIO_WritePin(PB0_LED_GREEN_GPIO_Port, PB0_LED_GREEN_Pin, GPIO_PIN_SET);
 800269a:	2201      	movs	r2, #1
 800269c:	2102      	movs	r1, #2
 800269e:	4808      	ldr	r0, [pc, #32]	@ (80026c0 <handleBreakInterrupt+0x84>)
 80026a0:	f002 f8f6 	bl	8004890 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB1_LED_RED_GPIO_Port, PB1_LED_RED_Pin, GPIO_PIN_RESET);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2101      	movs	r1, #1
 80026a8:	4805      	ldr	r0, [pc, #20]	@ (80026c0 <handleBreakInterrupt+0x84>)
 80026aa:	f002 f8f1 	bl	8004890 <HAL_GPIO_WritePin>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40020800 	.word	0x40020800
 80026bc:	20000010 	.word	0x20000010
 80026c0:	40020400 	.word	0x40020400
 80026c4:	20000554 	.word	0x20000554

080026c8 <handleHardwareFaultInterrupt>:
/**
  * @brief Handles hardware fault interrupts, transitioning motor state to HWFAULT
  * @param None
  * @retval void
  */
void handleHardwareFaultInterrupt() {
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
	STATE = HWFAULT;
 80026cc:	4b03      	ldr	r3, [pc, #12]	@ (80026dc <handleHardwareFaultInterrupt+0x14>)
 80026ce:	2204      	movs	r2, #4
 80026d0:	601a      	str	r2, [r3, #0]
    // Optional: Implement hardware fault handling
    // Example readADCs() and determine fault cause;
}
 80026d2:	bf00      	nop
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	20000010 	.word	0x20000010

080026e0 <handleHallSensorInterrupt>:
/**
  * @brief Handles hall sensor interrupts, updates commutator step for motor control
  * @param GPIO_Pin      = Pin number that triggered the interrupt
  * @retval void
  */
void handleHallSensorInterrupt(uint16_t GPIO_Pin) {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	80fb      	strh	r3, [r7, #6]
    hallCC++; // Increment hall sensor counter
 80026ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002758 <handleHallSensorInterrupt+0x78>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	3301      	adds	r3, #1
 80026f0:	4a19      	ldr	r2, [pc, #100]	@ (8002758 <handleHallSensorInterrupt+0x78>)
 80026f2:	6013      	str	r3, [r2, #0]

    // Read hall sensor states
    uint16_t hall[3];
    hall[0] = (GPIOC->IDR & GPIO_IDR_ID6) ? 0x0001 : 0x0000; // Sensor U
 80026f4:	4b19      	ldr	r3, [pc, #100]	@ (800275c <handleHallSensorInterrupt+0x7c>)
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	bf14      	ite	ne
 8002700:	2301      	movne	r3, #1
 8002702:	2300      	moveq	r3, #0
 8002704:	b2db      	uxtb	r3, r3
 8002706:	813b      	strh	r3, [r7, #8]
    hall[1] = (GPIOC->IDR & GPIO_IDR_ID7) ? 0x0001 : 0x0000; // Sensor V
 8002708:	4b14      	ldr	r3, [pc, #80]	@ (800275c <handleHallSensorInterrupt+0x7c>)
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002710:	2b00      	cmp	r3, #0
 8002712:	bf14      	ite	ne
 8002714:	2301      	movne	r3, #1
 8002716:	2300      	moveq	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	817b      	strh	r3, [r7, #10]
    hall[2] = (GPIOC->IDR & GPIO_IDR_ID8) ? 0x0001 : 0x0000; // Sensor W
 800271c:	4b0f      	ldr	r3, [pc, #60]	@ (800275c <handleHallSensorInterrupt+0x7c>)
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002724:	2b00      	cmp	r3, #0
 8002726:	bf14      	ite	ne
 8002728:	2301      	movne	r3, #1
 800272a:	2300      	moveq	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	81bb      	strh	r3, [r7, #12]

    // Trapazoidal control
    uint16_t commutatorStep = hallState(hall);
 8002730:	f107 0308 	add.w	r3, r7, #8
 8002734:	4618      	mov	r0, r3
 8002736:	f7fe fbff 	bl	8000f38 <hallState>
 800273a:	4603      	mov	r3, r0
 800273c:	81fb      	strh	r3, [r7, #14]
    commutator(commutatorStep, duty, dir);
 800273e:	89fb      	ldrh	r3, [r7, #14]
 8002740:	4a07      	ldr	r2, [pc, #28]	@ (8002760 <handleHallSensorInterrupt+0x80>)
 8002742:	6811      	ldr	r1, [r2, #0]
 8002744:	4a07      	ldr	r2, [pc, #28]	@ (8002764 <handleHallSensorInterrupt+0x84>)
 8002746:	6812      	ldr	r2, [r2, #0]
 8002748:	4618      	mov	r0, r3
 800274a:	f7fe fc69 	bl	8001020 <commutator>
    /*
     * uint16_t commutatorStep = hallState(hall);
     * uint16_t phaseAngle = electricalAngle(commutatorStep);
     * FOCcommutator(phaseAngle, duty);
     */
}
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000550 	.word	0x20000550
 800275c:	40020800 	.word	0x40020800
 8002760:	2000054c 	.word	0x2000054c
 8002764:	20000014 	.word	0x20000014

08002768 <readADCs>:
/**
  * @brief Reads ADC values for voltage, current, and temperature, and updates corresponding variables
  * @param None
  * @retval void
  */
void readADCs(){
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
	uint16_t x =0;
 800276e:	2300      	movs	r3, #0
 8002770:	80fb      	strh	r3, [r7, #6]

	//READ Voltage
	ADC3_Select_CH(0);
 8002772:	2000      	movs	r0, #0
 8002774:	f000 fb0e 	bl	8002d94 <ADC3_Select_CH>
	HAL_ADC_Start(&hadc3);
 8002778:	4828      	ldr	r0, [pc, #160]	@ (800281c <readADCs+0xb4>)
 800277a:	f001 f855 	bl	8003828 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, ADC_TIMEOUT);
 800277e:	2114      	movs	r1, #20
 8002780:	4826      	ldr	r0, [pc, #152]	@ (800281c <readADCs+0xb4>)
 8002782:	f001 f956 	bl	8003a32 <HAL_ADC_PollForConversion>
	x =HAL_ADC_GetValue(&hadc3);
 8002786:	4825      	ldr	r0, [pc, #148]	@ (800281c <readADCs+0xb4>)
 8002788:	f001 faee 	bl	8003d68 <HAL_ADC_GetValue>
 800278c:	4603      	mov	r3, r0
 800278e:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc3);
 8002790:	4822      	ldr	r0, [pc, #136]	@ (800281c <readADCs+0xb4>)
 8002792:	f001 f91b 	bl	80039cc <HAL_ADC_Stop>
	ADC_VAL[0] = adc_volt(x);
 8002796:	88fb      	ldrh	r3, [r7, #6]
 8002798:	4618      	mov	r0, r3
 800279a:	f7fe fda1 	bl	80012e0 <adc_volt>
 800279e:	eef0 7a40 	vmov.f32	s15, s0
 80027a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <readADCs+0xb8>)
 80027a4:	edc3 7a00 	vstr	s15, [r3]

	//READ Current
	ADC3_Select_CH(1);
 80027a8:	2001      	movs	r0, #1
 80027aa:	f000 faf3 	bl	8002d94 <ADC3_Select_CH>
	HAL_ADC_Start(&hadc3);
 80027ae:	481b      	ldr	r0, [pc, #108]	@ (800281c <readADCs+0xb4>)
 80027b0:	f001 f83a 	bl	8003828 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, ADC_TIMEOUT);
 80027b4:	2114      	movs	r1, #20
 80027b6:	4819      	ldr	r0, [pc, #100]	@ (800281c <readADCs+0xb4>)
 80027b8:	f001 f93b 	bl	8003a32 <HAL_ADC_PollForConversion>
	x =HAL_ADC_GetValue(&hadc3);
 80027bc:	4817      	ldr	r0, [pc, #92]	@ (800281c <readADCs+0xb4>)
 80027be:	f001 fad3 	bl	8003d68 <HAL_ADC_GetValue>
 80027c2:	4603      	mov	r3, r0
 80027c4:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc3);
 80027c6:	4815      	ldr	r0, [pc, #84]	@ (800281c <readADCs+0xb4>)
 80027c8:	f001 f900 	bl	80039cc <HAL_ADC_Stop>
	ADC_VAL[1] = adc_cur(x);
 80027cc:	88fb      	ldrh	r3, [r7, #6]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fe fdd6 	bl	8001380 <adc_cur>
 80027d4:	eef0 7a40 	vmov.f32	s15, s0
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <readADCs+0xb8>)
 80027da:	edc3 7a01 	vstr	s15, [r3, #4]

	//READ Temperature
	ADC3_Select_CH(2);
 80027de:	2002      	movs	r0, #2
 80027e0:	f000 fad8 	bl	8002d94 <ADC3_Select_CH>
	HAL_ADC_Start(&hadc3);
 80027e4:	480d      	ldr	r0, [pc, #52]	@ (800281c <readADCs+0xb4>)
 80027e6:	f001 f81f 	bl	8003828 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, ADC_TIMEOUT);
 80027ea:	2114      	movs	r1, #20
 80027ec:	480b      	ldr	r0, [pc, #44]	@ (800281c <readADCs+0xb4>)
 80027ee:	f001 f920 	bl	8003a32 <HAL_ADC_PollForConversion>
	x =HAL_ADC_GetValue(&hadc3);
 80027f2:	480a      	ldr	r0, [pc, #40]	@ (800281c <readADCs+0xb4>)
 80027f4:	f001 fab8 	bl	8003d68 <HAL_ADC_GetValue>
 80027f8:	4603      	mov	r3, r0
 80027fa:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc3);
 80027fc:	4807      	ldr	r0, [pc, #28]	@ (800281c <readADCs+0xb4>)
 80027fe:	f001 f8e5 	bl	80039cc <HAL_ADC_Stop>
	ADC_VAL[2] = adc_temp(x);
 8002802:	88fb      	ldrh	r3, [r7, #6]
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe fe1b 	bl	8001440 <adc_temp>
 800280a:	eef0 7a40 	vmov.f32	s15, s0
 800280e:	4b04      	ldr	r3, [pc, #16]	@ (8002820 <readADCs+0xb8>)
 8002810:	edc3 7a02 	vstr	s15, [r3, #8]

}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000390 	.word	0x20000390
 8002820:	2000055c 	.word	0x2000055c

08002824 <doADCs>:
/**
  * @brief Processes ADC values to monitor and control system states, including fault detection and fan control
  * @param None
  * @retval void
  */
void doADCs() {
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
        HD44780_PrintStr("ERR:ADC VAL SIZE");
        return;
    }

    // Release SW_FAULT if all conditions are normal
    if (STATE == SWFAULT) {
 8002828:	4b45      	ldr	r3, [pc, #276]	@ (8002940 <doADCs+0x11c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b03      	cmp	r3, #3
 800282e:	d12a      	bne.n	8002886 <doADCs+0x62>
        if (ADC_VAL[0] < SW_OV && ADC_VAL[0] > SW_UV + 2 &&  // Voltage OK
 8002830:	4b44      	ldr	r3, [pc, #272]	@ (8002944 <doADCs+0x120>)
 8002832:	edd3 7a00 	vldr	s15, [r3]
 8002836:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002948 <doADCs+0x124>
 800283a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800283e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002842:	d520      	bpl.n	8002886 <doADCs+0x62>
 8002844:	4b3f      	ldr	r3, [pc, #252]	@ (8002944 <doADCs+0x120>)
 8002846:	edd3 7a00 	vldr	s15, [r3]
 800284a:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800294c <doADCs+0x128>
 800284e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002856:	dd16      	ble.n	8002886 <doADCs+0x62>
            ADC_VAL[1] <= 1 &&                              // Current OK
 8002858:	4b3a      	ldr	r3, [pc, #232]	@ (8002944 <doADCs+0x120>)
 800285a:	edd3 7a01 	vldr	s15, [r3, #4]
        if (ADC_VAL[0] < SW_OV && ADC_VAL[0] > SW_UV + 2 &&  // Voltage OK
 800285e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002862:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800286a:	d80c      	bhi.n	8002886 <doADCs+0x62>
            ADC_VAL[2] <= Temp_FAN_ON) {                    // Temperature OK
 800286c:	4b35      	ldr	r3, [pc, #212]	@ (8002944 <doADCs+0x120>)
 800286e:	edd3 7a02 	vldr	s15, [r3, #8]
            ADC_VAL[1] <= 1 &&                              // Current OK
 8002872:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8002950 <doADCs+0x12c>
 8002876:	eef4 7ac7 	vcmpe.f32	s15, s14
 800287a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287e:	d802      	bhi.n	8002886 <doADCs+0x62>
            STATE = BREAK;
 8002880:	4b2f      	ldr	r3, [pc, #188]	@ (8002940 <doADCs+0x11c>)
 8002882:	2202      	movs	r2, #2
 8002884:	601a      	str	r2, [r3, #0]
        }
    }
    // Device is in normal condition
    if (STATE !=SWFAULT){
 8002886:	4b2e      	ldr	r3, [pc, #184]	@ (8002940 <doADCs+0x11c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d057      	beq.n	800293e <doADCs+0x11a>
        // Control the fan based on temperature
        if (ADC_VAL[2] >= Temp_FAN_ON) {
 800288e:	4b2d      	ldr	r3, [pc, #180]	@ (8002944 <doADCs+0x120>)
 8002890:	edd3 7a02 	vldr	s15, [r3, #8]
 8002894:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002950 <doADCs+0x12c>
 8002898:	eef4 7ac7 	vcmpe.f32	s15, s14
 800289c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a0:	db06      	blt.n	80028b0 <doADCs+0x8c>
            HAL_GPIO_WritePin(GPIOB, PB8_DO_FAN_Pin, GPIO_PIN_RESET); // FAN ON
 80028a2:	2200      	movs	r2, #0
 80028a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028a8:	482a      	ldr	r0, [pc, #168]	@ (8002954 <doADCs+0x130>)
 80028aa:	f001 fff1 	bl	8004890 <HAL_GPIO_WritePin>
 80028ae:	e00f      	b.n	80028d0 <doADCs+0xac>
        } else if (ADC_VAL[2] <= Temp_FAN_OFF) {
 80028b0:	4b24      	ldr	r3, [pc, #144]	@ (8002944 <doADCs+0x120>)
 80028b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80028b6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8002948 <doADCs+0x124>
 80028ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028c2:	d805      	bhi.n	80028d0 <doADCs+0xac>
            HAL_GPIO_WritePin(GPIOB, PB8_DO_FAN_Pin, GPIO_PIN_SET);   // FAN OFF
 80028c4:	2201      	movs	r2, #1
 80028c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028ca:	4822      	ldr	r0, [pc, #136]	@ (8002954 <doADCs+0x130>)
 80028cc:	f001 ffe0 	bl	8004890 <HAL_GPIO_WritePin>
        }

        // Check for software faults and set error messages
        if (ADC_VAL[0] >= SW_OV) {
 80028d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002944 <doADCs+0x120>)
 80028d2:	edd3 7a00 	vldr	s15, [r3]
 80028d6:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002948 <doADCs+0x124>
 80028da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e2:	db03      	blt.n	80028ec <doADCs+0xc8>
            setFaultState("ERR:SW OV");
 80028e4:	481c      	ldr	r0, [pc, #112]	@ (8002958 <doADCs+0x134>)
 80028e6:	f000 f843 	bl	8002970 <setFaultState>
 80028ea:	e028      	b.n	800293e <doADCs+0x11a>
        } else if (ADC_VAL[0] <= SW_UV) {
 80028ec:	4b15      	ldr	r3, [pc, #84]	@ (8002944 <doADCs+0x120>)
 80028ee:	edd3 7a00 	vldr	s15, [r3]
 80028f2:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800295c <doADCs+0x138>
 80028f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fe:	d803      	bhi.n	8002908 <doADCs+0xe4>
            setFaultState("ERR:SW UV");
 8002900:	4817      	ldr	r0, [pc, #92]	@ (8002960 <doADCs+0x13c>)
 8002902:	f000 f835 	bl	8002970 <setFaultState>
 8002906:	e01a      	b.n	800293e <doADCs+0x11a>
        } else if (ADC_VAL[1] >= SW_OC) {
 8002908:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <doADCs+0x120>)
 800290a:	edd3 7a01 	vldr	s15, [r3, #4]
 800290e:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8002912:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291a:	db03      	blt.n	8002924 <doADCs+0x100>
            setFaultState("ERR:SW OC");
 800291c:	4811      	ldr	r0, [pc, #68]	@ (8002964 <doADCs+0x140>)
 800291e:	f000 f827 	bl	8002970 <setFaultState>
 8002922:	e00c      	b.n	800293e <doADCs+0x11a>
        } else if (ADC_VAL[2] >= SW_OT) {
 8002924:	4b07      	ldr	r3, [pc, #28]	@ (8002944 <doADCs+0x120>)
 8002926:	edd3 7a02 	vldr	s15, [r3, #8]
 800292a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002968 <doADCs+0x144>
 800292e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002936:	db02      	blt.n	800293e <doADCs+0x11a>
            setFaultState("ERR:SW OT");
 8002938:	480c      	ldr	r0, [pc, #48]	@ (800296c <doADCs+0x148>)
 800293a:	f000 f819 	bl	8002970 <setFaultState>
        }
    }
}
 800293e:	bd80      	pop	{r7, pc}
 8002940:	20000010 	.word	0x20000010
 8002944:	2000055c 	.word	0x2000055c
 8002948:	42700000 	.word	0x42700000
 800294c:	42380000 	.word	0x42380000
 8002950:	42a00000 	.word	0x42a00000
 8002954:	40020400 	.word	0x40020400
 8002958:	08010154 	.word	0x08010154
 800295c:	42300000 	.word	0x42300000
 8002960:	08010160 	.word	0x08010160
 8002964:	0801016c 	.word	0x0801016c
 8002968:	42c80000 	.word	0x42c80000
 800296c:	08010178 	.word	0x08010178

08002970 <setFaultState>:
/**
  * @brief Sets the system state to SWFAULT and displays the provided error message
  * @param errorMessage    = Pointer to a string containing the fault error message
  * @retval void
  */
void setFaultState(const char* errorMessage) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
    STATE = SWFAULT;
 8002978:	4b06      	ldr	r3, [pc, #24]	@ (8002994 <setFaultState+0x24>)
 800297a:	2203      	movs	r2, #3
 800297c:	601a      	str	r2, [r3, #0]
    HD44780_SetCursor(0, 1);
 800297e:	2101      	movs	r1, #1
 8002980:	2000      	movs	r0, #0
 8002982:	f7fe fee5 	bl	8001750 <HD44780_SetCursor>
    HD44780_PrintStr(errorMessage);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7fe ff53 	bl	8001832 <HD44780_PrintStr>
}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000010 	.word	0x20000010

08002998 <writeState>:

/**
  * @brief Write the Hardware state to the corresponding position onto the display
  * @retval void
  */
void writeState() {
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
    const char *state; // String to hold the text corresponding to the state

    switch (STATE) {
 800299e:	4b1a      	ldr	r3, [pc, #104]	@ (8002a08 <writeState+0x70>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b06      	cmp	r3, #6
 80029a4:	d822      	bhi.n	80029ec <writeState+0x54>
 80029a6:	a201      	add	r2, pc, #4	@ (adr r2, 80029ac <writeState+0x14>)
 80029a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ac:	080029c9 	.word	0x080029c9
 80029b0:	080029cf 	.word	0x080029cf
 80029b4:	080029d5 	.word	0x080029d5
 80029b8:	080029db 	.word	0x080029db
 80029bc:	080029e1 	.word	0x080029e1
 80029c0:	080029ed 	.word	0x080029ed
 80029c4:	080029e7 	.word	0x080029e7
        case READY:
            state = "READY";
 80029c8:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <writeState+0x74>)
 80029ca:	607b      	str	r3, [r7, #4]
            break;
 80029cc:	e011      	b.n	80029f2 <writeState+0x5a>
        case DRIVE:
            state = "DRIVE";
 80029ce:	4b10      	ldr	r3, [pc, #64]	@ (8002a10 <writeState+0x78>)
 80029d0:	607b      	str	r3, [r7, #4]
            break;
 80029d2:	e00e      	b.n	80029f2 <writeState+0x5a>
        case BREAK:
            state = "BREAK";
 80029d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a14 <writeState+0x7c>)
 80029d6:	607b      	str	r3, [r7, #4]
            break;
 80029d8:	e00b      	b.n	80029f2 <writeState+0x5a>
        case SWFAULT:
            state = "SWFAULT";
 80029da:	4b0f      	ldr	r3, [pc, #60]	@ (8002a18 <writeState+0x80>)
 80029dc:	607b      	str	r3, [r7, #4]
            break;
 80029de:	e008      	b.n	80029f2 <writeState+0x5a>
        case HWFAULT:
            state = "HWFAULT";
 80029e0:	4b0e      	ldr	r3, [pc, #56]	@ (8002a1c <writeState+0x84>)
 80029e2:	607b      	str	r3, [r7, #4]
            break;
 80029e4:	e005      	b.n	80029f2 <writeState+0x5a>
        case DEBUGST:
        	state = "DEBUG";
 80029e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a20 <writeState+0x88>)
 80029e8:	607b      	str	r3, [r7, #4]
            break;
 80029ea:	e002      	b.n	80029f2 <writeState+0x5a>
        default:
            state = "UNKNOWN"; // Fallback for undefined states
 80029ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002a24 <writeState+0x8c>)
 80029ee:	607b      	str	r3, [r7, #4]
            break;
 80029f0:	bf00      	nop
    }

    // Set the cursor to position (0, 2)
    HD44780_SetCursor(0, 2);
 80029f2:	2102      	movs	r1, #2
 80029f4:	2000      	movs	r0, #0
 80029f6:	f7fe feab 	bl	8001750 <HD44780_SetCursor>

    // Write the corresponding state string to the display
    HD44780_PrintStr(state);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7fe ff19 	bl	8001832 <HD44780_PrintStr>
}
 8002a00:	bf00      	nop
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	20000010 	.word	0x20000010
 8002a0c:	08010184 	.word	0x08010184
 8002a10:	0801018c 	.word	0x0801018c
 8002a14:	08010194 	.word	0x08010194
 8002a18:	0801019c 	.word	0x0801019c
 8002a1c:	080101a4 	.word	0x080101a4
 8002a20:	080101ac 	.word	0x080101ac
 8002a24:	080101b4 	.word	0x080101b4

08002a28 <readDI>:
/**
  * @brief Reads digital input values from GPIO pins and updates button states
  * @param None
  * @retval void
  */
void readDI(){
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
    // Button data[Light, Blinker L, Blinker R, Aux]
    uint16_t but_new[4];
    but_new[0] = (GPIOC->IDR & GPIO_IDR_ID10) ? 0x0001 : 0x0000;
 8002a2e:	4b21      	ldr	r3, [pc, #132]	@ (8002ab4 <readDI+0x8c>)
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	bf14      	ite	ne
 8002a3a:	2301      	movne	r3, #1
 8002a3c:	2300      	moveq	r3, #0
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	80bb      	strh	r3, [r7, #4]
    but_new[1] = (GPIOC->IDR & GPIO_IDR_ID11) ? 0x0001 : 0x0000;
 8002a42:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab4 <readDI+0x8c>)
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	bf14      	ite	ne
 8002a4e:	2301      	movne	r3, #1
 8002a50:	2300      	moveq	r3, #0
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	80fb      	strh	r3, [r7, #6]
    but_new[2] = (GPIOC->IDR & GPIO_IDR_ID12) ? 0x0001 : 0x0000;
 8002a56:	4b17      	ldr	r3, [pc, #92]	@ (8002ab4 <readDI+0x8c>)
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	bf14      	ite	ne
 8002a62:	2301      	movne	r3, #1
 8002a64:	2300      	moveq	r3, #0
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	813b      	strh	r3, [r7, #8]
    but_new[3] = (GPIOC->IDR & GPIO_IDR_ID13) ? 0x0001 : 0x0000;
 8002a6a:	4b12      	ldr	r3, [pc, #72]	@ (8002ab4 <readDI+0x8c>)
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	bf14      	ite	ne
 8002a76:	2301      	movne	r3, #1
 8002a78:	2300      	moveq	r3, #0
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	817b      	strh	r3, [r7, #10]

    for (int i = 0; i < 4; i++) {
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	e00c      	b.n	8002a9e <readDI+0x76>
    	but[i] = but_new[i];
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	3310      	adds	r3, #16
 8002a8a:	443b      	add	r3, r7
 8002a8c:	f833 1c0c 	ldrh.w	r1, [r3, #-12]
 8002a90:	4a09      	ldr	r2, [pc, #36]	@ (8002ab8 <readDI+0x90>)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 4; i++) {
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	ddef      	ble.n	8002a84 <readDI+0x5c>
        }
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	40020800 	.word	0x40020800
 8002ab8:	2000056c 	.word	0x2000056c

08002abc <setDO>:
/**
  * @brief Sets digital output states based on button inputs and updates system behavior accordingly
  * @param None
  * @retval void
  */
void setDO() {
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
		setFaultState("ERR: DO SIZE");
	}

    // Button data: [Light, Blinker L, Blinker R, Aux]
    // Toggle lights based on button state
    HAL_GPIO_WritePin(GPIOB, PB3_DO_LIGHT_Pin, but[0] == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002ac0:	4b18      	ldr	r3, [pc, #96]	@ (8002b24 <setDO+0x68>)
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bf14      	ite	ne
 8002ac8:	2301      	movne	r3, #1
 8002aca:	2300      	moveq	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2108      	movs	r1, #8
 8002ad2:	4815      	ldr	r0, [pc, #84]	@ (8002b28 <setDO+0x6c>)
 8002ad4:	f001 fedc 	bl	8004890 <HAL_GPIO_WritePin>

    // Handle Blinker Left (PWM Control)
    if (but[1] == 1) {
 8002ad8:	4b12      	ldr	r3, [pc, #72]	@ (8002b24 <setDO+0x68>)
 8002ada:	885b      	ldrh	r3, [r3, #2]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d103      	bne.n	8002ae8 <setDO+0x2c>
        TIM3->CCR2 = BLINKER_START;  // Start PWM
 8002ae0:	4b12      	ldr	r3, [pc, #72]	@ (8002b2c <setDO+0x70>)
 8002ae2:	22fa      	movs	r2, #250	@ 0xfa
 8002ae4:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ae6:	e003      	b.n	8002af0 <setDO+0x34>
    } else {
        TIM3->CCR2 = BLINKER_STOP;  // Stop PWM
 8002ae8:	4b10      	ldr	r3, [pc, #64]	@ (8002b2c <setDO+0x70>)
 8002aea:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002aee:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    // Handle Blinker Right (PWM Control)
    if (but[2] == 1) {
 8002af0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b24 <setDO+0x68>)
 8002af2:	889b      	ldrh	r3, [r3, #4]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d103      	bne.n	8002b00 <setDO+0x44>
        TIM3->CCR1 = BLINKER_START;  // Start PWM
 8002af8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b2c <setDO+0x70>)
 8002afa:	22fa      	movs	r2, #250	@ 0xfa
 8002afc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002afe:	e003      	b.n	8002b08 <setDO+0x4c>
    } else {
        TIM3->CCR1 = BLINKER_STOP;  // Stop PWM
 8002b00:	4b0a      	ldr	r3, [pc, #40]	@ (8002b2c <setDO+0x70>)
 8002b02:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b06:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    // Handle Aux button action
    if (but[3] == 0) {
 8002b08:	4b06      	ldr	r3, [pc, #24]	@ (8002b24 <setDO+0x68>)
 8002b0a:	88db      	ldrh	r3, [r3, #6]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d106      	bne.n	8002b1e <setDO+0x62>
        HAL_GPIO_TogglePin(PB1_LED_RED_GPIO_Port, PB1_LED_RED_Pin); // Toggle LED
 8002b10:	2101      	movs	r1, #1
 8002b12:	4805      	ldr	r0, [pc, #20]	@ (8002b28 <setDO+0x6c>)
 8002b14:	f001 fed5 	bl	80048c2 <HAL_GPIO_TogglePin>
        STATE = DRIVE;                                             // Set state to DRIVE
 8002b18:	4b05      	ldr	r3, [pc, #20]	@ (8002b30 <setDO+0x74>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	601a      	str	r2, [r3, #0]
    }
}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	2000056c 	.word	0x2000056c
 8002b28:	40020400 	.word	0x40020400
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	20000010 	.word	0x20000010

08002b34 <resetDO>:
/**
  * @brief Resets digital output states into off state
  * @param None
  * @retval void
  */
void resetDO(){
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
	//main light off
	HAL_GPIO_WritePin(GPIOB, PB3_DO_LIGHT_Pin,GPIO_PIN_RESET);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2108      	movs	r1, #8
 8002b3c:	4806      	ldr	r0, [pc, #24]	@ (8002b58 <resetDO+0x24>)
 8002b3e:	f001 fea7 	bl	8004890 <HAL_GPIO_WritePin>
	TIM3->CCR2 = BLINKER_STOP;  // Stop Blinker Left PWM
 8002b42:	4b06      	ldr	r3, [pc, #24]	@ (8002b5c <resetDO+0x28>)
 8002b44:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b48:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR1 = BLINKER_STOP;  // Stop Blinker Right PWM
 8002b4a:	4b04      	ldr	r3, [pc, #16]	@ (8002b5c <resetDO+0x28>)
 8002b4c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b50:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40020400 	.word	0x40020400
 8002b5c:	40000400 	.word	0x40000400

08002b60 <ready>:
/**
  * @brief Prepares the system for motor operation by initializing throttle input and PWM control
  * @param None
  * @retval void
  */
void ready() {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af02      	add	r7, sp, #8
    // Start ADC conversion
    HAL_ADC_Start(&hadc1);
 8002b66:	481f      	ldr	r0, [pc, #124]	@ (8002be4 <ready+0x84>)
 8002b68:	f000 fe5e 	bl	8003828 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 20);
 8002b6c:	2114      	movs	r1, #20
 8002b6e:	481d      	ldr	r0, [pc, #116]	@ (8002be4 <ready+0x84>)
 8002b70:	f000 ff5f 	bl	8003a32 <HAL_ADC_PollForConversion>

    // Get throttle raw value
    rawThrot = HAL_ADC_GetValue(&hadc1);
 8002b74:	481b      	ldr	r0, [pc, #108]	@ (8002be4 <ready+0x84>)
 8002b76:	f001 f8f7 	bl	8003d68 <HAL_ADC_GetValue>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8002be8 <ready+0x88>)
 8002b80:	801a      	strh	r2, [r3, #0]

    // Map throttle value to duty cycle range
    int THrotduty = map(rawThrot, MINADC, MAXADC, MINDUTY, MAXDUTY);
 8002b82:	4b19      	ldr	r3, [pc, #100]	@ (8002be8 <ready+0x88>)
 8002b84:	8818      	ldrh	r0, [r3, #0]
 8002b86:	2364      	movs	r3, #100	@ 0x64
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	f640 4262 	movw	r2, #3170	@ 0xc62
 8002b90:	f240 411f 	movw	r1, #1055	@ 0x41f
 8002b94:	f7fe fb7e 	bl	8001294 <map>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	607b      	str	r3, [r7, #4]

    // Check if throttle duty cycle exceeds the threshold
    if (THrotduty >= THROTTLE_THRESHOLD) {
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b1d      	cmp	r3, #29
 8002ba0:	dd1c      	ble.n	8002bdc <ready+0x7c>
        // Initialize PWM outputs to zero
        TIM1->CCR1 = 0;
 8002ba2:	4b12      	ldr	r3, [pc, #72]	@ (8002bec <ready+0x8c>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	635a      	str	r2, [r3, #52]	@ 0x34
        TIM1->CCR2 = 0;
 8002ba8:	4b10      	ldr	r3, [pc, #64]	@ (8002bec <ready+0x8c>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	639a      	str	r2, [r3, #56]	@ 0x38
        TIM1->CCR3 = 0;
 8002bae:	4b0f      	ldr	r3, [pc, #60]	@ (8002bec <ready+0x8c>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	63da      	str	r2, [r3, #60]	@ 0x3c

        // Start PWM for all three channels
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	480e      	ldr	r0, [pc, #56]	@ (8002bf0 <ready+0x90>)
 8002bb8:	f004 fb58 	bl	800726c <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002bbc:	2104      	movs	r1, #4
 8002bbe:	480c      	ldr	r0, [pc, #48]	@ (8002bf0 <ready+0x90>)
 8002bc0:	f004 fb54 	bl	800726c <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002bc4:	2108      	movs	r1, #8
 8002bc6:	480a      	ldr	r0, [pc, #40]	@ (8002bf0 <ready+0x90>)
 8002bc8:	f004 fb50 	bl	800726c <HAL_TIM_PWM_Start>

        // Initialize BLDC motor
        initBLDC();
 8002bcc:	f7fe fb30 	bl	8001230 <initBLDC>

        // Set initial duty cycle
        duty = 10; // Set initial duty cycle; modify as needed
 8002bd0:	4b08      	ldr	r3, [pc, #32]	@ (8002bf4 <ready+0x94>)
 8002bd2:	220a      	movs	r2, #10
 8002bd4:	601a      	str	r2, [r3, #0]

        // Change state to DRIVE
        STATE = DRIVE;
 8002bd6:	4b08      	ldr	r3, [pc, #32]	@ (8002bf8 <ready+0x98>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]
    }
}
 8002bdc:	bf00      	nop
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	20000300 	.word	0x20000300
 8002be8:	20000558 	.word	0x20000558
 8002bec:	40010000 	.word	0x40010000
 8002bf0:	2000042c 	.word	0x2000042c
 8002bf4:	2000054c 	.word	0x2000054c
 8002bf8:	20000010 	.word	0x20000010

08002bfc <drive>:
/**
  * @brief Controls the motor drive by reading throttle input and updating the PWM duty cycle
  * @param None
  * @retval void
  */
void drive() {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af02      	add	r7, sp, #8
    // Start ADC conversion
    HAL_ADC_Start(&hadc1);
 8002c02:	4816      	ldr	r0, [pc, #88]	@ (8002c5c <drive+0x60>)
 8002c04:	f000 fe10 	bl	8003828 <HAL_ADC_Start>

    // Wait for ADC conversion to complete with a timeout
    if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK) {
 8002c08:	2114      	movs	r1, #20
 8002c0a:	4814      	ldr	r0, [pc, #80]	@ (8002c5c <drive+0x60>)
 8002c0c:	f000 ff11 	bl	8003a32 <HAL_ADC_PollForConversion>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d117      	bne.n	8002c46 <drive+0x4a>
        // Get raw throttle value
        rawThrot = HAL_ADC_GetValue(&hadc1);
 8002c16:	4811      	ldr	r0, [pc, #68]	@ (8002c5c <drive+0x60>)
 8002c18:	f001 f8a6 	bl	8003d68 <HAL_ADC_GetValue>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	4b0f      	ldr	r3, [pc, #60]	@ (8002c60 <drive+0x64>)
 8002c22:	801a      	strh	r2, [r3, #0]

        // Map the raw throttle value to a duty cycle range
        int THrotduty = map(rawThrot, MINADC, MAXADC, MINDUTY, MAXDUTY);
 8002c24:	4b0e      	ldr	r3, [pc, #56]	@ (8002c60 <drive+0x64>)
 8002c26:	8818      	ldrh	r0, [r3, #0]
 8002c28:	2364      	movs	r3, #100	@ 0x64
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f640 4262 	movw	r2, #3170	@ 0xc62
 8002c32:	f240 411f 	movw	r1, #1055	@ 0x41f
 8002c36:	f7fe fb2d 	bl	8001294 <map>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	607b      	str	r3, [r7, #4]

        // Update the duty cycle
        duty = THrotduty;
 8002c3e:	4a09      	ldr	r2, [pc, #36]	@ (8002c64 <drive+0x68>)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6013      	str	r3, [r2, #0]
        // Handle ADC conversion error (optional)
        duty = 0; // Set duty to a safe value in case of failure
        setFaultState("ERR: ADC");
        // Optionally log or display an error message
    }
}
 8002c44:	e005      	b.n	8002c52 <drive+0x56>
        duty = 0; // Set duty to a safe value in case of failure
 8002c46:	4b07      	ldr	r3, [pc, #28]	@ (8002c64 <drive+0x68>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
        setFaultState("ERR: ADC");
 8002c4c:	4806      	ldr	r0, [pc, #24]	@ (8002c68 <drive+0x6c>)
 8002c4e:	f7ff fe8f 	bl	8002970 <setFaultState>
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20000300 	.word	0x20000300
 8002c60:	20000558 	.word	0x20000558
 8002c64:	2000054c 	.word	0x2000054c
 8002c68:	080101bc 	.word	0x080101bc

08002c6c <breaking>:
/**
  * @brief Engages the braking mechanism by stopping PWM outputs and activating braking GPIO pins
  * @param None
  * @retval void
  */
void breaking() {
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
    // Stop all PWM channels
    TIM1->CCR1 = 0;
 8002c70:	4b15      	ldr	r3, [pc, #84]	@ (8002cc8 <breaking+0x5c>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8002c76:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <breaking+0x5c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM1->CCR3 = 0;
 8002c7c:	4b12      	ldr	r3, [pc, #72]	@ (8002cc8 <breaking+0x5c>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	63da      	str	r2, [r3, #60]	@ 0x3c
    duty = 0; // Reset duty cycle to zero
 8002c82:	4b12      	ldr	r3, [pc, #72]	@ (8002ccc <breaking+0x60>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]

    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002c88:	2100      	movs	r1, #0
 8002c8a:	4811      	ldr	r0, [pc, #68]	@ (8002cd0 <breaking+0x64>)
 8002c8c:	f004 fbb6 	bl	80073fc <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002c90:	2104      	movs	r1, #4
 8002c92:	480f      	ldr	r0, [pc, #60]	@ (8002cd0 <breaking+0x64>)
 8002c94:	f004 fbb2 	bl	80073fc <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8002c98:	2108      	movs	r1, #8
 8002c9a:	480d      	ldr	r0, [pc, #52]	@ (8002cd0 <breaking+0x64>)
 8002c9c:	f004 fbae 	bl	80073fc <HAL_TIM_PWM_Stop>

    // Set GPIO pins for braking mode
    HAL_GPIO_WritePin(GPIOB, PB13_U_Pin, GPIO_PIN_SET);
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ca6:	480b      	ldr	r0, [pc, #44]	@ (8002cd4 <breaking+0x68>)
 8002ca8:	f001 fdf2 	bl	8004890 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, PB14_V_Pin, GPIO_PIN_SET);
 8002cac:	2201      	movs	r2, #1
 8002cae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002cb2:	4808      	ldr	r0, [pc, #32]	@ (8002cd4 <breaking+0x68>)
 8002cb4:	f001 fdec 	bl	8004890 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, PB15_W_Pin, GPIO_PIN_SET);
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cbe:	4805      	ldr	r0, [pc, #20]	@ (8002cd4 <breaking+0x68>)
 8002cc0:	f001 fde6 	bl	8004890 <HAL_GPIO_WritePin>
}
 8002cc4:	bf00      	nop
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40010000 	.word	0x40010000
 8002ccc:	2000054c 	.word	0x2000054c
 8002cd0:	2000042c 	.word	0x2000042c
 8002cd4:	40020400 	.word	0x40020400

08002cd8 <swfault>:
/**
  * @brief Handles the software fault state by engaging braking and transitioning to HWFAULT after a timeout
  * @param None
  * @retval void
  */
void swfault() {
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
    // Perform breaking to ensure the system is in a safe state
    breaking();
 8002cdc:	f7ff ffc6 	bl	8002c6c <breaking>

    // Check if the timeout for SWFAULT has elapsed (30s = 300 units of 100ms)
    if (swfault_time_counter >= SWFAULT_TIMOUT) {
 8002ce0:	4b04      	ldr	r3, [pc, #16]	@ (8002cf4 <swfault+0x1c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002ce8:	d302      	bcc.n	8002cf0 <swfault+0x18>
        // Transition to HWFAULT state
        STATE = HWFAULT;
 8002cea:	4b03      	ldr	r3, [pc, #12]	@ (8002cf8 <swfault+0x20>)
 8002cec:	2204      	movs	r2, #4
 8002cee:	601a      	str	r2, [r3, #0]
    }
}
 8002cf0:	bf00      	nop
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	20000574 	.word	0x20000574
 8002cf8:	20000010 	.word	0x20000010

08002cfc <hwfault>:
/**
  * @brief Handles hardware faults by engaging braking, displaying an error message, and halting execution
  * @param None
  * @retval void
  */
void hwfault(){
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
	STATE = HWFAULT;
 8002d00:	4b07      	ldr	r3, [pc, #28]	@ (8002d20 <hwfault+0x24>)
 8002d02:	2204      	movs	r2, #4
 8002d04:	601a      	str	r2, [r3, #0]
	breaking();
 8002d06:	f7ff ffb1 	bl	8002c6c <breaking>
	HD44780_SetCursor(0,1);
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	2000      	movs	r0, #0
 8002d0e:	f7fe fd1f 	bl	8001750 <HD44780_SetCursor>
	HD44780_PrintStr("ERROR:HW FAULT");
 8002d12:	4804      	ldr	r0, [pc, #16]	@ (8002d24 <hwfault+0x28>)
 8002d14:	f7fe fd8d 	bl	8001832 <HD44780_PrintStr>
	//Stuck untill Power on reset
	while(1){
		HAL_Delay(100);
 8002d18:	2064      	movs	r0, #100	@ 0x64
 8002d1a:	f000 fd1d 	bl	8003758 <HAL_Delay>
 8002d1e:	e7fb      	b.n	8002d18 <hwfault+0x1c>
 8002d20:	20000010 	.word	0x20000010
 8002d24:	080101c8 	.word	0x080101c8

08002d28 <debug>:

	}
}

void debug(){
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
	TIM1->CCR1 = 0;
 8002d2c:	4b15      	ldr	r3, [pc, #84]	@ (8002d84 <debug+0x5c>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR2 = 0;
 8002d32:	4b14      	ldr	r3, [pc, #80]	@ (8002d84 <debug+0x5c>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = 0;
 8002d38:	4b12      	ldr	r3, [pc, #72]	@ (8002d84 <debug+0x5c>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	63da      	str	r2, [r3, #60]	@ 0x3c
	duty = 0;
 8002d3e:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <debug+0x60>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002d44:	2100      	movs	r1, #0
 8002d46:	4811      	ldr	r0, [pc, #68]	@ (8002d8c <debug+0x64>)
 8002d48:	f004 fb58 	bl	80073fc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002d4c:	2104      	movs	r1, #4
 8002d4e:	480f      	ldr	r0, [pc, #60]	@ (8002d8c <debug+0x64>)
 8002d50:	f004 fb54 	bl	80073fc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8002d54:	2108      	movs	r1, #8
 8002d56:	480d      	ldr	r0, [pc, #52]	@ (8002d8c <debug+0x64>)
 8002d58:	f004 fb50 	bl	80073fc <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(GPIOB,PB13_U_Pin,GPIO_PIN_RESET);
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002d62:	480b      	ldr	r0, [pc, #44]	@ (8002d90 <debug+0x68>)
 8002d64:	f001 fd94 	bl	8004890 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,PB14_V_Pin,GPIO_PIN_RESET);
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002d6e:	4808      	ldr	r0, [pc, #32]	@ (8002d90 <debug+0x68>)
 8002d70:	f001 fd8e 	bl	8004890 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,PB15_W_Pin,GPIO_PIN_RESET);
 8002d74:	2200      	movs	r2, #0
 8002d76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d7a:	4805      	ldr	r0, [pc, #20]	@ (8002d90 <debug+0x68>)
 8002d7c:	f001 fd88 	bl	8004890 <HAL_GPIO_WritePin>
}
 8002d80:	bf00      	nop
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40010000 	.word	0x40010000
 8002d88:	2000054c 	.word	0x2000054c
 8002d8c:	2000042c 	.word	0x2000042c
 8002d90:	40020400 	.word	0x40020400

08002d94 <ADC3_Select_CH>:
/**
  * @brief Configures the ADC3 channel for the selected input
  * @param ch    = Channel number to configure (0, 1, or 2)
  * @retval void
  */
void ADC3_Select_CH(int ch){
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002d9c:	f107 0308 	add.w	r3, r7, #8
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]
	if(ch ==0){
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d110      	bne.n	8002dd2 <ADC3_Select_CH+0x3e>
		  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
		  */
		  sConfig.Channel = ADC_CHANNEL_0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	60bb      	str	r3, [r7, #8]
		  sConfig.Rank = 1;
 8002db4:	2301      	movs	r3, #1
 8002db6:	60fb      	str	r3, [r7, #12]
		  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8002db8:	2302      	movs	r3, #2
 8002dba:	613b      	str	r3, [r7, #16]
		  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002dbc:	f107 0308 	add.w	r3, r7, #8
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	481a      	ldr	r0, [pc, #104]	@ (8002e2c <ADC3_Select_CH+0x98>)
 8002dc4:	f000 fffc 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <ADC3_Select_CH+0x3e>
		  {
		    Error_Handler();
 8002dce:	f000 f82f 	bl	8002e30 <Error_Handler>
		  }
	}

	if(ch==1){
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d110      	bne.n	8002dfa <ADC3_Select_CH+0x66>
		  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
		  */
		  sConfig.Channel = ADC_CHANNEL_1;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	60bb      	str	r3, [r7, #8]
		  sConfig.Rank = 1;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	60fb      	str	r3, [r7, #12]
		  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8002de0:	2302      	movs	r3, #2
 8002de2:	613b      	str	r3, [r7, #16]
		  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002de4:	f107 0308 	add.w	r3, r7, #8
 8002de8:	4619      	mov	r1, r3
 8002dea:	4810      	ldr	r0, [pc, #64]	@ (8002e2c <ADC3_Select_CH+0x98>)
 8002dec:	f000 ffe8 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <ADC3_Select_CH+0x66>
		  {
		    Error_Handler();
 8002df6:	f000 f81b 	bl	8002e30 <Error_Handler>
		  }
	}
	if(ch==2){
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d110      	bne.n	8002e22 <ADC3_Select_CH+0x8e>
		  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
		  */
		  sConfig.Channel = ADC_CHANNEL_13;
 8002e00:	230d      	movs	r3, #13
 8002e02:	60bb      	str	r3, [r7, #8]
		  sConfig.Rank = 1;
 8002e04:	2301      	movs	r3, #1
 8002e06:	60fb      	str	r3, [r7, #12]
		  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	613b      	str	r3, [r7, #16]
		  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002e0c:	f107 0308 	add.w	r3, r7, #8
 8002e10:	4619      	mov	r1, r3
 8002e12:	4806      	ldr	r0, [pc, #24]	@ (8002e2c <ADC3_Select_CH+0x98>)
 8002e14:	f000 ffd4 	bl	8003dc0 <HAL_ADC_ConfigChannel>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <ADC3_Select_CH+0x8e>
		  {
		    Error_Handler();
 8002e1e:	f000 f807 	bl	8002e30 <Error_Handler>
		  }
	}
}
 8002e22:	bf00      	nop
 8002e24:	3718      	adds	r7, #24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000390 	.word	0x20000390

08002e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e34:	b672      	cpsid	i
}
 8002e36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e38:	bf00      	nop
 8002e3a:	e7fd      	b.n	8002e38 <Error_Handler+0x8>

08002e3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	607b      	str	r3, [r7, #4]
 8002e46:	4b10      	ldr	r3, [pc, #64]	@ (8002e88 <HAL_MspInit+0x4c>)
 8002e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8002e88 <HAL_MspInit+0x4c>)
 8002e4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e52:	4b0d      	ldr	r3, [pc, #52]	@ (8002e88 <HAL_MspInit+0x4c>)
 8002e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e5a:	607b      	str	r3, [r7, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	603b      	str	r3, [r7, #0]
 8002e62:	4b09      	ldr	r3, [pc, #36]	@ (8002e88 <HAL_MspInit+0x4c>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	4a08      	ldr	r2, [pc, #32]	@ (8002e88 <HAL_MspInit+0x4c>)
 8002e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e6e:	4b06      	ldr	r3, [pc, #24]	@ (8002e88 <HAL_MspInit+0x4c>)
 8002e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e76:	603b      	str	r3, [r7, #0]
 8002e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	40023800 	.word	0x40023800

08002e8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b08e      	sub	sp, #56	@ 0x38
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	609a      	str	r2, [r3, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
 8002ea2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a5e      	ldr	r2, [pc, #376]	@ (8003024 <HAL_ADC_MspInit+0x198>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d130      	bne.n	8002f10 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	623b      	str	r3, [r7, #32]
 8002eb2:	4b5d      	ldr	r3, [pc, #372]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb6:	4a5c      	ldr	r2, [pc, #368]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ebe:	4b5a      	ldr	r3, [pc, #360]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec6:	623b      	str	r3, [r7, #32]
 8002ec8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61fb      	str	r3, [r7, #28]
 8002ece:	4b56      	ldr	r3, [pc, #344]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	4a55      	ldr	r2, [pc, #340]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eda:	4b53      	ldr	r3, [pc, #332]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	61fb      	str	r3, [r7, #28]
 8002ee4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC1_IN5_Throttle_Pin;
 8002ee6:	2320      	movs	r3, #32
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eea:	2303      	movs	r3, #3
 8002eec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ADC1_IN5_Throttle_GPIO_Port, &GPIO_InitStruct);
 8002ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	484c      	ldr	r0, [pc, #304]	@ (800302c <HAL_ADC_MspInit+0x1a0>)
 8002efa:	f001 fb2d 	bl	8004558 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002efe:	2200      	movs	r2, #0
 8002f00:	2100      	movs	r1, #0
 8002f02:	2012      	movs	r0, #18
 8002f04:	f001 fa5f 	bl	80043c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002f08:	2012      	movs	r0, #18
 8002f0a:	f001 fa78 	bl	80043fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002f0e:	e084      	b.n	800301a <HAL_ADC_MspInit+0x18e>
  else if(hadc->Instance==ADC2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a46      	ldr	r2, [pc, #280]	@ (8003030 <HAL_ADC_MspInit+0x1a4>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d130      	bne.n	8002f7c <HAL_ADC_MspInit+0xf0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
 8002f1e:	4b42      	ldr	r3, [pc, #264]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	4a41      	ldr	r2, [pc, #260]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f2a:	4b3f      	ldr	r3, [pc, #252]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f32:	61bb      	str	r3, [r7, #24]
 8002f34:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	4b3b      	ldr	r3, [pc, #236]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3e:	4a3a      	ldr	r2, [pc, #232]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f40:	f043 0304 	orr.w	r3, r3, #4
 8002f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f46:	4b38      	ldr	r3, [pc, #224]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ADC2_IN10_U_CUR_Pin|ADC2_IN11_V_CUR_Pin|ADC2_IN12_W_CUR_Pin;
 8002f52:	2307      	movs	r3, #7
 8002f54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f56:	2303      	movs	r3, #3
 8002f58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f62:	4619      	mov	r1, r3
 8002f64:	4833      	ldr	r0, [pc, #204]	@ (8003034 <HAL_ADC_MspInit+0x1a8>)
 8002f66:	f001 faf7 	bl	8004558 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	2012      	movs	r0, #18
 8002f70:	f001 fa29 	bl	80043c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002f74:	2012      	movs	r0, #18
 8002f76:	f001 fa42 	bl	80043fe <HAL_NVIC_EnableIRQ>
}
 8002f7a:	e04e      	b.n	800301a <HAL_ADC_MspInit+0x18e>
  else if(hadc->Instance==ADC3)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a2d      	ldr	r2, [pc, #180]	@ (8003038 <HAL_ADC_MspInit+0x1ac>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d149      	bne.n	800301a <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	613b      	str	r3, [r7, #16]
 8002f8a:	4b27      	ldr	r3, [pc, #156]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8e:	4a26      	ldr	r2, [pc, #152]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f90:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f96:	4b24      	ldr	r3, [pc, #144]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	4b20      	ldr	r3, [pc, #128]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	4a1f      	ldr	r2, [pc, #124]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002fac:	f043 0304 	orr.w	r3, r3, #4
 8002fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	f003 0304 	and.w	r3, r3, #4
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
 8002fc2:	4b19      	ldr	r3, [pc, #100]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	4a18      	ldr	r2, [pc, #96]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fce:	4b16      	ldr	r3, [pc, #88]	@ (8003028 <HAL_ADC_MspInit+0x19c>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ADC3_IN13_TEMP_Pin;
 8002fda:	2308      	movs	r3, #8
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ADC3_IN13_TEMP_GPIO_Port, &GPIO_InitStruct);
 8002fe6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fea:	4619      	mov	r1, r3
 8002fec:	4811      	ldr	r0, [pc, #68]	@ (8003034 <HAL_ADC_MspInit+0x1a8>)
 8002fee:	f001 fab3 	bl	8004558 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC3_IN0_BUS_VOLT_Pin|ADC3_IN1_BUS_CUR_Pin;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003002:	4619      	mov	r1, r3
 8003004:	4809      	ldr	r0, [pc, #36]	@ (800302c <HAL_ADC_MspInit+0x1a0>)
 8003006:	f001 faa7 	bl	8004558 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800300a:	2200      	movs	r2, #0
 800300c:	2100      	movs	r1, #0
 800300e:	2012      	movs	r0, #18
 8003010:	f001 f9d9 	bl	80043c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003014:	2012      	movs	r0, #18
 8003016:	f001 f9f2 	bl	80043fe <HAL_NVIC_EnableIRQ>
}
 800301a:	bf00      	nop
 800301c:	3738      	adds	r7, #56	@ 0x38
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40012000 	.word	0x40012000
 8003028:	40023800 	.word	0x40023800
 800302c:	40020000 	.word	0x40020000
 8003030:	40012100 	.word	0x40012100
 8003034:	40020800 	.word	0x40020800
 8003038:	40012200 	.word	0x40012200

0800303c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b08a      	sub	sp, #40	@ 0x28
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003044:	f107 0314 	add.w	r3, r7, #20
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]
 800304c:	605a      	str	r2, [r3, #4]
 800304e:	609a      	str	r2, [r3, #8]
 8003050:	60da      	str	r2, [r3, #12]
 8003052:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a19      	ldr	r2, [pc, #100]	@ (80030c0 <HAL_I2C_MspInit+0x84>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d12b      	bne.n	80030b6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	4b18      	ldr	r3, [pc, #96]	@ (80030c4 <HAL_I2C_MspInit+0x88>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	4a17      	ldr	r2, [pc, #92]	@ (80030c4 <HAL_I2C_MspInit+0x88>)
 8003068:	f043 0302 	orr.w	r3, r3, #2
 800306c:	6313      	str	r3, [r2, #48]	@ 0x30
 800306e:	4b15      	ldr	r3, [pc, #84]	@ (80030c4 <HAL_I2C_MspInit+0x88>)
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800307a:	23c0      	movs	r3, #192	@ 0xc0
 800307c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800307e:	2312      	movs	r3, #18
 8003080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	2300      	movs	r3, #0
 8003084:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003086:	2303      	movs	r3, #3
 8003088:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800308a:	2304      	movs	r3, #4
 800308c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800308e:	f107 0314 	add.w	r3, r7, #20
 8003092:	4619      	mov	r1, r3
 8003094:	480c      	ldr	r0, [pc, #48]	@ (80030c8 <HAL_I2C_MspInit+0x8c>)
 8003096:	f001 fa5f 	bl	8004558 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <HAL_I2C_MspInit+0x88>)
 80030a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a2:	4a08      	ldr	r2, [pc, #32]	@ (80030c4 <HAL_I2C_MspInit+0x88>)
 80030a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80030a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030aa:	4b06      	ldr	r3, [pc, #24]	@ (80030c4 <HAL_I2C_MspInit+0x88>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030b2:	60fb      	str	r3, [r7, #12]
 80030b4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80030b6:	bf00      	nop
 80030b8:	3728      	adds	r7, #40	@ 0x28
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40005400 	.word	0x40005400
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40020400 	.word	0x40020400

080030cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a22      	ldr	r2, [pc, #136]	@ (8003164 <HAL_TIM_Base_MspInit+0x98>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d10e      	bne.n	80030fc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	4b21      	ldr	r3, [pc, #132]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	4a20      	ldr	r2, [pc, #128]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 80030f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	617b      	str	r3, [r7, #20]
 80030f8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80030fa:	e02e      	b.n	800315a <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003104:	d116      	bne.n	8003134 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	4b17      	ldr	r3, [pc, #92]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 800310c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310e:	4a16      	ldr	r2, [pc, #88]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	6413      	str	r3, [r2, #64]	@ 0x40
 8003116:	4b14      	ldr	r3, [pc, #80]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 8003118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003122:	2200      	movs	r2, #0
 8003124:	2100      	movs	r1, #0
 8003126:	201c      	movs	r0, #28
 8003128:	f001 f94d 	bl	80043c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800312c:	201c      	movs	r0, #28
 800312e:	f001 f966 	bl	80043fe <HAL_NVIC_EnableIRQ>
}
 8003132:	e012      	b.n	800315a <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a0c      	ldr	r2, [pc, #48]	@ (800316c <HAL_TIM_Base_MspInit+0xa0>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d10d      	bne.n	800315a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	60fb      	str	r3, [r7, #12]
 8003142:	4b09      	ldr	r3, [pc, #36]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003146:	4a08      	ldr	r2, [pc, #32]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 8003148:	f043 0302 	orr.w	r3, r3, #2
 800314c:	6413      	str	r3, [r2, #64]	@ 0x40
 800314e:	4b06      	ldr	r3, [pc, #24]	@ (8003168 <HAL_TIM_Base_MspInit+0x9c>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	68fb      	ldr	r3, [r7, #12]
}
 800315a:	bf00      	nop
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40010000 	.word	0x40010000
 8003168:	40023800 	.word	0x40023800
 800316c:	40000400 	.word	0x40000400

08003170 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b08a      	sub	sp, #40	@ 0x28
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003178:	f107 0314 	add.w	r3, r7, #20
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]
 8003180:	605a      	str	r2, [r3, #4]
 8003182:	609a      	str	r2, [r3, #8]
 8003184:	60da      	str	r2, [r3, #12]
 8003186:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a24      	ldr	r2, [pc, #144]	@ (8003220 <HAL_TIM_MspPostInit+0xb0>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d11f      	bne.n	80031d2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003192:	2300      	movs	r3, #0
 8003194:	613b      	str	r3, [r7, #16]
 8003196:	4b23      	ldr	r3, [pc, #140]	@ (8003224 <HAL_TIM_MspPostInit+0xb4>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	4a22      	ldr	r2, [pc, #136]	@ (8003224 <HAL_TIM_MspPostInit+0xb4>)
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031a2:	4b20      	ldr	r3, [pc, #128]	@ (8003224 <HAL_TIM_MspPostInit+0xb4>)
 80031a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	613b      	str	r3, [r7, #16]
 80031ac:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TIM1_CH1_U_Pin|TIM1_CH2_V_Pin|TIM1_CH3_W_Pin;
 80031ae:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80031b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031b4:	2302      	movs	r3, #2
 80031b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031bc:	2300      	movs	r3, #0
 80031be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80031c0:	2301      	movs	r3, #1
 80031c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031c4:	f107 0314 	add.w	r3, r7, #20
 80031c8:	4619      	mov	r1, r3
 80031ca:	4817      	ldr	r0, [pc, #92]	@ (8003228 <HAL_TIM_MspPostInit+0xb8>)
 80031cc:	f001 f9c4 	bl	8004558 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80031d0:	e022      	b.n	8003218 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a15      	ldr	r2, [pc, #84]	@ (800322c <HAL_TIM_MspPostInit+0xbc>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d11d      	bne.n	8003218 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031dc:	2300      	movs	r3, #0
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	4b10      	ldr	r3, [pc, #64]	@ (8003224 <HAL_TIM_MspPostInit+0xb4>)
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e4:	4a0f      	ldr	r2, [pc, #60]	@ (8003224 <HAL_TIM_MspPostInit+0xb4>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003224 <HAL_TIM_MspPostInit+0xb4>)
 80031ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM3_CH1_Blinker_R_Pin|TIM3_CH2_Blinker_L_Pin;
 80031f8:	23c0      	movs	r3, #192	@ 0xc0
 80031fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031fc:	2302      	movs	r3, #2
 80031fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003200:	2300      	movs	r3, #0
 8003202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003204:	2300      	movs	r3, #0
 8003206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003208:	2302      	movs	r3, #2
 800320a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800320c:	f107 0314 	add.w	r3, r7, #20
 8003210:	4619      	mov	r1, r3
 8003212:	4805      	ldr	r0, [pc, #20]	@ (8003228 <HAL_TIM_MspPostInit+0xb8>)
 8003214:	f001 f9a0 	bl	8004558 <HAL_GPIO_Init>
}
 8003218:	bf00      	nop
 800321a:	3728      	adds	r7, #40	@ 0x28
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40010000 	.word	0x40010000
 8003224:	40023800 	.word	0x40023800
 8003228:	40020000 	.word	0x40020000
 800322c:	40000400 	.word	0x40000400

08003230 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08a      	sub	sp, #40	@ 0x28
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003238:	f107 0314 	add.w	r3, r7, #20
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	60da      	str	r2, [r3, #12]
 8003246:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a1d      	ldr	r2, [pc, #116]	@ (80032c4 <HAL_UART_MspInit+0x94>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d133      	bne.n	80032ba <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003252:	2300      	movs	r3, #0
 8003254:	613b      	str	r3, [r7, #16]
 8003256:	4b1c      	ldr	r3, [pc, #112]	@ (80032c8 <HAL_UART_MspInit+0x98>)
 8003258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325a:	4a1b      	ldr	r2, [pc, #108]	@ (80032c8 <HAL_UART_MspInit+0x98>)
 800325c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003260:	6413      	str	r3, [r2, #64]	@ 0x40
 8003262:	4b19      	ldr	r3, [pc, #100]	@ (80032c8 <HAL_UART_MspInit+0x98>)
 8003264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326a:	613b      	str	r3, [r7, #16]
 800326c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	4b15      	ldr	r3, [pc, #84]	@ (80032c8 <HAL_UART_MspInit+0x98>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	4a14      	ldr	r2, [pc, #80]	@ (80032c8 <HAL_UART_MspInit+0x98>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	6313      	str	r3, [r2, #48]	@ 0x30
 800327e:	4b12      	ldr	r3, [pc, #72]	@ (80032c8 <HAL_UART_MspInit+0x98>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800328a:	230c      	movs	r3, #12
 800328c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328e:	2302      	movs	r3, #2
 8003290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003292:	2300      	movs	r3, #0
 8003294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003296:	2303      	movs	r3, #3
 8003298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800329a:	2307      	movs	r3, #7
 800329c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329e:	f107 0314 	add.w	r3, r7, #20
 80032a2:	4619      	mov	r1, r3
 80032a4:	4809      	ldr	r0, [pc, #36]	@ (80032cc <HAL_UART_MspInit+0x9c>)
 80032a6:	f001 f957 	bl	8004558 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80032aa:	2200      	movs	r2, #0
 80032ac:	2100      	movs	r1, #0
 80032ae:	2026      	movs	r0, #38	@ 0x26
 80032b0:	f001 f889 	bl	80043c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032b4:	2026      	movs	r0, #38	@ 0x26
 80032b6:	f001 f8a2 	bl	80043fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80032ba:	bf00      	nop
 80032bc:	3728      	adds	r7, #40	@ 0x28
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40004400 	.word	0x40004400
 80032c8:	40023800 	.word	0x40023800
 80032cc:	40020000 	.word	0x40020000

080032d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032d4:	bf00      	nop
 80032d6:	e7fd      	b.n	80032d4 <NMI_Handler+0x4>

080032d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032dc:	bf00      	nop
 80032de:	e7fd      	b.n	80032dc <HardFault_Handler+0x4>

080032e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032e4:	bf00      	nop
 80032e6:	e7fd      	b.n	80032e4 <MemManage_Handler+0x4>

080032e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032ec:	bf00      	nop
 80032ee:	e7fd      	b.n	80032ec <BusFault_Handler+0x4>

080032f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032f4:	bf00      	nop
 80032f6:	e7fd      	b.n	80032f4 <UsageFault_Handler+0x4>

080032f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032fc:	bf00      	nop
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003306:	b480      	push	{r7}
 8003308:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800330a:	bf00      	nop
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003326:	f000 f9f7 	bl	8003718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800332a:	bf00      	nop
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003334:	4805      	ldr	r0, [pc, #20]	@ (800334c <ADC_IRQHandler+0x1c>)
 8003336:	f000 fc07 	bl	8003b48 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800333a:	4805      	ldr	r0, [pc, #20]	@ (8003350 <ADC_IRQHandler+0x20>)
 800333c:	f000 fc04 	bl	8003b48 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8003340:	4804      	ldr	r0, [pc, #16]	@ (8003354 <ADC_IRQHandler+0x24>)
 8003342:	f000 fc01 	bl	8003b48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20000300 	.word	0x20000300
 8003350:	20000348 	.word	0x20000348
 8003354:	20000390 	.word	0x20000390

08003358 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI5_Break_Pin);
 800335c:	2020      	movs	r0, #32
 800335e:	f001 facb 	bl	80048f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI6_HALL_U_Pin);
 8003362:	2040      	movs	r0, #64	@ 0x40
 8003364:	f001 fac8 	bl	80048f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI7_HALL_V_Pin);
 8003368:	2080      	movs	r0, #128	@ 0x80
 800336a:	f001 fac5 	bl	80048f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI8_HALL_W_Pin);
 800336e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003372:	f001 fac1 	bl	80048f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI9_FAULT_Pin);
 8003376:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800337a:	f001 fabd 	bl	80048f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800337e:	bf00      	nop
 8003380:	bd80      	pop	{r7, pc}
	...

08003384 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	int x = hallCC*10;
 800338a:	4b26      	ldr	r3, [pc, #152]	@ (8003424 <TIM2_IRQHandler+0xa0>)
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	4613      	mov	r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	4413      	add	r3, r2
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	607b      	str	r3, [r7, #4]
	float rev = x/24;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a23      	ldr	r2, [pc, #140]	@ (8003428 <TIM2_IRQHandler+0xa4>)
 800339c:	fb82 1203 	smull	r1, r2, r2, r3
 80033a0:	1092      	asrs	r2, r2, #2
 80033a2:	17db      	asrs	r3, r3, #31
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	ee07 3a90 	vmov	s15, r3
 80033aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033ae:	edc7 7a00 	vstr	s15, [r7]
	rpm = rev*60;
 80033b2:	edd7 7a00 	vldr	s15, [r7]
 80033b6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800342c <TIM2_IRQHandler+0xa8>
 80033ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033be:	4b1c      	ldr	r3, [pc, #112]	@ (8003430 <TIM2_IRQHandler+0xac>)
 80033c0:	edc3 7a00 	vstr	s15, [r3]
	hallCC = 0;
 80033c4:	4b17      	ldr	r3, [pc, #92]	@ (8003424 <TIM2_IRQHandler+0xa0>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]
	ADC_VAL[3] = rpm_tokmh(rpm);
 80033ca:	4b19      	ldr	r3, [pc, #100]	@ (8003430 <TIM2_IRQHandler+0xac>)
 80033cc:	edd3 7a00 	vldr	s15, [r3]
 80033d0:	eeb0 0a67 	vmov.f32	s0, s15
 80033d4:	f7fe f8f6 	bl	80015c4 <rpm_tokmh>
 80033d8:	eef0 7a40 	vmov.f32	s15, s0
 80033dc:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <TIM2_IRQHandler+0xb0>)
 80033de:	edc3 7a03 	vstr	s15, [r3, #12]
	//HAL_GPIO_TogglePin(PB1_LED_RED_GPIO_Port,PB1_LED_RED_Pin);
	if(timcc >= 10){
 80033e2:	4b15      	ldr	r3, [pc, #84]	@ (8003438 <TIM2_IRQHandler+0xb4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b09      	cmp	r3, #9
 80033e8:	dd03      	ble.n	80033f2 <TIM2_IRQHandler+0x6e>
		timcc = 0;
 80033ea:	4b13      	ldr	r3, [pc, #76]	@ (8003438 <TIM2_IRQHandler+0xb4>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	e004      	b.n	80033fc <TIM2_IRQHandler+0x78>
	}else{
		timcc++;
 80033f2:	4b11      	ldr	r3, [pc, #68]	@ (8003438 <TIM2_IRQHandler+0xb4>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	3301      	adds	r3, #1
 80033f8:	4a0f      	ldr	r2, [pc, #60]	@ (8003438 <TIM2_IRQHandler+0xb4>)
 80033fa:	6013      	str	r3, [r2, #0]
	}
	 // Increment counter only if in SWFAULT state
	if (STATE == SWFAULT) {
 80033fc:	4b0f      	ldr	r3, [pc, #60]	@ (800343c <TIM2_IRQHandler+0xb8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2b03      	cmp	r3, #3
 8003402:	d105      	bne.n	8003410 <TIM2_IRQHandler+0x8c>
		swfault_time_counter++;
 8003404:	4b0e      	ldr	r3, [pc, #56]	@ (8003440 <TIM2_IRQHandler+0xbc>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	3301      	adds	r3, #1
 800340a:	4a0d      	ldr	r2, [pc, #52]	@ (8003440 <TIM2_IRQHandler+0xbc>)
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	e002      	b.n	8003416 <TIM2_IRQHandler+0x92>
	} else {
		// Reset the counter if leaving SWFAULT state
        swfault_time_counter = 0;
 8003410:	4b0b      	ldr	r3, [pc, #44]	@ (8003440 <TIM2_IRQHandler+0xbc>)
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
	}

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003416:	480b      	ldr	r0, [pc, #44]	@ (8003444 <TIM2_IRQHandler+0xc0>)
 8003418:	f004 f860 	bl	80074dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000550 	.word	0x20000550
 8003428:	2aaaaaab 	.word	0x2aaaaaab
 800342c:	42700000 	.word	0x42700000
 8003430:	20000554 	.word	0x20000554
 8003434:	2000055c 	.word	0x2000055c
 8003438:	20000598 	.word	0x20000598
 800343c:	20000010 	.word	0x20000010
 8003440:	20000574 	.word	0x20000574
 8003444:	20000474 	.word	0x20000474

08003448 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800344c:	4802      	ldr	r0, [pc, #8]	@ (8003458 <USART2_IRQHandler+0x10>)
 800344e:	f004 ff3f 	bl	80082d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003452:	bf00      	nop
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	20000504 	.word	0x20000504

0800345c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003460:	4802      	ldr	r0, [pc, #8]	@ (800346c <OTG_FS_IRQHandler+0x10>)
 8003462:	f002 f842 	bl	80054ea <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20001a84 	.word	0x20001a84

08003470 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  return 1;
 8003474:	2301      	movs	r3, #1
}
 8003476:	4618      	mov	r0, r3
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <_kill>:

int _kill(int pid, int sig)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800348a:	f00a fba1 	bl	800dbd0 <__errno>
 800348e:	4603      	mov	r3, r0
 8003490:	2216      	movs	r2, #22
 8003492:	601a      	str	r2, [r3, #0]
  return -1;
 8003494:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <_exit>:

void _exit (int status)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80034a8:	f04f 31ff 	mov.w	r1, #4294967295
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7ff ffe7 	bl	8003480 <_kill>
  while (1) {}    /* Make sure we hang here */
 80034b2:	bf00      	nop
 80034b4:	e7fd      	b.n	80034b2 <_exit+0x12>

080034b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b086      	sub	sp, #24
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	60f8      	str	r0, [r7, #12]
 80034be:	60b9      	str	r1, [r7, #8]
 80034c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	e00a      	b.n	80034de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034c8:	f3af 8000 	nop.w
 80034cc:	4601      	mov	r1, r0
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	60ba      	str	r2, [r7, #8]
 80034d4:	b2ca      	uxtb	r2, r1
 80034d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	3301      	adds	r3, #1
 80034dc:	617b      	str	r3, [r7, #20]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	dbf0      	blt.n	80034c8 <_read+0x12>
  }

  return len;
 80034e6:	687b      	ldr	r3, [r7, #4]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3718      	adds	r7, #24
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	e009      	b.n	8003516 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	60ba      	str	r2, [r7, #8]
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	3301      	adds	r3, #1
 8003514:	617b      	str	r3, [r7, #20]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	429a      	cmp	r2, r3
 800351c:	dbf1      	blt.n	8003502 <_write+0x12>
  }
  return len;
 800351e:	687b      	ldr	r3, [r7, #4]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <_close>:

int _close(int file)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003530:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003534:	4618      	mov	r0, r3
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003550:	605a      	str	r2, [r3, #4]
  return 0;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <_isatty>:

int _isatty(int file)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003568:	2301      	movs	r3, #1
}
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003576:	b480      	push	{r7}
 8003578:	b085      	sub	sp, #20
 800357a:	af00      	add	r7, sp, #0
 800357c:	60f8      	str	r0, [r7, #12]
 800357e:	60b9      	str	r1, [r7, #8]
 8003580:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3714      	adds	r7, #20
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003598:	4a14      	ldr	r2, [pc, #80]	@ (80035ec <_sbrk+0x5c>)
 800359a:	4b15      	ldr	r3, [pc, #84]	@ (80035f0 <_sbrk+0x60>)
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035a4:	4b13      	ldr	r3, [pc, #76]	@ (80035f4 <_sbrk+0x64>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d102      	bne.n	80035b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035ac:	4b11      	ldr	r3, [pc, #68]	@ (80035f4 <_sbrk+0x64>)
 80035ae:	4a12      	ldr	r2, [pc, #72]	@ (80035f8 <_sbrk+0x68>)
 80035b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035b2:	4b10      	ldr	r3, [pc, #64]	@ (80035f4 <_sbrk+0x64>)
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4413      	add	r3, r2
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d207      	bcs.n	80035d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035c0:	f00a fb06 	bl	800dbd0 <__errno>
 80035c4:	4603      	mov	r3, r0
 80035c6:	220c      	movs	r2, #12
 80035c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035ca:	f04f 33ff 	mov.w	r3, #4294967295
 80035ce:	e009      	b.n	80035e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035d0:	4b08      	ldr	r3, [pc, #32]	@ (80035f4 <_sbrk+0x64>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035d6:	4b07      	ldr	r3, [pc, #28]	@ (80035f4 <_sbrk+0x64>)
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4413      	add	r3, r2
 80035de:	4a05      	ldr	r2, [pc, #20]	@ (80035f4 <_sbrk+0x64>)
 80035e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035e2:	68fb      	ldr	r3, [r7, #12]
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3718      	adds	r7, #24
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20020000 	.word	0x20020000
 80035f0:	00000400 	.word	0x00000400
 80035f4:	2000059c 	.word	0x2000059c
 80035f8:	200022d8 	.word	0x200022d8

080035fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003600:	4b06      	ldr	r3, [pc, #24]	@ (800361c <SystemInit+0x20>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	4a05      	ldr	r2, [pc, #20]	@ (800361c <SystemInit+0x20>)
 8003608:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800360c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003610:	bf00      	nop
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	e000ed00 	.word	0xe000ed00

08003620 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003620:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003658 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003624:	f7ff ffea 	bl	80035fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003628:	480c      	ldr	r0, [pc, #48]	@ (800365c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800362a:	490d      	ldr	r1, [pc, #52]	@ (8003660 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800362c:	4a0d      	ldr	r2, [pc, #52]	@ (8003664 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800362e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003630:	e002      	b.n	8003638 <LoopCopyDataInit>

08003632 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003632:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003634:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003636:	3304      	adds	r3, #4

08003638 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003638:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800363a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800363c:	d3f9      	bcc.n	8003632 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800363e:	4a0a      	ldr	r2, [pc, #40]	@ (8003668 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003640:	4c0a      	ldr	r4, [pc, #40]	@ (800366c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003642:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003644:	e001      	b.n	800364a <LoopFillZerobss>

08003646 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003646:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003648:	3204      	adds	r2, #4

0800364a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800364a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800364c:	d3fb      	bcc.n	8003646 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800364e:	f00a fac5 	bl	800dbdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003652:	f7fe fadf 	bl	8001c14 <main>
  bx  lr    
 8003656:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003658:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800365c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003660:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 8003664:	080105b8 	.word	0x080105b8
  ldr r2, =_sbss
 8003668:	200002dc 	.word	0x200002dc
  ldr r4, =_ebss
 800366c:	200022d4 	.word	0x200022d4

08003670 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003670:	e7fe      	b.n	8003670 <CAN1_RX0_IRQHandler>
	...

08003674 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003678:	4b0e      	ldr	r3, [pc, #56]	@ (80036b4 <HAL_Init+0x40>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a0d      	ldr	r2, [pc, #52]	@ (80036b4 <HAL_Init+0x40>)
 800367e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003682:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003684:	4b0b      	ldr	r3, [pc, #44]	@ (80036b4 <HAL_Init+0x40>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a0a      	ldr	r2, [pc, #40]	@ (80036b4 <HAL_Init+0x40>)
 800368a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800368e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003690:	4b08      	ldr	r3, [pc, #32]	@ (80036b4 <HAL_Init+0x40>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a07      	ldr	r2, [pc, #28]	@ (80036b4 <HAL_Init+0x40>)
 8003696:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800369a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800369c:	2003      	movs	r0, #3
 800369e:	f000 fe87 	bl	80043b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036a2:	200f      	movs	r0, #15
 80036a4:	f000 f808 	bl	80036b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036a8:	f7ff fbc8 	bl	8002e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	40023c00 	.word	0x40023c00

080036b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036c0:	4b12      	ldr	r3, [pc, #72]	@ (800370c <HAL_InitTick+0x54>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	4b12      	ldr	r3, [pc, #72]	@ (8003710 <HAL_InitTick+0x58>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	4619      	mov	r1, r3
 80036ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80036d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 fe9f 	bl	800441a <HAL_SYSTICK_Config>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e00e      	b.n	8003704 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b0f      	cmp	r3, #15
 80036ea:	d80a      	bhi.n	8003702 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036ec:	2200      	movs	r2, #0
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	f04f 30ff 	mov.w	r0, #4294967295
 80036f4:	f000 fe67 	bl	80043c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036f8:	4a06      	ldr	r2, [pc, #24]	@ (8003714 <HAL_InitTick+0x5c>)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036fe:	2300      	movs	r3, #0
 8003700:	e000      	b.n	8003704 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	20000018 	.word	0x20000018
 8003710:	20000020 	.word	0x20000020
 8003714:	2000001c 	.word	0x2000001c

08003718 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800371c:	4b06      	ldr	r3, [pc, #24]	@ (8003738 <HAL_IncTick+0x20>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	461a      	mov	r2, r3
 8003722:	4b06      	ldr	r3, [pc, #24]	@ (800373c <HAL_IncTick+0x24>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4413      	add	r3, r2
 8003728:	4a04      	ldr	r2, [pc, #16]	@ (800373c <HAL_IncTick+0x24>)
 800372a:	6013      	str	r3, [r2, #0]
}
 800372c:	bf00      	nop
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	20000020 	.word	0x20000020
 800373c:	200005a0 	.word	0x200005a0

08003740 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  return uwTick;
 8003744:	4b03      	ldr	r3, [pc, #12]	@ (8003754 <HAL_GetTick+0x14>)
 8003746:	681b      	ldr	r3, [r3, #0]
}
 8003748:	4618      	mov	r0, r3
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	200005a0 	.word	0x200005a0

08003758 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003760:	f7ff ffee 	bl	8003740 <HAL_GetTick>
 8003764:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003770:	d005      	beq.n	800377e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003772:	4b0a      	ldr	r3, [pc, #40]	@ (800379c <HAL_Delay+0x44>)
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4413      	add	r3, r2
 800377c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800377e:	bf00      	nop
 8003780:	f7ff ffde 	bl	8003740 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	429a      	cmp	r2, r3
 800378e:	d8f7      	bhi.n	8003780 <HAL_Delay+0x28>
  {
  }
}
 8003790:	bf00      	nop
 8003792:	bf00      	nop
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	20000020 	.word	0x20000020

080037a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e033      	b.n	800381e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7ff fb64 	bl	8002e8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d6:	f003 0310 	and.w	r3, r3, #16
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d118      	bne.n	8003810 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80037e6:	f023 0302 	bic.w	r3, r3, #2
 80037ea:	f043 0202 	orr.w	r2, r3, #2
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 fc06 	bl	8004004 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003802:	f023 0303 	bic.w	r3, r3, #3
 8003806:	f043 0201 	orr.w	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	641a      	str	r2, [r3, #64]	@ 0x40
 800380e:	e001      	b.n	8003814 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800381c:	7bfb      	ldrb	r3, [r7, #15]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_ADC_Start+0x1a>
 800383e:	2302      	movs	r3, #2
 8003840:	e0b2      	b.n	80039a8 <HAL_ADC_Start+0x180>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b01      	cmp	r3, #1
 8003856:	d018      	beq.n	800388a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003868:	4b52      	ldr	r3, [pc, #328]	@ (80039b4 <HAL_ADC_Start+0x18c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a52      	ldr	r2, [pc, #328]	@ (80039b8 <HAL_ADC_Start+0x190>)
 800386e:	fba2 2303 	umull	r2, r3, r2, r3
 8003872:	0c9a      	lsrs	r2, r3, #18
 8003874:	4613      	mov	r3, r2
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	4413      	add	r3, r2
 800387a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800387c:	e002      	b.n	8003884 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	3b01      	subs	r3, #1
 8003882:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1f9      	bne.n	800387e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b01      	cmp	r3, #1
 8003896:	d17a      	bne.n	800398e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80038a0:	f023 0301 	bic.w	r3, r3, #1
 80038a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d007      	beq.n	80038ca <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80038c2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038d6:	d106      	bne.n	80038e6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038dc:	f023 0206 	bic.w	r2, r3, #6
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	645a      	str	r2, [r3, #68]	@ 0x44
 80038e4:	e002      	b.n	80038ec <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038f4:	4b31      	ldr	r3, [pc, #196]	@ (80039bc <HAL_ADC_Start+0x194>)
 80038f6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003900:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 031f 	and.w	r3, r3, #31
 800390a:	2b00      	cmp	r3, #0
 800390c:	d12a      	bne.n	8003964 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a2b      	ldr	r2, [pc, #172]	@ (80039c0 <HAL_ADC_Start+0x198>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d015      	beq.n	8003944 <HAL_ADC_Start+0x11c>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a29      	ldr	r2, [pc, #164]	@ (80039c4 <HAL_ADC_Start+0x19c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d105      	bne.n	800392e <HAL_ADC_Start+0x106>
 8003922:	4b26      	ldr	r3, [pc, #152]	@ (80039bc <HAL_ADC_Start+0x194>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 031f 	and.w	r3, r3, #31
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a25      	ldr	r2, [pc, #148]	@ (80039c8 <HAL_ADC_Start+0x1a0>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d136      	bne.n	80039a6 <HAL_ADC_Start+0x17e>
 8003938:	4b20      	ldr	r3, [pc, #128]	@ (80039bc <HAL_ADC_Start+0x194>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0310 	and.w	r3, r3, #16
 8003940:	2b00      	cmp	r3, #0
 8003942:	d130      	bne.n	80039a6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d129      	bne.n	80039a6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689a      	ldr	r2, [r3, #8]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003960:	609a      	str	r2, [r3, #8]
 8003962:	e020      	b.n	80039a6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a15      	ldr	r2, [pc, #84]	@ (80039c0 <HAL_ADC_Start+0x198>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d11b      	bne.n	80039a6 <HAL_ADC_Start+0x17e>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d114      	bne.n	80039a6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689a      	ldr	r2, [r3, #8]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800398a:	609a      	str	r2, [r3, #8]
 800398c:	e00b      	b.n	80039a6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003992:	f043 0210 	orr.w	r2, r3, #16
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399e:	f043 0201 	orr.w	r2, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	20000018 	.word	0x20000018
 80039b8:	431bde83 	.word	0x431bde83
 80039bc:	40012300 	.word	0x40012300
 80039c0:	40012000 	.word	0x40012000
 80039c4:	40012100 	.word	0x40012100
 80039c8:	40012200 	.word	0x40012200

080039cc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_ADC_Stop+0x16>
 80039de:	2302      	movs	r3, #2
 80039e0:	e021      	b.n	8003a26 <HAL_ADC_Stop+0x5a>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 0201 	bic.w	r2, r2, #1
 80039f8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d109      	bne.n	8003a1c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a10:	f023 0301 	bic.w	r3, r3, #1
 8003a14:	f043 0201 	orr.w	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr

08003a32 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b084      	sub	sp, #16
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
 8003a3a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a4e:	d113      	bne.n	8003a78 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a5e:	d10b      	bne.n	8003a78 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a64:	f043 0220 	orr.w	r2, r3, #32
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e063      	b.n	8003b40 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a78:	f7ff fe62 	bl	8003740 <HAL_GetTick>
 8003a7c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a7e:	e021      	b.n	8003ac4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a86:	d01d      	beq.n	8003ac4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d007      	beq.n	8003a9e <HAL_ADC_PollForConversion+0x6c>
 8003a8e:	f7ff fe57 	bl	8003740 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d212      	bcs.n	8003ac4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d00b      	beq.n	8003ac4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	f043 0204 	orr.w	r2, r3, #4
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e03d      	b.n	8003b40 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d1d6      	bne.n	8003a80 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f06f 0212 	mvn.w	r2, #18
 8003ada:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d123      	bne.n	8003b3e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d11f      	bne.n	8003b3e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b04:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d006      	beq.n	8003b1a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d111      	bne.n	8003b3e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d105      	bne.n	8003b3e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	2300      	movs	r3, #0
 8003b56:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	f003 0320 	and.w	r3, r3, #32
 8003b76:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d049      	beq.n	8003c12 <HAL_ADC_IRQHandler+0xca>
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d046      	beq.n	8003c12 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b88:	f003 0310 	and.w	r3, r3, #16
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d105      	bne.n	8003b9c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b94:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d12b      	bne.n	8003c02 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d127      	bne.n	8003c02 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d006      	beq.n	8003bce <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d119      	bne.n	8003c02 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0220 	bic.w	r2, r2, #32
 8003bdc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d105      	bne.n	8003c02 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	f043 0201 	orr.w	r2, r3, #1
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f8bd 	bl	8003d82 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f06f 0212 	mvn.w	r2, #18
 8003c10:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c20:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d057      	beq.n	8003cd8 <HAL_ADC_IRQHandler+0x190>
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d054      	beq.n	8003cd8 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d105      	bne.n	8003c46 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d139      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d006      	beq.n	8003c70 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d12b      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d124      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d11d      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d119      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ca2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc0:	f043 0201 	orr.w	r2, r3, #1
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fa97 	bl	80041fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f06f 020c 	mvn.w	r2, #12
 8003cd6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce6:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d017      	beq.n	8003d1e <HAL_ADC_IRQHandler+0x1d6>
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d014      	beq.n	8003d1e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d10d      	bne.n	8003d1e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f841 	bl	8003d96 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f06f 0201 	mvn.w	r2, #1
 8003d1c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f003 0320 	and.w	r3, r3, #32
 8003d24:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d2c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d015      	beq.n	8003d60 <HAL_ADC_IRQHandler+0x218>
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d012      	beq.n	8003d60 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3e:	f043 0202 	orr.w	r2, r3, #2
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f06f 0220 	mvn.w	r2, #32
 8003d4e:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f82a 	bl	8003daa <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f06f 0220 	mvn.w	r2, #32
 8003d5e:	601a      	str	r2, [r3, #0]
  }
}
 8003d60:	bf00      	nop
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b083      	sub	sp, #12
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr

08003d96 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b083      	sub	sp, #12
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003d9e:	bf00      	nop
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr

08003daa <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003daa:	b480      	push	{r7}
 8003dac:	b083      	sub	sp, #12
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d101      	bne.n	8003ddc <HAL_ADC_ConfigChannel+0x1c>
 8003dd8:	2302      	movs	r3, #2
 8003dda:	e105      	b.n	8003fe8 <HAL_ADC_ConfigChannel+0x228>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2b09      	cmp	r3, #9
 8003dea:	d925      	bls.n	8003e38 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68d9      	ldr	r1, [r3, #12]
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	461a      	mov	r2, r3
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	4413      	add	r3, r2
 8003e00:	3b1e      	subs	r3, #30
 8003e02:	2207      	movs	r2, #7
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43da      	mvns	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	400a      	ands	r2, r1
 8003e10:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68d9      	ldr	r1, [r3, #12]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	4618      	mov	r0, r3
 8003e24:	4603      	mov	r3, r0
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	4403      	add	r3, r0
 8003e2a:	3b1e      	subs	r3, #30
 8003e2c:	409a      	lsls	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	60da      	str	r2, [r3, #12]
 8003e36:	e022      	b.n	8003e7e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6919      	ldr	r1, [r3, #16]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	461a      	mov	r2, r3
 8003e46:	4613      	mov	r3, r2
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	4413      	add	r3, r2
 8003e4c:	2207      	movs	r2, #7
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43da      	mvns	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	400a      	ands	r2, r1
 8003e5a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6919      	ldr	r1, [r3, #16]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	689a      	ldr	r2, [r3, #8]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	4603      	mov	r3, r0
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	4403      	add	r3, r0
 8003e74:	409a      	lsls	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2b06      	cmp	r3, #6
 8003e84:	d824      	bhi.n	8003ed0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	3b05      	subs	r3, #5
 8003e98:	221f      	movs	r2, #31
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43da      	mvns	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	400a      	ands	r2, r1
 8003ea6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	3b05      	subs	r3, #5
 8003ec2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ece:	e04c      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2b0c      	cmp	r3, #12
 8003ed6:	d824      	bhi.n	8003f22 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	4413      	add	r3, r2
 8003ee8:	3b23      	subs	r3, #35	@ 0x23
 8003eea:	221f      	movs	r2, #31
 8003eec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef0:	43da      	mvns	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	400a      	ands	r2, r1
 8003ef8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	4618      	mov	r0, r3
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4413      	add	r3, r2
 8003f12:	3b23      	subs	r3, #35	@ 0x23
 8003f14:	fa00 f203 	lsl.w	r2, r0, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f20:	e023      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	3b41      	subs	r3, #65	@ 0x41
 8003f34:	221f      	movs	r2, #31
 8003f36:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3a:	43da      	mvns	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	400a      	ands	r2, r1
 8003f42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	4618      	mov	r0, r3
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	4613      	mov	r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	4413      	add	r3, r2
 8003f5c:	3b41      	subs	r3, #65	@ 0x41
 8003f5e:	fa00 f203 	lsl.w	r2, r0, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f6a:	4b22      	ldr	r3, [pc, #136]	@ (8003ff4 <HAL_ADC_ConfigChannel+0x234>)
 8003f6c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a21      	ldr	r2, [pc, #132]	@ (8003ff8 <HAL_ADC_ConfigChannel+0x238>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d109      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x1cc>
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b12      	cmp	r3, #18
 8003f7e:	d105      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a19      	ldr	r2, [pc, #100]	@ (8003ff8 <HAL_ADC_ConfigChannel+0x238>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d123      	bne.n	8003fde <HAL_ADC_ConfigChannel+0x21e>
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b10      	cmp	r3, #16
 8003f9c:	d003      	beq.n	8003fa6 <HAL_ADC_ConfigChannel+0x1e6>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2b11      	cmp	r3, #17
 8003fa4:	d11b      	bne.n	8003fde <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b10      	cmp	r3, #16
 8003fb8:	d111      	bne.n	8003fde <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fba:	4b10      	ldr	r3, [pc, #64]	@ (8003ffc <HAL_ADC_ConfigChannel+0x23c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a10      	ldr	r2, [pc, #64]	@ (8004000 <HAL_ADC_ConfigChannel+0x240>)
 8003fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc4:	0c9a      	lsrs	r2, r3, #18
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4413      	add	r3, r2
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003fd0:	e002      	b.n	8003fd8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1f9      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3714      	adds	r7, #20
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr
 8003ff4:	40012300 	.word	0x40012300
 8003ff8:	40012000 	.word	0x40012000
 8003ffc:	20000018 	.word	0x20000018
 8004000:	431bde83 	.word	0x431bde83

08004004 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800400c:	4b79      	ldr	r3, [pc, #484]	@ (80041f4 <ADC_Init+0x1f0>)
 800400e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	431a      	orrs	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004038:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6859      	ldr	r1, [r3, #4]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	021a      	lsls	r2, r3, #8
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	685a      	ldr	r2, [r3, #4]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800405c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6859      	ldr	r1, [r3, #4]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	430a      	orrs	r2, r1
 800406e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	689a      	ldr	r2, [r3, #8]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800407e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6899      	ldr	r1, [r3, #8]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68da      	ldr	r2, [r3, #12]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004096:	4a58      	ldr	r2, [pc, #352]	@ (80041f8 <ADC_Init+0x1f4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d022      	beq.n	80040e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80040aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6899      	ldr	r1, [r3, #8]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80040cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6899      	ldr	r1, [r3, #8]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	609a      	str	r2, [r3, #8]
 80040e0:	e00f      	b.n	8004102 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80040f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004100:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689a      	ldr	r2, [r3, #8]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0202 	bic.w	r2, r2, #2
 8004110:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6899      	ldr	r1, [r3, #8]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	7e1b      	ldrb	r3, [r3, #24]
 800411c:	005a      	lsls	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 3020 	ldrb.w	r3, [r3, #32]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d01b      	beq.n	8004168 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685a      	ldr	r2, [r3, #4]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800413e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800414e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6859      	ldr	r1, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415a:	3b01      	subs	r3, #1
 800415c:	035a      	lsls	r2, r3, #13
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	605a      	str	r2, [r3, #4]
 8004166:	e007      	b.n	8004178 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004176:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004186:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	3b01      	subs	r3, #1
 8004194:	051a      	lsls	r2, r3, #20
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	430a      	orrs	r2, r1
 800419c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80041ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6899      	ldr	r1, [r3, #8]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80041ba:	025a      	lsls	r2, r3, #9
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689a      	ldr	r2, [r3, #8]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	6899      	ldr	r1, [r3, #8]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	029a      	lsls	r2, r3, #10
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	609a      	str	r2, [r3, #8]
}
 80041e8:	bf00      	nop
 80041ea:	3714      	adds	r7, #20
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	40012300 	.word	0x40012300
 80041f8:	0f000001 	.word	0x0f000001

080041fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004220:	4b0c      	ldr	r3, [pc, #48]	@ (8004254 <__NVIC_SetPriorityGrouping+0x44>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800422c:	4013      	ands	r3, r2
 800422e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800423c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004242:	4a04      	ldr	r2, [pc, #16]	@ (8004254 <__NVIC_SetPriorityGrouping+0x44>)
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	60d3      	str	r3, [r2, #12]
}
 8004248:	bf00      	nop
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	e000ed00 	.word	0xe000ed00

08004258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800425c:	4b04      	ldr	r3, [pc, #16]	@ (8004270 <__NVIC_GetPriorityGrouping+0x18>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	0a1b      	lsrs	r3, r3, #8
 8004262:	f003 0307 	and.w	r3, r3, #7
}
 8004266:	4618      	mov	r0, r3
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	e000ed00 	.word	0xe000ed00

08004274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800427e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004282:	2b00      	cmp	r3, #0
 8004284:	db0b      	blt.n	800429e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	f003 021f 	and.w	r2, r3, #31
 800428c:	4907      	ldr	r1, [pc, #28]	@ (80042ac <__NVIC_EnableIRQ+0x38>)
 800428e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004292:	095b      	lsrs	r3, r3, #5
 8004294:	2001      	movs	r0, #1
 8004296:	fa00 f202 	lsl.w	r2, r0, r2
 800429a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	e000e100 	.word	0xe000e100

080042b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	4603      	mov	r3, r0
 80042b8:	6039      	str	r1, [r7, #0]
 80042ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	db0a      	blt.n	80042da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	b2da      	uxtb	r2, r3
 80042c8:	490c      	ldr	r1, [pc, #48]	@ (80042fc <__NVIC_SetPriority+0x4c>)
 80042ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ce:	0112      	lsls	r2, r2, #4
 80042d0:	b2d2      	uxtb	r2, r2
 80042d2:	440b      	add	r3, r1
 80042d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042d8:	e00a      	b.n	80042f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	4908      	ldr	r1, [pc, #32]	@ (8004300 <__NVIC_SetPriority+0x50>)
 80042e0:	79fb      	ldrb	r3, [r7, #7]
 80042e2:	f003 030f 	and.w	r3, r3, #15
 80042e6:	3b04      	subs	r3, #4
 80042e8:	0112      	lsls	r2, r2, #4
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	440b      	add	r3, r1
 80042ee:	761a      	strb	r2, [r3, #24]
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	e000e100 	.word	0xe000e100
 8004300:	e000ed00 	.word	0xe000ed00

08004304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004304:	b480      	push	{r7}
 8004306:	b089      	sub	sp, #36	@ 0x24
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f1c3 0307 	rsb	r3, r3, #7
 800431e:	2b04      	cmp	r3, #4
 8004320:	bf28      	it	cs
 8004322:	2304      	movcs	r3, #4
 8004324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	3304      	adds	r3, #4
 800432a:	2b06      	cmp	r3, #6
 800432c:	d902      	bls.n	8004334 <NVIC_EncodePriority+0x30>
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	3b03      	subs	r3, #3
 8004332:	e000      	b.n	8004336 <NVIC_EncodePriority+0x32>
 8004334:	2300      	movs	r3, #0
 8004336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004338:	f04f 32ff 	mov.w	r2, #4294967295
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	fa02 f303 	lsl.w	r3, r2, r3
 8004342:	43da      	mvns	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	401a      	ands	r2, r3
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800434c:	f04f 31ff 	mov.w	r1, #4294967295
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	fa01 f303 	lsl.w	r3, r1, r3
 8004356:	43d9      	mvns	r1, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800435c:	4313      	orrs	r3, r2
         );
}
 800435e:	4618      	mov	r0, r3
 8004360:	3724      	adds	r7, #36	@ 0x24
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
	...

0800436c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3b01      	subs	r3, #1
 8004378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800437c:	d301      	bcc.n	8004382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800437e:	2301      	movs	r3, #1
 8004380:	e00f      	b.n	80043a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004382:	4a0a      	ldr	r2, [pc, #40]	@ (80043ac <SysTick_Config+0x40>)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3b01      	subs	r3, #1
 8004388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800438a:	210f      	movs	r1, #15
 800438c:	f04f 30ff 	mov.w	r0, #4294967295
 8004390:	f7ff ff8e 	bl	80042b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004394:	4b05      	ldr	r3, [pc, #20]	@ (80043ac <SysTick_Config+0x40>)
 8004396:	2200      	movs	r2, #0
 8004398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800439a:	4b04      	ldr	r3, [pc, #16]	@ (80043ac <SysTick_Config+0x40>)
 800439c:	2207      	movs	r2, #7
 800439e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3708      	adds	r7, #8
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	e000e010 	.word	0xe000e010

080043b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f7ff ff29 	bl	8004210 <__NVIC_SetPriorityGrouping>
}
 80043be:	bf00      	nop
 80043c0:	3708      	adds	r7, #8
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b086      	sub	sp, #24
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	4603      	mov	r3, r0
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
 80043d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043d8:	f7ff ff3e 	bl	8004258 <__NVIC_GetPriorityGrouping>
 80043dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	68b9      	ldr	r1, [r7, #8]
 80043e2:	6978      	ldr	r0, [r7, #20]
 80043e4:	f7ff ff8e 	bl	8004304 <NVIC_EncodePriority>
 80043e8:	4602      	mov	r2, r0
 80043ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043ee:	4611      	mov	r1, r2
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff ff5d 	bl	80042b0 <__NVIC_SetPriority>
}
 80043f6:	bf00      	nop
 80043f8:	3718      	adds	r7, #24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}

080043fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043fe:	b580      	push	{r7, lr}
 8004400:	b082      	sub	sp, #8
 8004402:	af00      	add	r7, sp, #0
 8004404:	4603      	mov	r3, r0
 8004406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800440c:	4618      	mov	r0, r3
 800440e:	f7ff ff31 	bl	8004274 <__NVIC_EnableIRQ>
}
 8004412:	bf00      	nop
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b082      	sub	sp, #8
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7ff ffa2 	bl	800436c <SysTick_Config>
 8004428:	4603      	mov	r3, r0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b084      	sub	sp, #16
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004440:	f7ff f97e 	bl	8003740 <HAL_GetTick>
 8004444:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d008      	beq.n	8004464 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2280      	movs	r2, #128	@ 0x80
 8004456:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e052      	b.n	800450a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0216 	bic.w	r2, r2, #22
 8004472:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	695a      	ldr	r2, [r3, #20]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004482:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004488:	2b00      	cmp	r3, #0
 800448a:	d103      	bne.n	8004494 <HAL_DMA_Abort+0x62>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004490:	2b00      	cmp	r3, #0
 8004492:	d007      	beq.n	80044a4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0208 	bic.w	r2, r2, #8
 80044a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0201 	bic.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044b4:	e013      	b.n	80044de <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044b6:	f7ff f943 	bl	8003740 <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	2b05      	cmp	r3, #5
 80044c2:	d90c      	bls.n	80044de <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2203      	movs	r2, #3
 80044ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e015      	b.n	800450a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e4      	bne.n	80044b6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f0:	223f      	movs	r2, #63	@ 0x3f
 80044f2:	409a      	lsls	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3710      	adds	r7, #16
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d004      	beq.n	8004530 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2280      	movs	r2, #128	@ 0x80
 800452a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e00c      	b.n	800454a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2205      	movs	r2, #5
 8004534:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0201 	bic.w	r2, r2, #1
 8004546:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004558:	b480      	push	{r7}
 800455a:	b089      	sub	sp, #36	@ 0x24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004562:	2300      	movs	r3, #0
 8004564:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004566:	2300      	movs	r3, #0
 8004568:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800456a:	2300      	movs	r3, #0
 800456c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800456e:	2300      	movs	r3, #0
 8004570:	61fb      	str	r3, [r7, #28]
 8004572:	e16b      	b.n	800484c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004574:	2201      	movs	r2, #1
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	4013      	ands	r3, r2
 8004586:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	429a      	cmp	r2, r3
 800458e:	f040 815a 	bne.w	8004846 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	2b01      	cmp	r3, #1
 800459c:	d005      	beq.n	80045aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d130      	bne.n	800460c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	005b      	lsls	r3, r3, #1
 80045b4:	2203      	movs	r2, #3
 80045b6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ba:	43db      	mvns	r3, r3
 80045bc:	69ba      	ldr	r2, [r7, #24]
 80045be:	4013      	ands	r3, r2
 80045c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68da      	ldr	r2, [r3, #12]
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	005b      	lsls	r3, r3, #1
 80045ca:	fa02 f303 	lsl.w	r3, r2, r3
 80045ce:	69ba      	ldr	r2, [r7, #24]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045e0:	2201      	movs	r2, #1
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	43db      	mvns	r3, r3
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	4013      	ands	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	091b      	lsrs	r3, r3, #4
 80045f6:	f003 0201 	and.w	r2, r3, #1
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	4313      	orrs	r3, r2
 8004604:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 0303 	and.w	r3, r3, #3
 8004614:	2b03      	cmp	r3, #3
 8004616:	d017      	beq.n	8004648 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	2203      	movs	r2, #3
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	43db      	mvns	r3, r3
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	4013      	ands	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	005b      	lsls	r3, r3, #1
 8004638:	fa02 f303 	lsl.w	r3, r2, r3
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	4313      	orrs	r3, r2
 8004640:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d123      	bne.n	800469c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	08da      	lsrs	r2, r3, #3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	3208      	adds	r2, #8
 800465c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004660:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	220f      	movs	r2, #15
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	43db      	mvns	r3, r3
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	4013      	ands	r3, r2
 8004676:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	691a      	ldr	r2, [r3, #16]
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	fa02 f303 	lsl.w	r3, r2, r3
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	4313      	orrs	r3, r2
 800468c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	08da      	lsrs	r2, r3, #3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3208      	adds	r2, #8
 8004696:	69b9      	ldr	r1, [r7, #24]
 8004698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	2203      	movs	r2, #3
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	43db      	mvns	r3, r3
 80046ae:	69ba      	ldr	r2, [r7, #24]
 80046b0:	4013      	ands	r3, r2
 80046b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f003 0203 	and.w	r2, r3, #3
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	69ba      	ldr	r2, [r7, #24]
 80046ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 80b4 	beq.w	8004846 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046de:	2300      	movs	r3, #0
 80046e0:	60fb      	str	r3, [r7, #12]
 80046e2:	4b60      	ldr	r3, [pc, #384]	@ (8004864 <HAL_GPIO_Init+0x30c>)
 80046e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e6:	4a5f      	ldr	r2, [pc, #380]	@ (8004864 <HAL_GPIO_Init+0x30c>)
 80046e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80046ee:	4b5d      	ldr	r3, [pc, #372]	@ (8004864 <HAL_GPIO_Init+0x30c>)
 80046f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046f6:	60fb      	str	r3, [r7, #12]
 80046f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046fa:	4a5b      	ldr	r2, [pc, #364]	@ (8004868 <HAL_GPIO_Init+0x310>)
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	089b      	lsrs	r3, r3, #2
 8004700:	3302      	adds	r3, #2
 8004702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004706:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	220f      	movs	r2, #15
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	43db      	mvns	r3, r3
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	4013      	ands	r3, r2
 800471c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a52      	ldr	r2, [pc, #328]	@ (800486c <HAL_GPIO_Init+0x314>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d02b      	beq.n	800477e <HAL_GPIO_Init+0x226>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a51      	ldr	r2, [pc, #324]	@ (8004870 <HAL_GPIO_Init+0x318>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d025      	beq.n	800477a <HAL_GPIO_Init+0x222>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a50      	ldr	r2, [pc, #320]	@ (8004874 <HAL_GPIO_Init+0x31c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d01f      	beq.n	8004776 <HAL_GPIO_Init+0x21e>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a4f      	ldr	r2, [pc, #316]	@ (8004878 <HAL_GPIO_Init+0x320>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d019      	beq.n	8004772 <HAL_GPIO_Init+0x21a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a4e      	ldr	r2, [pc, #312]	@ (800487c <HAL_GPIO_Init+0x324>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d013      	beq.n	800476e <HAL_GPIO_Init+0x216>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a4d      	ldr	r2, [pc, #308]	@ (8004880 <HAL_GPIO_Init+0x328>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00d      	beq.n	800476a <HAL_GPIO_Init+0x212>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a4c      	ldr	r2, [pc, #304]	@ (8004884 <HAL_GPIO_Init+0x32c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d007      	beq.n	8004766 <HAL_GPIO_Init+0x20e>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a4b      	ldr	r2, [pc, #300]	@ (8004888 <HAL_GPIO_Init+0x330>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d101      	bne.n	8004762 <HAL_GPIO_Init+0x20a>
 800475e:	2307      	movs	r3, #7
 8004760:	e00e      	b.n	8004780 <HAL_GPIO_Init+0x228>
 8004762:	2308      	movs	r3, #8
 8004764:	e00c      	b.n	8004780 <HAL_GPIO_Init+0x228>
 8004766:	2306      	movs	r3, #6
 8004768:	e00a      	b.n	8004780 <HAL_GPIO_Init+0x228>
 800476a:	2305      	movs	r3, #5
 800476c:	e008      	b.n	8004780 <HAL_GPIO_Init+0x228>
 800476e:	2304      	movs	r3, #4
 8004770:	e006      	b.n	8004780 <HAL_GPIO_Init+0x228>
 8004772:	2303      	movs	r3, #3
 8004774:	e004      	b.n	8004780 <HAL_GPIO_Init+0x228>
 8004776:	2302      	movs	r3, #2
 8004778:	e002      	b.n	8004780 <HAL_GPIO_Init+0x228>
 800477a:	2301      	movs	r3, #1
 800477c:	e000      	b.n	8004780 <HAL_GPIO_Init+0x228>
 800477e:	2300      	movs	r3, #0
 8004780:	69fa      	ldr	r2, [r7, #28]
 8004782:	f002 0203 	and.w	r2, r2, #3
 8004786:	0092      	lsls	r2, r2, #2
 8004788:	4093      	lsls	r3, r2
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	4313      	orrs	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004790:	4935      	ldr	r1, [pc, #212]	@ (8004868 <HAL_GPIO_Init+0x310>)
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	089b      	lsrs	r3, r3, #2
 8004796:	3302      	adds	r3, #2
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800479e:	4b3b      	ldr	r3, [pc, #236]	@ (800488c <HAL_GPIO_Init+0x334>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	43db      	mvns	r3, r3
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	4013      	ands	r3, r2
 80047ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	4313      	orrs	r3, r2
 80047c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047c2:	4a32      	ldr	r2, [pc, #200]	@ (800488c <HAL_GPIO_Init+0x334>)
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047c8:	4b30      	ldr	r3, [pc, #192]	@ (800488c <HAL_GPIO_Init+0x334>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	43db      	mvns	r3, r3
 80047d2:	69ba      	ldr	r2, [r7, #24]
 80047d4:	4013      	ands	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d003      	beq.n	80047ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047ec:	4a27      	ldr	r2, [pc, #156]	@ (800488c <HAL_GPIO_Init+0x334>)
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047f2:	4b26      	ldr	r3, [pc, #152]	@ (800488c <HAL_GPIO_Init+0x334>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	43db      	mvns	r3, r3
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	4013      	ands	r3, r2
 8004800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	4313      	orrs	r3, r2
 8004814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004816:	4a1d      	ldr	r2, [pc, #116]	@ (800488c <HAL_GPIO_Init+0x334>)
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800481c:	4b1b      	ldr	r3, [pc, #108]	@ (800488c <HAL_GPIO_Init+0x334>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	43db      	mvns	r3, r3
 8004826:	69ba      	ldr	r2, [r7, #24]
 8004828:	4013      	ands	r3, r2
 800482a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d003      	beq.n	8004840 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004838:	69ba      	ldr	r2, [r7, #24]
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	4313      	orrs	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004840:	4a12      	ldr	r2, [pc, #72]	@ (800488c <HAL_GPIO_Init+0x334>)
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	3301      	adds	r3, #1
 800484a:	61fb      	str	r3, [r7, #28]
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	2b0f      	cmp	r3, #15
 8004850:	f67f ae90 	bls.w	8004574 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004854:	bf00      	nop
 8004856:	bf00      	nop
 8004858:	3724      	adds	r7, #36	@ 0x24
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40023800 	.word	0x40023800
 8004868:	40013800 	.word	0x40013800
 800486c:	40020000 	.word	0x40020000
 8004870:	40020400 	.word	0x40020400
 8004874:	40020800 	.word	0x40020800
 8004878:	40020c00 	.word	0x40020c00
 800487c:	40021000 	.word	0x40021000
 8004880:	40021400 	.word	0x40021400
 8004884:	40021800 	.word	0x40021800
 8004888:	40021c00 	.word	0x40021c00
 800488c:	40013c00 	.word	0x40013c00

08004890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	460b      	mov	r3, r1
 800489a:	807b      	strh	r3, [r7, #2]
 800489c:	4613      	mov	r3, r2
 800489e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048a0:	787b      	ldrb	r3, [r7, #1]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048a6:	887a      	ldrh	r2, [r7, #2]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048ac:	e003      	b.n	80048b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048ae:	887b      	ldrh	r3, [r7, #2]
 80048b0:	041a      	lsls	r2, r3, #16
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	619a      	str	r2, [r3, #24]
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr

080048c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b085      	sub	sp, #20
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	460b      	mov	r3, r1
 80048cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80048d4:	887a      	ldrh	r2, [r7, #2]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4013      	ands	r3, r2
 80048da:	041a      	lsls	r2, r3, #16
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	43d9      	mvns	r1, r3
 80048e0:	887b      	ldrh	r3, [r7, #2]
 80048e2:	400b      	ands	r3, r1
 80048e4:	431a      	orrs	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	619a      	str	r2, [r3, #24]
}
 80048ea:	bf00      	nop
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
	...

080048f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	4603      	mov	r3, r0
 8004900:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004902:	4b08      	ldr	r3, [pc, #32]	@ (8004924 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004904:	695a      	ldr	r2, [r3, #20]
 8004906:	88fb      	ldrh	r3, [r7, #6]
 8004908:	4013      	ands	r3, r2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d006      	beq.n	800491c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800490e:	4a05      	ldr	r2, [pc, #20]	@ (8004924 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004910:	88fb      	ldrh	r3, [r7, #6]
 8004912:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004914:	88fb      	ldrh	r3, [r7, #6]
 8004916:	4618      	mov	r0, r3
 8004918:	f7fd fe5e 	bl	80025d8 <HAL_GPIO_EXTI_Callback>
  }
}
 800491c:	bf00      	nop
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40013c00 	.word	0x40013c00

08004928 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e12b      	b.n	8004b92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7fe fb74 	bl	800303c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2224      	movs	r2, #36	@ 0x24
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0201 	bic.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800497a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800498a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800498c:	f002 fb2c 	bl	8006fe8 <HAL_RCC_GetPCLK1Freq>
 8004990:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	4a81      	ldr	r2, [pc, #516]	@ (8004b9c <HAL_I2C_Init+0x274>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d807      	bhi.n	80049ac <HAL_I2C_Init+0x84>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	4a80      	ldr	r2, [pc, #512]	@ (8004ba0 <HAL_I2C_Init+0x278>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	bf94      	ite	ls
 80049a4:	2301      	movls	r3, #1
 80049a6:	2300      	movhi	r3, #0
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	e006      	b.n	80049ba <HAL_I2C_Init+0x92>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4a7d      	ldr	r2, [pc, #500]	@ (8004ba4 <HAL_I2C_Init+0x27c>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	bf94      	ite	ls
 80049b4:	2301      	movls	r3, #1
 80049b6:	2300      	movhi	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e0e7      	b.n	8004b92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	4a78      	ldr	r2, [pc, #480]	@ (8004ba8 <HAL_I2C_Init+0x280>)
 80049c6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ca:	0c9b      	lsrs	r3, r3, #18
 80049cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	430a      	orrs	r2, r1
 80049e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	4a6a      	ldr	r2, [pc, #424]	@ (8004b9c <HAL_I2C_Init+0x274>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d802      	bhi.n	80049fc <HAL_I2C_Init+0xd4>
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	3301      	adds	r3, #1
 80049fa:	e009      	b.n	8004a10 <HAL_I2C_Init+0xe8>
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a02:	fb02 f303 	mul.w	r3, r2, r3
 8004a06:	4a69      	ldr	r2, [pc, #420]	@ (8004bac <HAL_I2C_Init+0x284>)
 8004a08:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0c:	099b      	lsrs	r3, r3, #6
 8004a0e:	3301      	adds	r3, #1
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	6812      	ldr	r2, [r2, #0]
 8004a14:	430b      	orrs	r3, r1
 8004a16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	495c      	ldr	r1, [pc, #368]	@ (8004b9c <HAL_I2C_Init+0x274>)
 8004a2c:	428b      	cmp	r3, r1
 8004a2e:	d819      	bhi.n	8004a64 <HAL_I2C_Init+0x13c>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	1e59      	subs	r1, r3, #1
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	005b      	lsls	r3, r3, #1
 8004a3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a3e:	1c59      	adds	r1, r3, #1
 8004a40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a44:	400b      	ands	r3, r1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00a      	beq.n	8004a60 <HAL_I2C_Init+0x138>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1e59      	subs	r1, r3, #1
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a58:	3301      	adds	r3, #1
 8004a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a5e:	e051      	b.n	8004b04 <HAL_I2C_Init+0x1dc>
 8004a60:	2304      	movs	r3, #4
 8004a62:	e04f      	b.n	8004b04 <HAL_I2C_Init+0x1dc>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d111      	bne.n	8004a90 <HAL_I2C_Init+0x168>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	1e58      	subs	r0, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6859      	ldr	r1, [r3, #4]
 8004a74:	460b      	mov	r3, r1
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	440b      	add	r3, r1
 8004a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a7e:	3301      	adds	r3, #1
 8004a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf0c      	ite	eq
 8004a88:	2301      	moveq	r3, #1
 8004a8a:	2300      	movne	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	e012      	b.n	8004ab6 <HAL_I2C_Init+0x18e>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	1e58      	subs	r0, r3, #1
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6859      	ldr	r1, [r3, #4]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	0099      	lsls	r1, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	bf0c      	ite	eq
 8004ab0:	2301      	moveq	r3, #1
 8004ab2:	2300      	movne	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d001      	beq.n	8004abe <HAL_I2C_Init+0x196>
 8004aba:	2301      	movs	r3, #1
 8004abc:	e022      	b.n	8004b04 <HAL_I2C_Init+0x1dc>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10e      	bne.n	8004ae4 <HAL_I2C_Init+0x1bc>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	1e58      	subs	r0, r3, #1
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6859      	ldr	r1, [r3, #4]
 8004ace:	460b      	mov	r3, r1
 8004ad0:	005b      	lsls	r3, r3, #1
 8004ad2:	440b      	add	r3, r1
 8004ad4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ad8:	3301      	adds	r3, #1
 8004ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ae2:	e00f      	b.n	8004b04 <HAL_I2C_Init+0x1dc>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	1e58      	subs	r0, r3, #1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6859      	ldr	r1, [r3, #4]
 8004aec:	460b      	mov	r3, r1
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	440b      	add	r3, r1
 8004af2:	0099      	lsls	r1, r3, #2
 8004af4:	440b      	add	r3, r1
 8004af6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004afa:	3301      	adds	r3, #1
 8004afc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b04:	6879      	ldr	r1, [r7, #4]
 8004b06:	6809      	ldr	r1, [r1, #0]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	69da      	ldr	r2, [r3, #28]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	6911      	ldr	r1, [r2, #16]
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	68d2      	ldr	r2, [r2, #12]
 8004b3e:	4311      	orrs	r1, r2
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6812      	ldr	r2, [r2, #0]
 8004b44:	430b      	orrs	r3, r1
 8004b46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	695a      	ldr	r2, [r3, #20]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	430a      	orrs	r2, r1
 8004b62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2220      	movs	r2, #32
 8004b7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3710      	adds	r7, #16
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	000186a0 	.word	0x000186a0
 8004ba0:	001e847f 	.word	0x001e847f
 8004ba4:	003d08ff 	.word	0x003d08ff
 8004ba8:	431bde83 	.word	0x431bde83
 8004bac:	10624dd3 	.word	0x10624dd3

08004bb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b088      	sub	sp, #32
 8004bb4:	af02      	add	r7, sp, #8
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	607a      	str	r2, [r7, #4]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	817b      	strh	r3, [r7, #10]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bc4:	f7fe fdbc 	bl	8003740 <HAL_GetTick>
 8004bc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b20      	cmp	r3, #32
 8004bd4:	f040 80e0 	bne.w	8004d98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	9300      	str	r3, [sp, #0]
 8004bdc:	2319      	movs	r3, #25
 8004bde:	2201      	movs	r2, #1
 8004be0:	4970      	ldr	r1, [pc, #448]	@ (8004da4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 f964 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bee:	2302      	movs	r3, #2
 8004bf0:	e0d3      	b.n	8004d9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d101      	bne.n	8004c00 <HAL_I2C_Master_Transmit+0x50>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e0cc      	b.n	8004d9a <HAL_I2C_Master_Transmit+0x1ea>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d007      	beq.n	8004c26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f042 0201 	orr.w	r2, r2, #1
 8004c24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2221      	movs	r2, #33	@ 0x21
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2210      	movs	r2, #16
 8004c42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	893a      	ldrh	r2, [r7, #8]
 8004c56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	4a50      	ldr	r2, [pc, #320]	@ (8004da8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c68:	8979      	ldrh	r1, [r7, #10]
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	6a3a      	ldr	r2, [r7, #32]
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 f89c 	bl	8004dac <I2C_MasterRequestWrite>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e08d      	b.n	8004d9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c7e:	2300      	movs	r3, #0
 8004c80:	613b      	str	r3, [r7, #16]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	613b      	str	r3, [r7, #16]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	613b      	str	r3, [r7, #16]
 8004c92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c94:	e066      	b.n	8004d64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	6a39      	ldr	r1, [r7, #32]
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f000 fa22 	bl	80050e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00d      	beq.n	8004cc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d107      	bne.n	8004cbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e06b      	b.n	8004d9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc6:	781a      	ldrb	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd2:	1c5a      	adds	r2, r3, #1
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cea:	3b01      	subs	r3, #1
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b04      	cmp	r3, #4
 8004cfe:	d11b      	bne.n	8004d38 <HAL_I2C_Master_Transmit+0x188>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d017      	beq.n	8004d38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0c:	781a      	ldrb	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d18:	1c5a      	adds	r2, r3, #1
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d30:	3b01      	subs	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	6a39      	ldr	r1, [r7, #32]
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f000 fa19 	bl	8005174 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00d      	beq.n	8004d64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	d107      	bne.n	8004d60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e01a      	b.n	8004d9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d194      	bne.n	8004c96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2220      	movs	r2, #32
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d94:	2300      	movs	r3, #0
 8004d96:	e000      	b.n	8004d9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d98:	2302      	movs	r3, #2
  }
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3718      	adds	r7, #24
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	00100002 	.word	0x00100002
 8004da8:	ffff0000 	.word	0xffff0000

08004dac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af02      	add	r7, sp, #8
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	607a      	str	r2, [r7, #4]
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	460b      	mov	r3, r1
 8004dba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d006      	beq.n	8004dd6 <I2C_MasterRequestWrite+0x2a>
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d003      	beq.n	8004dd6 <I2C_MasterRequestWrite+0x2a>
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004dd4:	d108      	bne.n	8004de8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	e00b      	b.n	8004e00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dec:	2b12      	cmp	r3, #18
 8004dee:	d107      	bne.n	8004e00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dfe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 f84f 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00d      	beq.n	8004e34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e26:	d103      	bne.n	8004e30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e035      	b.n	8004ea0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e3c:	d108      	bne.n	8004e50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e3e:	897b      	ldrh	r3, [r7, #10]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	461a      	mov	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e4c:	611a      	str	r2, [r3, #16]
 8004e4e:	e01b      	b.n	8004e88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e50:	897b      	ldrh	r3, [r7, #10]
 8004e52:	11db      	asrs	r3, r3, #7
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	f003 0306 	and.w	r3, r3, #6
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	f063 030f 	orn	r3, r3, #15
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	490e      	ldr	r1, [pc, #56]	@ (8004ea8 <I2C_MasterRequestWrite+0xfc>)
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f000 f898 	bl	8004fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e010      	b.n	8004ea0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e7e:	897b      	ldrh	r3, [r7, #10]
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	4907      	ldr	r1, [pc, #28]	@ (8004eac <I2C_MasterRequestWrite+0x100>)
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 f888 	bl	8004fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e000      	b.n	8004ea0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3718      	adds	r7, #24
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	00010008 	.word	0x00010008
 8004eac:	00010002 	.word	0x00010002

08004eb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	603b      	str	r3, [r7, #0]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ec0:	e048      	b.n	8004f54 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec8:	d044      	beq.n	8004f54 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eca:	f7fe fc39 	bl	8003740 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d302      	bcc.n	8004ee0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d139      	bne.n	8004f54 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	0c1b      	lsrs	r3, r3, #16
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d10d      	bne.n	8004f06 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	695b      	ldr	r3, [r3, #20]
 8004ef0:	43da      	mvns	r2, r3
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	bf0c      	ite	eq
 8004efc:	2301      	moveq	r3, #1
 8004efe:	2300      	movne	r3, #0
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	461a      	mov	r2, r3
 8004f04:	e00c      	b.n	8004f20 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	43da      	mvns	r2, r3
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	4013      	ands	r3, r2
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	461a      	mov	r2, r3
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d116      	bne.n	8004f54 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f40:	f043 0220 	orr.w	r2, r3, #32
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e023      	b.n	8004f9c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	0c1b      	lsrs	r3, r3, #16
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d10d      	bne.n	8004f7a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	43da      	mvns	r2, r3
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	bf0c      	ite	eq
 8004f70:	2301      	moveq	r3, #1
 8004f72:	2300      	movne	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	461a      	mov	r2, r3
 8004f78:	e00c      	b.n	8004f94 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	43da      	mvns	r2, r3
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	4013      	ands	r3, r2
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	bf0c      	ite	eq
 8004f8c:	2301      	moveq	r3, #1
 8004f8e:	2300      	movne	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	461a      	mov	r2, r3
 8004f94:	79fb      	ldrb	r3, [r7, #7]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d093      	beq.n	8004ec2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3710      	adds	r7, #16
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
 8004fb0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fb2:	e071      	b.n	8005098 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fc2:	d123      	bne.n	800500c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fd2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fdc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff8:	f043 0204 	orr.w	r2, r3, #4
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e067      	b.n	80050dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005012:	d041      	beq.n	8005098 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005014:	f7fe fb94 	bl	8003740 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	429a      	cmp	r2, r3
 8005022:	d302      	bcc.n	800502a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d136      	bne.n	8005098 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	0c1b      	lsrs	r3, r3, #16
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b01      	cmp	r3, #1
 8005032:	d10c      	bne.n	800504e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	43da      	mvns	r2, r3
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4013      	ands	r3, r2
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	bf14      	ite	ne
 8005046:	2301      	movne	r3, #1
 8005048:	2300      	moveq	r3, #0
 800504a:	b2db      	uxtb	r3, r3
 800504c:	e00b      	b.n	8005066 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	43da      	mvns	r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	4013      	ands	r3, r2
 800505a:	b29b      	uxth	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	bf14      	ite	ne
 8005060:	2301      	movne	r3, #1
 8005062:	2300      	moveq	r3, #0
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d016      	beq.n	8005098 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2220      	movs	r2, #32
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005084:	f043 0220 	orr.w	r2, r3, #32
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e021      	b.n	80050dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	0c1b      	lsrs	r3, r3, #16
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d10c      	bne.n	80050bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	43da      	mvns	r2, r3
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	4013      	ands	r3, r2
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	bf14      	ite	ne
 80050b4:	2301      	movne	r3, #1
 80050b6:	2300      	moveq	r3, #0
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	e00b      	b.n	80050d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	43da      	mvns	r2, r3
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	4013      	ands	r3, r2
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	bf14      	ite	ne
 80050ce:	2301      	movne	r3, #1
 80050d0:	2300      	moveq	r3, #0
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f47f af6d 	bne.w	8004fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050f0:	e034      	b.n	800515c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 f886 	bl	8005204 <I2C_IsAcknowledgeFailed>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e034      	b.n	800516c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005108:	d028      	beq.n	800515c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800510a:	f7fe fb19 	bl	8003740 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	429a      	cmp	r2, r3
 8005118:	d302      	bcc.n	8005120 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d11d      	bne.n	800515c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800512a:	2b80      	cmp	r3, #128	@ 0x80
 800512c:	d016      	beq.n	800515c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2220      	movs	r2, #32
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005148:	f043 0220 	orr.w	r2, r3, #32
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e007      	b.n	800516c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005166:	2b80      	cmp	r3, #128	@ 0x80
 8005168:	d1c3      	bne.n	80050f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005180:	e034      	b.n	80051ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 f83e 	bl	8005204 <I2C_IsAcknowledgeFailed>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e034      	b.n	80051fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005198:	d028      	beq.n	80051ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519a:	f7fe fad1 	bl	8003740 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d302      	bcc.n	80051b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d11d      	bne.n	80051ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	f003 0304 	and.w	r3, r3, #4
 80051ba:	2b04      	cmp	r3, #4
 80051bc:	d016      	beq.n	80051ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2220      	movs	r2, #32
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d8:	f043 0220 	orr.w	r2, r3, #32
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e007      	b.n	80051fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f003 0304 	and.w	r3, r3, #4
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	d1c3      	bne.n	8005182 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800521a:	d11b      	bne.n	8005254 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005224:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005240:	f043 0204 	orr.w	r2, r3, #4
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e000      	b.n	8005256 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr

08005262 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b086      	sub	sp, #24
 8005266:	af02      	add	r7, sp, #8
 8005268:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d101      	bne.n	8005274 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e101      	b.n	8005478 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d106      	bne.n	8005294 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f007 fba6 	bl	800c9e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2203      	movs	r2, #3
 8005298:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052a2:	d102      	bne.n	80052aa <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f003 fff3 	bl	800929a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	7c1a      	ldrb	r2, [r3, #16]
 80052bc:	f88d 2000 	strb.w	r2, [sp]
 80052c0:	3304      	adds	r3, #4
 80052c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052c4:	f003 fed2 	bl	800906c <USB_CoreInit>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d005      	beq.n	80052da <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2202      	movs	r2, #2
 80052d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e0ce      	b.n	8005478 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2100      	movs	r1, #0
 80052e0:	4618      	mov	r0, r3
 80052e2:	f003 ffeb 	bl	80092bc <USB_SetCurrentMode>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d005      	beq.n	80052f8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e0bf      	b.n	8005478 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052f8:	2300      	movs	r3, #0
 80052fa:	73fb      	strb	r3, [r7, #15]
 80052fc:	e04a      	b.n	8005394 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80052fe:	7bfa      	ldrb	r2, [r7, #15]
 8005300:	6879      	ldr	r1, [r7, #4]
 8005302:	4613      	mov	r3, r2
 8005304:	00db      	lsls	r3, r3, #3
 8005306:	4413      	add	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	440b      	add	r3, r1
 800530c:	3315      	adds	r3, #21
 800530e:	2201      	movs	r2, #1
 8005310:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005312:	7bfa      	ldrb	r2, [r7, #15]
 8005314:	6879      	ldr	r1, [r7, #4]
 8005316:	4613      	mov	r3, r2
 8005318:	00db      	lsls	r3, r3, #3
 800531a:	4413      	add	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	440b      	add	r3, r1
 8005320:	3314      	adds	r3, #20
 8005322:	7bfa      	ldrb	r2, [r7, #15]
 8005324:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005326:	7bfa      	ldrb	r2, [r7, #15]
 8005328:	7bfb      	ldrb	r3, [r7, #15]
 800532a:	b298      	uxth	r0, r3
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	4413      	add	r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	332e      	adds	r3, #46	@ 0x2e
 800533a:	4602      	mov	r2, r0
 800533c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800533e:	7bfa      	ldrb	r2, [r7, #15]
 8005340:	6879      	ldr	r1, [r7, #4]
 8005342:	4613      	mov	r3, r2
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	4413      	add	r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	3318      	adds	r3, #24
 800534e:	2200      	movs	r2, #0
 8005350:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005352:	7bfa      	ldrb	r2, [r7, #15]
 8005354:	6879      	ldr	r1, [r7, #4]
 8005356:	4613      	mov	r3, r2
 8005358:	00db      	lsls	r3, r3, #3
 800535a:	4413      	add	r3, r2
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	440b      	add	r3, r1
 8005360:	331c      	adds	r3, #28
 8005362:	2200      	movs	r2, #0
 8005364:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005366:	7bfa      	ldrb	r2, [r7, #15]
 8005368:	6879      	ldr	r1, [r7, #4]
 800536a:	4613      	mov	r3, r2
 800536c:	00db      	lsls	r3, r3, #3
 800536e:	4413      	add	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	440b      	add	r3, r1
 8005374:	3320      	adds	r3, #32
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800537a:	7bfa      	ldrb	r2, [r7, #15]
 800537c:	6879      	ldr	r1, [r7, #4]
 800537e:	4613      	mov	r3, r2
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	4413      	add	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	440b      	add	r3, r1
 8005388:	3324      	adds	r3, #36	@ 0x24
 800538a:	2200      	movs	r2, #0
 800538c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800538e:	7bfb      	ldrb	r3, [r7, #15]
 8005390:	3301      	adds	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	791b      	ldrb	r3, [r3, #4]
 8005398:	7bfa      	ldrb	r2, [r7, #15]
 800539a:	429a      	cmp	r2, r3
 800539c:	d3af      	bcc.n	80052fe <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800539e:	2300      	movs	r3, #0
 80053a0:	73fb      	strb	r3, [r7, #15]
 80053a2:	e044      	b.n	800542e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80053a4:	7bfa      	ldrb	r2, [r7, #15]
 80053a6:	6879      	ldr	r1, [r7, #4]
 80053a8:	4613      	mov	r3, r2
 80053aa:	00db      	lsls	r3, r3, #3
 80053ac:	4413      	add	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80053b6:	2200      	movs	r2, #0
 80053b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80053ba:	7bfa      	ldrb	r2, [r7, #15]
 80053bc:	6879      	ldr	r1, [r7, #4]
 80053be:	4613      	mov	r3, r2
 80053c0:	00db      	lsls	r3, r3, #3
 80053c2:	4413      	add	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	440b      	add	r3, r1
 80053c8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80053cc:	7bfa      	ldrb	r2, [r7, #15]
 80053ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80053d0:	7bfa      	ldrb	r2, [r7, #15]
 80053d2:	6879      	ldr	r1, [r7, #4]
 80053d4:	4613      	mov	r3, r2
 80053d6:	00db      	lsls	r3, r3, #3
 80053d8:	4413      	add	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80053e2:	2200      	movs	r2, #0
 80053e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80053e6:	7bfa      	ldrb	r2, [r7, #15]
 80053e8:	6879      	ldr	r1, [r7, #4]
 80053ea:	4613      	mov	r3, r2
 80053ec:	00db      	lsls	r3, r3, #3
 80053ee:	4413      	add	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	440b      	add	r3, r1
 80053f4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80053f8:	2200      	movs	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80053fc:	7bfa      	ldrb	r2, [r7, #15]
 80053fe:	6879      	ldr	r1, [r7, #4]
 8005400:	4613      	mov	r3, r2
 8005402:	00db      	lsls	r3, r3, #3
 8005404:	4413      	add	r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	440b      	add	r3, r1
 800540a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005412:	7bfa      	ldrb	r2, [r7, #15]
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	4613      	mov	r3, r2
 8005418:	00db      	lsls	r3, r3, #3
 800541a:	4413      	add	r3, r2
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	440b      	add	r3, r1
 8005420:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005424:	2200      	movs	r2, #0
 8005426:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005428:	7bfb      	ldrb	r3, [r7, #15]
 800542a:	3301      	adds	r3, #1
 800542c:	73fb      	strb	r3, [r7, #15]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	791b      	ldrb	r3, [r3, #4]
 8005432:	7bfa      	ldrb	r2, [r7, #15]
 8005434:	429a      	cmp	r2, r3
 8005436:	d3b5      	bcc.n	80053a4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6818      	ldr	r0, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	7c1a      	ldrb	r2, [r3, #16]
 8005440:	f88d 2000 	strb.w	r2, [sp]
 8005444:	3304      	adds	r3, #4
 8005446:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005448:	f003 ff84 	bl	8009354 <USB_DevInit>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d005      	beq.n	800545e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2202      	movs	r2, #2
 8005456:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e00c      	b.n	8005478 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4618      	mov	r0, r3
 8005472:	f004 ffce 	bl	800a412 <USB_DevDisconnect>

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3710      	adds	r7, #16
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <HAL_PCD_Start+0x1c>
 8005498:	2302      	movs	r3, #2
 800549a:	e022      	b.n	80054e2 <HAL_PCD_Start+0x62>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d009      	beq.n	80054c4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d105      	bne.n	80054c4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054bc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f003 fed5 	bl	8009278 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f004 ff7c 	bl	800a3d0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80054ea:	b590      	push	{r4, r7, lr}
 80054ec:	b08d      	sub	sp, #52	@ 0x34
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054f8:	6a3b      	ldr	r3, [r7, #32]
 80054fa:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f005 f83a 	bl	800a57a <USB_GetMode>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	f040 848c 	bne.w	8005e26 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4618      	mov	r0, r3
 8005514:	f004 ff9e 	bl	800a454 <USB_ReadInterrupts>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	f000 8482 	beq.w	8005e24 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	0a1b      	lsrs	r3, r3, #8
 800552a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4618      	mov	r0, r3
 800553a:	f004 ff8b 	bl	800a454 <USB_ReadInterrupts>
 800553e:	4603      	mov	r3, r0
 8005540:	f003 0302 	and.w	r3, r3, #2
 8005544:	2b02      	cmp	r3, #2
 8005546:	d107      	bne.n	8005558 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695a      	ldr	r2, [r3, #20]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f002 0202 	and.w	r2, r2, #2
 8005556:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4618      	mov	r0, r3
 800555e:	f004 ff79 	bl	800a454 <USB_ReadInterrupts>
 8005562:	4603      	mov	r3, r0
 8005564:	f003 0310 	and.w	r3, r3, #16
 8005568:	2b10      	cmp	r3, #16
 800556a:	d161      	bne.n	8005630 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699a      	ldr	r2, [r3, #24]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0210 	bic.w	r2, r2, #16
 800557a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	6a1b      	ldr	r3, [r3, #32]
 8005580:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	f003 020f 	and.w	r2, r3, #15
 8005588:	4613      	mov	r3, r2
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	4413      	add	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	4413      	add	r3, r2
 8005598:	3304      	adds	r3, #4
 800559a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	0c5b      	lsrs	r3, r3, #17
 80055a0:	f003 030f 	and.w	r3, r3, #15
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d124      	bne.n	80055f2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80055ae:	4013      	ands	r3, r2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d035      	beq.n	8005620 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	091b      	lsrs	r3, r3, #4
 80055bc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80055be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	461a      	mov	r2, r3
 80055c6:	6a38      	ldr	r0, [r7, #32]
 80055c8:	f004 fdb0 	bl	800a12c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	68da      	ldr	r2, [r3, #12]
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	091b      	lsrs	r3, r3, #4
 80055d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055d8:	441a      	add	r2, r3
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	695a      	ldr	r2, [r3, #20]
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	091b      	lsrs	r3, r3, #4
 80055e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055ea:	441a      	add	r2, r3
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	615a      	str	r2, [r3, #20]
 80055f0:	e016      	b.n	8005620 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	0c5b      	lsrs	r3, r3, #17
 80055f6:	f003 030f 	and.w	r3, r3, #15
 80055fa:	2b06      	cmp	r3, #6
 80055fc:	d110      	bne.n	8005620 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005604:	2208      	movs	r2, #8
 8005606:	4619      	mov	r1, r3
 8005608:	6a38      	ldr	r0, [r7, #32]
 800560a:	f004 fd8f 	bl	800a12c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	695a      	ldr	r2, [r3, #20]
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	091b      	lsrs	r3, r3, #4
 8005616:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800561a:	441a      	add	r2, r3
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	699a      	ldr	r2, [r3, #24]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0210 	orr.w	r2, r2, #16
 800562e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4618      	mov	r0, r3
 8005636:	f004 ff0d 	bl	800a454 <USB_ReadInterrupts>
 800563a:	4603      	mov	r3, r0
 800563c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005640:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005644:	f040 80a7 	bne.w	8005796 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005648:	2300      	movs	r3, #0
 800564a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4618      	mov	r0, r3
 8005652:	f004 ff12 	bl	800a47a <USB_ReadDevAllOutEpInterrupt>
 8005656:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005658:	e099      	b.n	800578e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800565a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 808e 	beq.w	8005782 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	4611      	mov	r1, r2
 8005670:	4618      	mov	r0, r3
 8005672:	f004 ff36 	bl	800a4e2 <USB_ReadDevOutEPInterrupt>
 8005676:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00c      	beq.n	800569c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005684:	015a      	lsls	r2, r3, #5
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	4413      	add	r3, r2
 800568a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800568e:	461a      	mov	r2, r3
 8005690:	2301      	movs	r3, #1
 8005692:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005694:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 fea4 	bl	80063e4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00c      	beq.n	80056c0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	015a      	lsls	r2, r3, #5
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	4413      	add	r3, r2
 80056ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b2:	461a      	mov	r2, r3
 80056b4:	2308      	movs	r3, #8
 80056b6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80056b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 ff7a 	bl	80065b4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f003 0310 	and.w	r3, r3, #16
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d008      	beq.n	80056dc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80056ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056cc:	015a      	lsls	r2, r3, #5
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	4413      	add	r3, r2
 80056d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056d6:	461a      	mov	r2, r3
 80056d8:	2310      	movs	r3, #16
 80056da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d030      	beq.n	8005748 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ee:	2b80      	cmp	r3, #128	@ 0x80
 80056f0:	d109      	bne.n	8005706 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	69fa      	ldr	r2, [r7, #28]
 80056fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005700:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005704:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005708:	4613      	mov	r3, r2
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	4413      	add	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	4413      	add	r3, r2
 8005718:	3304      	adds	r3, #4
 800571a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	78db      	ldrb	r3, [r3, #3]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d108      	bne.n	8005736 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	2200      	movs	r2, #0
 8005728:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800572a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572c:	b2db      	uxtb	r3, r3
 800572e:	4619      	mov	r1, r3
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f007 fa5b 	bl	800cbec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005738:	015a      	lsls	r2, r3, #5
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	4413      	add	r3, r2
 800573e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005742:	461a      	mov	r2, r3
 8005744:	2302      	movs	r3, #2
 8005746:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	f003 0320 	and.w	r3, r3, #32
 800574e:	2b00      	cmp	r3, #0
 8005750:	d008      	beq.n	8005764 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005754:	015a      	lsls	r2, r3, #5
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	4413      	add	r3, r2
 800575a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800575e:	461a      	mov	r2, r3
 8005760:	2320      	movs	r3, #32
 8005762:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d009      	beq.n	8005782 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005770:	015a      	lsls	r2, r3, #5
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	4413      	add	r3, r2
 8005776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800577a:	461a      	mov	r2, r3
 800577c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005780:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005784:	3301      	adds	r3, #1
 8005786:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578a:	085b      	lsrs	r3, r3, #1
 800578c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005790:	2b00      	cmp	r3, #0
 8005792:	f47f af62 	bne.w	800565a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4618      	mov	r0, r3
 800579c:	f004 fe5a 	bl	800a454 <USB_ReadInterrupts>
 80057a0:	4603      	mov	r3, r0
 80057a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057aa:	f040 80db 	bne.w	8005964 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f004 fe7b 	bl	800a4ae <USB_ReadDevAllInEpInterrupt>
 80057b8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80057ba:	2300      	movs	r3, #0
 80057bc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80057be:	e0cd      	b.n	800595c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80057c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 80c2 	beq.w	8005950 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	4611      	mov	r1, r2
 80057d6:	4618      	mov	r0, r3
 80057d8:	f004 fea1 	bl	800a51e <USB_ReadDevInEPInterrupt>
 80057dc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d057      	beq.n	8005898 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80057e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ea:	f003 030f 	and.w	r3, r3, #15
 80057ee:	2201      	movs	r2, #1
 80057f0:	fa02 f303 	lsl.w	r3, r2, r3
 80057f4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	43db      	mvns	r3, r3
 8005802:	69f9      	ldr	r1, [r7, #28]
 8005804:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005808:	4013      	ands	r3, r2
 800580a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800580c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580e:	015a      	lsls	r2, r3, #5
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	4413      	add	r3, r2
 8005814:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005818:	461a      	mov	r2, r3
 800581a:	2301      	movs	r3, #1
 800581c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	799b      	ldrb	r3, [r3, #6]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d132      	bne.n	800588c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005826:	6879      	ldr	r1, [r7, #4]
 8005828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800582a:	4613      	mov	r3, r2
 800582c:	00db      	lsls	r3, r3, #3
 800582e:	4413      	add	r3, r2
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	440b      	add	r3, r1
 8005834:	3320      	adds	r3, #32
 8005836:	6819      	ldr	r1, [r3, #0]
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800583c:	4613      	mov	r3, r2
 800583e:	00db      	lsls	r3, r3, #3
 8005840:	4413      	add	r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	4403      	add	r3, r0
 8005846:	331c      	adds	r3, #28
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4419      	add	r1, r3
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005850:	4613      	mov	r3, r2
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	4413      	add	r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	4403      	add	r3, r0
 800585a:	3320      	adds	r3, #32
 800585c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800585e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005860:	2b00      	cmp	r3, #0
 8005862:	d113      	bne.n	800588c <HAL_PCD_IRQHandler+0x3a2>
 8005864:	6879      	ldr	r1, [r7, #4]
 8005866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005868:	4613      	mov	r3, r2
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	4413      	add	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	440b      	add	r3, r1
 8005872:	3324      	adds	r3, #36	@ 0x24
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d108      	bne.n	800588c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005884:	461a      	mov	r2, r3
 8005886:	2101      	movs	r1, #1
 8005888:	f004 fea8 	bl	800a5dc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800588c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588e:	b2db      	uxtb	r3, r3
 8005890:	4619      	mov	r1, r3
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f007 f925 	bl	800cae2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	f003 0308 	and.w	r3, r3, #8
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d008      	beq.n	80058b4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80058a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a4:	015a      	lsls	r2, r3, #5
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	4413      	add	r3, r2
 80058aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ae:	461a      	mov	r2, r3
 80058b0:	2308      	movs	r3, #8
 80058b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f003 0310 	and.w	r3, r3, #16
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d008      	beq.n	80058d0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ca:	461a      	mov	r2, r3
 80058cc:	2310      	movs	r3, #16
 80058ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d008      	beq.n	80058ec <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80058da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058dc:	015a      	lsls	r2, r3, #5
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	4413      	add	r3, r2
 80058e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058e6:	461a      	mov	r2, r3
 80058e8:	2340      	movs	r3, #64	@ 0x40
 80058ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d023      	beq.n	800593e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80058f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058f8:	6a38      	ldr	r0, [r7, #32]
 80058fa:	f003 fe8f 	bl	800961c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80058fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005900:	4613      	mov	r3, r2
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	4413      	add	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	3310      	adds	r3, #16
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	4413      	add	r3, r2
 800590e:	3304      	adds	r3, #4
 8005910:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	78db      	ldrb	r3, [r3, #3]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d108      	bne.n	800592c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2200      	movs	r2, #0
 800591e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	b2db      	uxtb	r3, r3
 8005924:	4619      	mov	r1, r3
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f007 f972 	bl	800cc10 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800592c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592e:	015a      	lsls	r2, r3, #5
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	4413      	add	r3, r2
 8005934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005938:	461a      	mov	r2, r3
 800593a:	2302      	movs	r3, #2
 800593c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005944:	2b00      	cmp	r3, #0
 8005946:	d003      	beq.n	8005950 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005948:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 fcbd 	bl	80062ca <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	3301      	adds	r3, #1
 8005954:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005958:	085b      	lsrs	r3, r3, #1
 800595a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800595c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595e:	2b00      	cmp	r3, #0
 8005960:	f47f af2e 	bne.w	80057c0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4618      	mov	r0, r3
 800596a:	f004 fd73 	bl	800a454 <USB_ReadInterrupts>
 800596e:	4603      	mov	r3, r0
 8005970:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005974:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005978:	d122      	bne.n	80059c0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	69fa      	ldr	r2, [r7, #28]
 8005984:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005988:	f023 0301 	bic.w	r3, r3, #1
 800598c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005994:	2b01      	cmp	r3, #1
 8005996:	d108      	bne.n	80059aa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80059a0:	2100      	movs	r1, #0
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fea4 	bl	80066f0 <HAL_PCDEx_LPM_Callback>
 80059a8:	e002      	b.n	80059b0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f007 f910 	bl	800cbd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	695a      	ldr	r2, [r3, #20]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80059be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f004 fd45 	bl	800a454 <USB_ReadInterrupts>
 80059ca:	4603      	mov	r3, r0
 80059cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059d4:	d112      	bne.n	80059fc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d102      	bne.n	80059ec <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f007 f8cc 	bl	800cb84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	695a      	ldr	r2, [r3, #20]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80059fa:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4618      	mov	r0, r3
 8005a02:	f004 fd27 	bl	800a454 <USB_ReadInterrupts>
 8005a06:	4603      	mov	r3, r0
 8005a08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a10:	f040 80b7 	bne.w	8005b82 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a22:	f023 0301 	bic.w	r3, r3, #1
 8005a26:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2110      	movs	r1, #16
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f003 fdf4 	bl	800961c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a34:	2300      	movs	r3, #0
 8005a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a38:	e046      	b.n	8005ac8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3c:	015a      	lsls	r2, r3, #5
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	4413      	add	r3, r2
 8005a42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a46:	461a      	mov	r2, r3
 8005a48:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a4c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a5e:	0151      	lsls	r1, r2, #5
 8005a60:	69fa      	ldr	r2, [r7, #28]
 8005a62:	440a      	add	r2, r1
 8005a64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a68:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a6c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a70:	015a      	lsls	r2, r3, #5
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	4413      	add	r3, r2
 8005a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a80:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a84:	015a      	lsls	r2, r3, #5
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	4413      	add	r3, r2
 8005a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a92:	0151      	lsls	r1, r2, #5
 8005a94:	69fa      	ldr	r2, [r7, #28]
 8005a96:	440a      	add	r2, r1
 8005a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a9c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005aa0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa4:	015a      	lsls	r2, r3, #5
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ab2:	0151      	lsls	r1, r2, #5
 8005ab4:	69fa      	ldr	r2, [r7, #28]
 8005ab6:	440a      	add	r2, r1
 8005ab8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005abc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ac0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	791b      	ldrb	r3, [r3, #4]
 8005acc:	461a      	mov	r2, r3
 8005ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d3b2      	bcc.n	8005a3a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	69fa      	ldr	r2, [r7, #28]
 8005ade:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ae2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005ae6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	7bdb      	ldrb	r3, [r3, #15]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d016      	beq.n	8005b1e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005afa:	69fa      	ldr	r2, [r7, #28]
 8005afc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b00:	f043 030b 	orr.w	r3, r3, #11
 8005b04:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b10:	69fa      	ldr	r2, [r7, #28]
 8005b12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b16:	f043 030b 	orr.w	r3, r3, #11
 8005b1a:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b1c:	e015      	b.n	8005b4a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	69fa      	ldr	r2, [r7, #28]
 8005b28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b2c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005b30:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005b34:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	69fa      	ldr	r2, [r7, #28]
 8005b40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b44:	f043 030b 	orr.w	r3, r3, #11
 8005b48:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69fa      	ldr	r2, [r7, #28]
 8005b54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b58:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005b5c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6818      	ldr	r0, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	f004 fd35 	bl	800a5dc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	695a      	ldr	r2, [r3, #20]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005b80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f004 fc64 	bl	800a454 <USB_ReadInterrupts>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b96:	d123      	bne.n	8005be0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f004 fcfa 	bl	800a596 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f003 fdb1 	bl	800970e <USB_GetDevSpeed>
 8005bac:	4603      	mov	r3, r0
 8005bae:	461a      	mov	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681c      	ldr	r4, [r3, #0]
 8005bb8:	f001 fa0a 	bl	8006fd0 <HAL_RCC_GetHCLKFreq>
 8005bbc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	f003 fab5 	bl	8009134 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f006 ffb1 	bl	800cb32 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695a      	ldr	r2, [r3, #20]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005bde:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f004 fc35 	bl	800a454 <USB_ReadInterrupts>
 8005bea:	4603      	mov	r3, r0
 8005bec:	f003 0308 	and.w	r3, r3, #8
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d10a      	bne.n	8005c0a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f006 ff8e 	bl	800cb16 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695a      	ldr	r2, [r3, #20]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f002 0208 	and.w	r2, r2, #8
 8005c08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f004 fc20 	bl	800a454 <USB_ReadInterrupts>
 8005c14:	4603      	mov	r3, r0
 8005c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c1a:	2b80      	cmp	r3, #128	@ 0x80
 8005c1c:	d123      	bne.n	8005c66 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005c1e:	6a3b      	ldr	r3, [r7, #32]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c26:	6a3b      	ldr	r3, [r7, #32]
 8005c28:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c2e:	e014      	b.n	8005c5a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005c30:	6879      	ldr	r1, [r7, #4]
 8005c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c34:	4613      	mov	r3, r2
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	4413      	add	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	440b      	add	r3, r1
 8005c3e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d105      	bne.n	8005c54 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 fb0a 	bl	8006268 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	3301      	adds	r3, #1
 8005c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	791b      	ldrb	r3, [r3, #4]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d3e4      	bcc.n	8005c30 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f004 fbf2 	bl	800a454 <USB_ReadInterrupts>
 8005c70:	4603      	mov	r3, r0
 8005c72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c7a:	d13c      	bne.n	8005cf6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c80:	e02b      	b.n	8005cda <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c84:	015a      	lsls	r2, r3, #5
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	4413      	add	r3, r2
 8005c8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c92:	6879      	ldr	r1, [r7, #4]
 8005c94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c96:	4613      	mov	r3, r2
 8005c98:	00db      	lsls	r3, r3, #3
 8005c9a:	4413      	add	r3, r2
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	440b      	add	r3, r1
 8005ca0:	3318      	adds	r3, #24
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d115      	bne.n	8005cd4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005ca8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	da12      	bge.n	8005cd4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005cae:	6879      	ldr	r1, [r7, #4]
 8005cb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	00db      	lsls	r3, r3, #3
 8005cb6:	4413      	add	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	440b      	add	r3, r1
 8005cbc:	3317      	adds	r3, #23
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	4619      	mov	r1, r3
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 faca 	bl	8006268 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	791b      	ldrb	r3, [r3, #4]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d3cd      	bcc.n	8005c82 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	695a      	ldr	r2, [r3, #20]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005cf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f004 fbaa 	bl	800a454 <USB_ReadInterrupts>
 8005d00:	4603      	mov	r3, r0
 8005d02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d0a:	d156      	bne.n	8005dba <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d10:	e045      	b.n	8005d9e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d22:	6879      	ldr	r1, [r7, #4]
 8005d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d26:	4613      	mov	r3, r2
 8005d28:	00db      	lsls	r3, r3, #3
 8005d2a:	4413      	add	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	440b      	add	r3, r1
 8005d30:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d12e      	bne.n	8005d98 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005d3a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	da2b      	bge.n	8005d98 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005d4c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d121      	bne.n	8005d98 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005d54:	6879      	ldr	r1, [r7, #4]
 8005d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d58:	4613      	mov	r3, r2
 8005d5a:	00db      	lsls	r3, r3, #3
 8005d5c:	4413      	add	r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	440b      	add	r3, r1
 8005d62:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005d66:	2201      	movs	r2, #1
 8005d68:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005d6a:	6a3b      	ldr	r3, [r7, #32]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d72:	6a3b      	ldr	r3, [r7, #32]
 8005d74:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005d76:	6a3b      	ldr	r3, [r7, #32]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10a      	bne.n	8005d98 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	69fa      	ldr	r2, [r7, #28]
 8005d8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d90:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d94:	6053      	str	r3, [r2, #4]
            break;
 8005d96:	e008      	b.n	8005daa <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	791b      	ldrb	r3, [r3, #4]
 8005da2:	461a      	mov	r2, r3
 8005da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d3b3      	bcc.n	8005d12 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	695a      	ldr	r2, [r3, #20]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005db8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f004 fb48 	bl	800a454 <USB_ReadInterrupts>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dce:	d10a      	bne.n	8005de6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f006 ff2f 	bl	800cc34 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695a      	ldr	r2, [r3, #20]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005de4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f004 fb32 	bl	800a454 <USB_ReadInterrupts>
 8005df0:	4603      	mov	r3, r0
 8005df2:	f003 0304 	and.w	r3, r3, #4
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	d115      	bne.n	8005e26 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	f003 0304 	and.w	r3, r3, #4
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d002      	beq.n	8005e12 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f006 ff1f 	bl	800cc50 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6859      	ldr	r1, [r3, #4]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	69ba      	ldr	r2, [r7, #24]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	605a      	str	r2, [r3, #4]
 8005e22:	e000      	b.n	8005e26 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005e24:	bf00      	nop
    }
  }
}
 8005e26:	3734      	adds	r7, #52	@ 0x34
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd90      	pop	{r4, r7, pc}

08005e2c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	460b      	mov	r3, r1
 8005e36:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d101      	bne.n	8005e46 <HAL_PCD_SetAddress+0x1a>
 8005e42:	2302      	movs	r3, #2
 8005e44:	e012      	b.n	8005e6c <HAL_PCD_SetAddress+0x40>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	78fa      	ldrb	r2, [r7, #3]
 8005e52:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	78fa      	ldrb	r2, [r7, #3]
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f004 fa91 	bl	800a384 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3708      	adds	r7, #8
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	4611      	mov	r1, r2
 8005e80:	461a      	mov	r2, r3
 8005e82:	4603      	mov	r3, r0
 8005e84:	70fb      	strb	r3, [r7, #3]
 8005e86:	460b      	mov	r3, r1
 8005e88:	803b      	strh	r3, [r7, #0]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	da0f      	bge.n	8005eba <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e9a:	78fb      	ldrb	r3, [r7, #3]
 8005e9c:	f003 020f 	and.w	r2, r3, #15
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	3310      	adds	r3, #16
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	4413      	add	r3, r2
 8005eae:	3304      	adds	r3, #4
 8005eb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	705a      	strb	r2, [r3, #1]
 8005eb8:	e00f      	b.n	8005eda <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005eba:	78fb      	ldrb	r3, [r7, #3]
 8005ebc:	f003 020f 	and.w	r2, r3, #15
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	4413      	add	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	4413      	add	r3, r2
 8005ed0:	3304      	adds	r3, #4
 8005ed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005eda:	78fb      	ldrb	r3, [r7, #3]
 8005edc:	f003 030f 	and.w	r3, r3, #15
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005ee6:	883b      	ldrh	r3, [r7, #0]
 8005ee8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	78ba      	ldrb	r2, [r7, #2]
 8005ef4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	785b      	ldrb	r3, [r3, #1]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d004      	beq.n	8005f08 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	461a      	mov	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005f08:	78bb      	ldrb	r3, [r7, #2]
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d102      	bne.n	8005f14 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <HAL_PCD_EP_Open+0xae>
 8005f1e:	2302      	movs	r3, #2
 8005f20:	e00e      	b.n	8005f40 <HAL_PCD_EP_Open+0xcc>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68f9      	ldr	r1, [r7, #12]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f003 fc11 	bl	8009758 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005f3e:	7afb      	ldrb	r3, [r7, #11]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	460b      	mov	r3, r1
 8005f52:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005f54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	da0f      	bge.n	8005f7c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	f003 020f 	and.w	r2, r3, #15
 8005f62:	4613      	mov	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	3310      	adds	r3, #16
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	4413      	add	r3, r2
 8005f70:	3304      	adds	r3, #4
 8005f72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2201      	movs	r2, #1
 8005f78:	705a      	strb	r2, [r3, #1]
 8005f7a:	e00f      	b.n	8005f9c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f7c:	78fb      	ldrb	r3, [r7, #3]
 8005f7e:	f003 020f 	and.w	r2, r3, #15
 8005f82:	4613      	mov	r3, r2
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	4413      	add	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	4413      	add	r3, r2
 8005f92:	3304      	adds	r3, #4
 8005f94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	f003 030f 	and.w	r3, r3, #15
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d101      	bne.n	8005fb6 <HAL_PCD_EP_Close+0x6e>
 8005fb2:	2302      	movs	r3, #2
 8005fb4:	e00e      	b.n	8005fd4 <HAL_PCD_EP_Close+0x8c>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68f9      	ldr	r1, [r7, #12]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f003 fc4f 	bl	8009868 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	607a      	str	r2, [r7, #4]
 8005fe6:	603b      	str	r3, [r7, #0]
 8005fe8:	460b      	mov	r3, r1
 8005fea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fec:	7afb      	ldrb	r3, [r7, #11]
 8005fee:	f003 020f 	and.w	r2, r3, #15
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	4413      	add	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4413      	add	r3, r2
 8006002:	3304      	adds	r3, #4
 8006004:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2200      	movs	r2, #0
 8006016:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	2200      	movs	r2, #0
 800601c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800601e:	7afb      	ldrb	r3, [r7, #11]
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	b2da      	uxtb	r2, r3
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	799b      	ldrb	r3, [r3, #6]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d102      	bne.n	8006038 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6818      	ldr	r0, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	799b      	ldrb	r3, [r3, #6]
 8006040:	461a      	mov	r2, r3
 8006042:	6979      	ldr	r1, [r7, #20]
 8006044:	f003 fcec 	bl	8009a20 <USB_EPStartXfer>

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3718      	adds	r7, #24
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	460b      	mov	r3, r1
 800605c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800605e:	78fb      	ldrb	r3, [r7, #3]
 8006060:	f003 020f 	and.w	r2, r3, #15
 8006064:	6879      	ldr	r1, [r7, #4]
 8006066:	4613      	mov	r3, r2
 8006068:	00db      	lsls	r3, r3, #3
 800606a:	4413      	add	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	440b      	add	r3, r1
 8006070:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006074:	681b      	ldr	r3, [r3, #0]
}
 8006076:	4618      	mov	r0, r3
 8006078:	370c      	adds	r7, #12
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b086      	sub	sp, #24
 8006086:	af00      	add	r7, sp, #0
 8006088:	60f8      	str	r0, [r7, #12]
 800608a:	607a      	str	r2, [r7, #4]
 800608c:	603b      	str	r3, [r7, #0]
 800608e:	460b      	mov	r3, r1
 8006090:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006092:	7afb      	ldrb	r3, [r7, #11]
 8006094:	f003 020f 	and.w	r2, r3, #15
 8006098:	4613      	mov	r3, r2
 800609a:	00db      	lsls	r3, r3, #3
 800609c:	4413      	add	r3, r2
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	3310      	adds	r3, #16
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	4413      	add	r3, r2
 80060a6:	3304      	adds	r3, #4
 80060a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2200      	movs	r2, #0
 80060ba:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	2201      	movs	r2, #1
 80060c0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060c2:	7afb      	ldrb	r3, [r7, #11]
 80060c4:	f003 030f 	and.w	r3, r3, #15
 80060c8:	b2da      	uxtb	r2, r3
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	799b      	ldrb	r3, [r3, #6]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d102      	bne.n	80060dc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	799b      	ldrb	r3, [r3, #6]
 80060e4:	461a      	mov	r2, r3
 80060e6:	6979      	ldr	r1, [r7, #20]
 80060e8:	f003 fc9a 	bl	8009a20 <USB_EPStartXfer>

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3718      	adds	r7, #24
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}

080060f6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b084      	sub	sp, #16
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
 80060fe:	460b      	mov	r3, r1
 8006100:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006102:	78fb      	ldrb	r3, [r7, #3]
 8006104:	f003 030f 	and.w	r3, r3, #15
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	7912      	ldrb	r2, [r2, #4]
 800610c:	4293      	cmp	r3, r2
 800610e:	d901      	bls.n	8006114 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e04f      	b.n	80061b4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006114:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006118:	2b00      	cmp	r3, #0
 800611a:	da0f      	bge.n	800613c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	f003 020f 	and.w	r2, r3, #15
 8006122:	4613      	mov	r3, r2
 8006124:	00db      	lsls	r3, r3, #3
 8006126:	4413      	add	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	3310      	adds	r3, #16
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	4413      	add	r3, r2
 8006130:	3304      	adds	r3, #4
 8006132:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2201      	movs	r2, #1
 8006138:	705a      	strb	r2, [r3, #1]
 800613a:	e00d      	b.n	8006158 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800613c:	78fa      	ldrb	r2, [r7, #3]
 800613e:	4613      	mov	r3, r2
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	4413      	add	r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	4413      	add	r3, r2
 800614e:	3304      	adds	r3, #4
 8006150:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2201      	movs	r2, #1
 800615c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800615e:	78fb      	ldrb	r3, [r7, #3]
 8006160:	f003 030f 	and.w	r3, r3, #15
 8006164:	b2da      	uxtb	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006170:	2b01      	cmp	r3, #1
 8006172:	d101      	bne.n	8006178 <HAL_PCD_EP_SetStall+0x82>
 8006174:	2302      	movs	r3, #2
 8006176:	e01d      	b.n	80061b4 <HAL_PCD_EP_SetStall+0xbe>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68f9      	ldr	r1, [r7, #12]
 8006186:	4618      	mov	r0, r3
 8006188:	f004 f828 	bl	800a1dc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800618c:	78fb      	ldrb	r3, [r7, #3]
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	2b00      	cmp	r3, #0
 8006194:	d109      	bne.n	80061aa <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	7999      	ldrb	r1, [r3, #6]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061a4:	461a      	mov	r2, r3
 80061a6:	f004 fa19 	bl	800a5dc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	460b      	mov	r3, r1
 80061c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80061c8:	78fb      	ldrb	r3, [r7, #3]
 80061ca:	f003 030f 	and.w	r3, r3, #15
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	7912      	ldrb	r2, [r2, #4]
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d901      	bls.n	80061da <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e042      	b.n	8006260 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80061da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	da0f      	bge.n	8006202 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061e2:	78fb      	ldrb	r3, [r7, #3]
 80061e4:	f003 020f 	and.w	r2, r3, #15
 80061e8:	4613      	mov	r3, r2
 80061ea:	00db      	lsls	r3, r3, #3
 80061ec:	4413      	add	r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	3310      	adds	r3, #16
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	4413      	add	r3, r2
 80061f6:	3304      	adds	r3, #4
 80061f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2201      	movs	r2, #1
 80061fe:	705a      	strb	r2, [r3, #1]
 8006200:	e00f      	b.n	8006222 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006202:	78fb      	ldrb	r3, [r7, #3]
 8006204:	f003 020f 	and.w	r2, r3, #15
 8006208:	4613      	mov	r3, r2
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	4413      	add	r3, r2
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	4413      	add	r3, r2
 8006218:	3304      	adds	r3, #4
 800621a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006228:	78fb      	ldrb	r3, [r7, #3]
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	b2da      	uxtb	r2, r3
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800623a:	2b01      	cmp	r3, #1
 800623c:	d101      	bne.n	8006242 <HAL_PCD_EP_ClrStall+0x86>
 800623e:	2302      	movs	r3, #2
 8006240:	e00e      	b.n	8006260 <HAL_PCD_EP_ClrStall+0xa4>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2201      	movs	r2, #1
 8006246:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68f9      	ldr	r1, [r7, #12]
 8006250:	4618      	mov	r0, r3
 8006252:	f004 f831 	bl	800a2b8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	460b      	mov	r3, r1
 8006272:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006274:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006278:	2b00      	cmp	r3, #0
 800627a:	da0c      	bge.n	8006296 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800627c:	78fb      	ldrb	r3, [r7, #3]
 800627e:	f003 020f 	and.w	r2, r3, #15
 8006282:	4613      	mov	r3, r2
 8006284:	00db      	lsls	r3, r3, #3
 8006286:	4413      	add	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	3310      	adds	r3, #16
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	4413      	add	r3, r2
 8006290:	3304      	adds	r3, #4
 8006292:	60fb      	str	r3, [r7, #12]
 8006294:	e00c      	b.n	80062b0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	f003 020f 	and.w	r2, r3, #15
 800629c:	4613      	mov	r3, r2
 800629e:	00db      	lsls	r3, r3, #3
 80062a0:	4413      	add	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	4413      	add	r3, r2
 80062ac:	3304      	adds	r3, #4
 80062ae:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68f9      	ldr	r1, [r7, #12]
 80062b6:	4618      	mov	r0, r3
 80062b8:	f003 fe50 	bl	8009f5c <USB_EPStopXfer>
 80062bc:	4603      	mov	r3, r0
 80062be:	72fb      	strb	r3, [r7, #11]

  return ret;
 80062c0:	7afb      	ldrb	r3, [r7, #11]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80062ca:	b580      	push	{r7, lr}
 80062cc:	b08a      	sub	sp, #40	@ 0x28
 80062ce:	af02      	add	r7, sp, #8
 80062d0:	6078      	str	r0, [r7, #4]
 80062d2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80062de:	683a      	ldr	r2, [r7, #0]
 80062e0:	4613      	mov	r3, r2
 80062e2:	00db      	lsls	r3, r3, #3
 80062e4:	4413      	add	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	3310      	adds	r3, #16
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	4413      	add	r3, r2
 80062ee:	3304      	adds	r3, #4
 80062f0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	695a      	ldr	r2, [r3, #20]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d901      	bls.n	8006302 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e06b      	b.n	80063da <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	691a      	ldr	r2, [r3, #16]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	69fa      	ldr	r2, [r7, #28]
 8006314:	429a      	cmp	r2, r3
 8006316:	d902      	bls.n	800631e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	3303      	adds	r3, #3
 8006322:	089b      	lsrs	r3, r3, #2
 8006324:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006326:	e02a      	b.n	800637e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	691a      	ldr	r2, [r3, #16]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	69fa      	ldr	r2, [r7, #28]
 800633a:	429a      	cmp	r2, r3
 800633c:	d902      	bls.n	8006344 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	3303      	adds	r3, #3
 8006348:	089b      	lsrs	r3, r3, #2
 800634a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	68d9      	ldr	r1, [r3, #12]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	b2da      	uxtb	r2, r3
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	4603      	mov	r3, r0
 8006360:	6978      	ldr	r0, [r7, #20]
 8006362:	f003 fea5 	bl	800a0b0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	68da      	ldr	r2, [r3, #12]
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	441a      	add	r2, r3
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	695a      	ldr	r2, [r3, #20]
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	441a      	add	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	4413      	add	r3, r2
 8006386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800638e:	69ba      	ldr	r2, [r7, #24]
 8006390:	429a      	cmp	r2, r3
 8006392:	d809      	bhi.n	80063a8 <PCD_WriteEmptyTxFifo+0xde>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	695a      	ldr	r2, [r3, #20]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800639c:	429a      	cmp	r2, r3
 800639e:	d203      	bcs.n	80063a8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1bf      	bne.n	8006328 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	691a      	ldr	r2, [r3, #16]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d811      	bhi.n	80063d8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	f003 030f 	and.w	r3, r3, #15
 80063ba:	2201      	movs	r2, #1
 80063bc:	fa02 f303 	lsl.w	r3, r2, r3
 80063c0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	43db      	mvns	r3, r3
 80063ce:	6939      	ldr	r1, [r7, #16]
 80063d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063d4:	4013      	ands	r3, r2
 80063d6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3720      	adds	r7, #32
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
	...

080063e4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b088      	sub	sp, #32
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	333c      	adds	r3, #60	@ 0x3c
 80063fc:	3304      	adds	r3, #4
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	015a      	lsls	r2, r3, #5
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	4413      	add	r3, r2
 800640a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	799b      	ldrb	r3, [r3, #6]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d17b      	bne.n	8006512 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f003 0308 	and.w	r3, r3, #8
 8006420:	2b00      	cmp	r3, #0
 8006422:	d015      	beq.n	8006450 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	4a61      	ldr	r2, [pc, #388]	@ (80065ac <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006428:	4293      	cmp	r3, r2
 800642a:	f240 80b9 	bls.w	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 80b3 	beq.w	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	015a      	lsls	r2, r3, #5
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	4413      	add	r3, r2
 8006442:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006446:	461a      	mov	r2, r3
 8006448:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800644c:	6093      	str	r3, [r2, #8]
 800644e:	e0a7      	b.n	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	d009      	beq.n	800646e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	015a      	lsls	r2, r3, #5
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	4413      	add	r3, r2
 8006462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006466:	461a      	mov	r2, r3
 8006468:	2320      	movs	r3, #32
 800646a:	6093      	str	r3, [r2, #8]
 800646c:	e098      	b.n	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006474:	2b00      	cmp	r3, #0
 8006476:	f040 8093 	bne.w	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	4a4b      	ldr	r2, [pc, #300]	@ (80065ac <PCD_EP_OutXfrComplete_int+0x1c8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d90f      	bls.n	80064a2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00a      	beq.n	80064a2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	4413      	add	r3, r2
 8006494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006498:	461a      	mov	r2, r3
 800649a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800649e:	6093      	str	r3, [r2, #8]
 80064a0:	e07e      	b.n	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	4613      	mov	r3, r2
 80064a6:	00db      	lsls	r3, r3, #3
 80064a8:	4413      	add	r3, r2
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	4413      	add	r3, r2
 80064b4:	3304      	adds	r3, #4
 80064b6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6a1a      	ldr	r2, [r3, #32]
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	0159      	lsls	r1, r3, #5
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	440b      	add	r3, r1
 80064c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064ce:	1ad2      	subs	r2, r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d114      	bne.n	8006504 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d109      	bne.n	80064f6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6818      	ldr	r0, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80064ec:	461a      	mov	r2, r3
 80064ee:	2101      	movs	r1, #1
 80064f0:	f004 f874 	bl	800a5dc <USB_EP0_OutStart>
 80064f4:	e006      	b.n	8006504 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	68da      	ldr	r2, [r3, #12]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	441a      	add	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	b2db      	uxtb	r3, r3
 8006508:	4619      	mov	r1, r3
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f006 face 	bl	800caac <HAL_PCD_DataOutStageCallback>
 8006510:	e046      	b.n	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	4a26      	ldr	r2, [pc, #152]	@ (80065b0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d124      	bne.n	8006564 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00a      	beq.n	800653a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	4413      	add	r3, r2
 800652c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006530:	461a      	mov	r2, r3
 8006532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006536:	6093      	str	r3, [r2, #8]
 8006538:	e032      	b.n	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	f003 0320 	and.w	r3, r3, #32
 8006540:	2b00      	cmp	r3, #0
 8006542:	d008      	beq.n	8006556 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	015a      	lsls	r2, r3, #5
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	4413      	add	r3, r2
 800654c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006550:	461a      	mov	r2, r3
 8006552:	2320      	movs	r3, #32
 8006554:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	b2db      	uxtb	r3, r3
 800655a:	4619      	mov	r1, r3
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f006 faa5 	bl	800caac <HAL_PCD_DataOutStageCallback>
 8006562:	e01d      	b.n	80065a0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d114      	bne.n	8006594 <PCD_EP_OutXfrComplete_int+0x1b0>
 800656a:	6879      	ldr	r1, [r7, #4]
 800656c:	683a      	ldr	r2, [r7, #0]
 800656e:	4613      	mov	r3, r2
 8006570:	00db      	lsls	r3, r3, #3
 8006572:	4413      	add	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	440b      	add	r3, r1
 8006578:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d108      	bne.n	8006594 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6818      	ldr	r0, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800658c:	461a      	mov	r2, r3
 800658e:	2100      	movs	r1, #0
 8006590:	f004 f824 	bl	800a5dc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	b2db      	uxtb	r3, r3
 8006598:	4619      	mov	r1, r3
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f006 fa86 	bl	800caac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3720      	adds	r7, #32
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	4f54300a 	.word	0x4f54300a
 80065b0:	4f54310a 	.word	0x4f54310a

080065b4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b086      	sub	sp, #24
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	333c      	adds	r3, #60	@ 0x3c
 80065cc:	3304      	adds	r3, #4
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	015a      	lsls	r2, r3, #5
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	4413      	add	r3, r2
 80065da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4a15      	ldr	r2, [pc, #84]	@ (800663c <PCD_EP_OutSetupPacket_int+0x88>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d90e      	bls.n	8006608 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d009      	beq.n	8006608 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	015a      	lsls	r2, r3, #5
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	4413      	add	r3, r2
 80065fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006600:	461a      	mov	r2, r3
 8006602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006606:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f006 fa3d 	bl	800ca88 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	4a0a      	ldr	r2, [pc, #40]	@ (800663c <PCD_EP_OutSetupPacket_int+0x88>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d90c      	bls.n	8006630 <PCD_EP_OutSetupPacket_int+0x7c>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	799b      	ldrb	r3, [r3, #6]
 800661a:	2b01      	cmp	r3, #1
 800661c:	d108      	bne.n	8006630 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6818      	ldr	r0, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006628:	461a      	mov	r2, r3
 800662a:	2101      	movs	r1, #1
 800662c:	f003 ffd6 	bl	800a5dc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3718      	adds	r7, #24
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	4f54300a 	.word	0x4f54300a

08006640 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006640:	b480      	push	{r7}
 8006642:	b085      	sub	sp, #20
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	460b      	mov	r3, r1
 800664a:	70fb      	strb	r3, [r7, #3]
 800664c:	4613      	mov	r3, r2
 800664e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006656:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006658:	78fb      	ldrb	r3, [r7, #3]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d107      	bne.n	800666e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800665e:	883b      	ldrh	r3, [r7, #0]
 8006660:	0419      	lsls	r1, r3, #16
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	430a      	orrs	r2, r1
 800666a:	629a      	str	r2, [r3, #40]	@ 0x28
 800666c:	e028      	b.n	80066c0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006674:	0c1b      	lsrs	r3, r3, #16
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	4413      	add	r3, r2
 800667a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800667c:	2300      	movs	r3, #0
 800667e:	73fb      	strb	r3, [r7, #15]
 8006680:	e00d      	b.n	800669e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	7bfb      	ldrb	r3, [r7, #15]
 8006688:	3340      	adds	r3, #64	@ 0x40
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	0c1b      	lsrs	r3, r3, #16
 8006692:	68ba      	ldr	r2, [r7, #8]
 8006694:	4413      	add	r3, r2
 8006696:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	3301      	adds	r3, #1
 800669c:	73fb      	strb	r3, [r7, #15]
 800669e:	7bfa      	ldrb	r2, [r7, #15]
 80066a0:	78fb      	ldrb	r3, [r7, #3]
 80066a2:	3b01      	subs	r3, #1
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d3ec      	bcc.n	8006682 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80066a8:	883b      	ldrh	r3, [r7, #0]
 80066aa:	0418      	lsls	r0, r3, #16
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6819      	ldr	r1, [r3, #0]
 80066b0:	78fb      	ldrb	r3, [r7, #3]
 80066b2:	3b01      	subs	r3, #1
 80066b4:	68ba      	ldr	r2, [r7, #8]
 80066b6:	4302      	orrs	r2, r0
 80066b8:	3340      	adds	r3, #64	@ 0x40
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	440b      	add	r3, r1
 80066be:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3714      	adds	r7, #20
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr

080066ce <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80066ce:	b480      	push	{r7}
 80066d0:	b083      	sub	sp, #12
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
 80066d6:	460b      	mov	r3, r1
 80066d8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	887a      	ldrh	r2, [r7, #2]
 80066e0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	460b      	mov	r3, r1
 80066fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b086      	sub	sp, #24
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e267      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	2b00      	cmp	r3, #0
 8006724:	d075      	beq.n	8006812 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006726:	4b88      	ldr	r3, [pc, #544]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f003 030c 	and.w	r3, r3, #12
 800672e:	2b04      	cmp	r3, #4
 8006730:	d00c      	beq.n	800674c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006732:	4b85      	ldr	r3, [pc, #532]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800673a:	2b08      	cmp	r3, #8
 800673c:	d112      	bne.n	8006764 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800673e:	4b82      	ldr	r3, [pc, #520]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006746:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800674a:	d10b      	bne.n	8006764 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800674c:	4b7e      	ldr	r3, [pc, #504]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d05b      	beq.n	8006810 <HAL_RCC_OscConfig+0x108>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d157      	bne.n	8006810 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e242      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800676c:	d106      	bne.n	800677c <HAL_RCC_OscConfig+0x74>
 800676e:	4b76      	ldr	r3, [pc, #472]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a75      	ldr	r2, [pc, #468]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006778:	6013      	str	r3, [r2, #0]
 800677a:	e01d      	b.n	80067b8 <HAL_RCC_OscConfig+0xb0>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006784:	d10c      	bne.n	80067a0 <HAL_RCC_OscConfig+0x98>
 8006786:	4b70      	ldr	r3, [pc, #448]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a6f      	ldr	r2, [pc, #444]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 800678c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006790:	6013      	str	r3, [r2, #0]
 8006792:	4b6d      	ldr	r3, [pc, #436]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a6c      	ldr	r2, [pc, #432]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800679c:	6013      	str	r3, [r2, #0]
 800679e:	e00b      	b.n	80067b8 <HAL_RCC_OscConfig+0xb0>
 80067a0:	4b69      	ldr	r3, [pc, #420]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a68      	ldr	r2, [pc, #416]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80067a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067aa:	6013      	str	r3, [r2, #0]
 80067ac:	4b66      	ldr	r3, [pc, #408]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a65      	ldr	r2, [pc, #404]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80067b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d013      	beq.n	80067e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c0:	f7fc ffbe 	bl	8003740 <HAL_GetTick>
 80067c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067c6:	e008      	b.n	80067da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067c8:	f7fc ffba 	bl	8003740 <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	2b64      	cmp	r3, #100	@ 0x64
 80067d4:	d901      	bls.n	80067da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e207      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067da:	4b5b      	ldr	r3, [pc, #364]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d0f0      	beq.n	80067c8 <HAL_RCC_OscConfig+0xc0>
 80067e6:	e014      	b.n	8006812 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067e8:	f7fc ffaa 	bl	8003740 <HAL_GetTick>
 80067ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067ee:	e008      	b.n	8006802 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067f0:	f7fc ffa6 	bl	8003740 <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	2b64      	cmp	r3, #100	@ 0x64
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e1f3      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006802:	4b51      	ldr	r3, [pc, #324]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1f0      	bne.n	80067f0 <HAL_RCC_OscConfig+0xe8>
 800680e:	e000      	b.n	8006812 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0302 	and.w	r3, r3, #2
 800681a:	2b00      	cmp	r3, #0
 800681c:	d063      	beq.n	80068e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800681e:	4b4a      	ldr	r3, [pc, #296]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f003 030c 	and.w	r3, r3, #12
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00b      	beq.n	8006842 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800682a:	4b47      	ldr	r3, [pc, #284]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006832:	2b08      	cmp	r3, #8
 8006834:	d11c      	bne.n	8006870 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006836:	4b44      	ldr	r3, [pc, #272]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d116      	bne.n	8006870 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006842:	4b41      	ldr	r3, [pc, #260]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0302 	and.w	r3, r3, #2
 800684a:	2b00      	cmp	r3, #0
 800684c:	d005      	beq.n	800685a <HAL_RCC_OscConfig+0x152>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	2b01      	cmp	r3, #1
 8006854:	d001      	beq.n	800685a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e1c7      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800685a:	4b3b      	ldr	r3, [pc, #236]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	00db      	lsls	r3, r3, #3
 8006868:	4937      	ldr	r1, [pc, #220]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 800686a:	4313      	orrs	r3, r2
 800686c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800686e:	e03a      	b.n	80068e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d020      	beq.n	80068ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006878:	4b34      	ldr	r3, [pc, #208]	@ (800694c <HAL_RCC_OscConfig+0x244>)
 800687a:	2201      	movs	r2, #1
 800687c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800687e:	f7fc ff5f 	bl	8003740 <HAL_GetTick>
 8006882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006884:	e008      	b.n	8006898 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006886:	f7fc ff5b 	bl	8003740 <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	2b02      	cmp	r3, #2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e1a8      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006898:	4b2b      	ldr	r3, [pc, #172]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0f0      	beq.n	8006886 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068a4:	4b28      	ldr	r3, [pc, #160]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	00db      	lsls	r3, r3, #3
 80068b2:	4925      	ldr	r1, [pc, #148]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	600b      	str	r3, [r1, #0]
 80068b8:	e015      	b.n	80068e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068ba:	4b24      	ldr	r3, [pc, #144]	@ (800694c <HAL_RCC_OscConfig+0x244>)
 80068bc:	2200      	movs	r2, #0
 80068be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068c0:	f7fc ff3e 	bl	8003740 <HAL_GetTick>
 80068c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068c6:	e008      	b.n	80068da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068c8:	f7fc ff3a 	bl	8003740 <HAL_GetTick>
 80068cc:	4602      	mov	r2, r0
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	1ad3      	subs	r3, r2, r3
 80068d2:	2b02      	cmp	r3, #2
 80068d4:	d901      	bls.n	80068da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e187      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068da:	4b1b      	ldr	r3, [pc, #108]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d1f0      	bne.n	80068c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0308 	and.w	r3, r3, #8
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d036      	beq.n	8006960 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	695b      	ldr	r3, [r3, #20]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d016      	beq.n	8006928 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068fa:	4b15      	ldr	r3, [pc, #84]	@ (8006950 <HAL_RCC_OscConfig+0x248>)
 80068fc:	2201      	movs	r2, #1
 80068fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006900:	f7fc ff1e 	bl	8003740 <HAL_GetTick>
 8006904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006906:	e008      	b.n	800691a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006908:	f7fc ff1a 	bl	8003740 <HAL_GetTick>
 800690c:	4602      	mov	r2, r0
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	1ad3      	subs	r3, r2, r3
 8006912:	2b02      	cmp	r3, #2
 8006914:	d901      	bls.n	800691a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e167      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800691a:	4b0b      	ldr	r3, [pc, #44]	@ (8006948 <HAL_RCC_OscConfig+0x240>)
 800691c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d0f0      	beq.n	8006908 <HAL_RCC_OscConfig+0x200>
 8006926:	e01b      	b.n	8006960 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006928:	4b09      	ldr	r3, [pc, #36]	@ (8006950 <HAL_RCC_OscConfig+0x248>)
 800692a:	2200      	movs	r2, #0
 800692c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800692e:	f7fc ff07 	bl	8003740 <HAL_GetTick>
 8006932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006934:	e00e      	b.n	8006954 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006936:	f7fc ff03 	bl	8003740 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d907      	bls.n	8006954 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e150      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
 8006948:	40023800 	.word	0x40023800
 800694c:	42470000 	.word	0x42470000
 8006950:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006954:	4b88      	ldr	r3, [pc, #544]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006956:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006958:	f003 0302 	and.w	r3, r3, #2
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1ea      	bne.n	8006936 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0304 	and.w	r3, r3, #4
 8006968:	2b00      	cmp	r3, #0
 800696a:	f000 8097 	beq.w	8006a9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800696e:	2300      	movs	r3, #0
 8006970:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006972:	4b81      	ldr	r3, [pc, #516]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10f      	bne.n	800699e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800697e:	2300      	movs	r3, #0
 8006980:	60bb      	str	r3, [r7, #8]
 8006982:	4b7d      	ldr	r3, [pc, #500]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006986:	4a7c      	ldr	r2, [pc, #496]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800698c:	6413      	str	r3, [r2, #64]	@ 0x40
 800698e:	4b7a      	ldr	r3, [pc, #488]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006996:	60bb      	str	r3, [r7, #8]
 8006998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800699a:	2301      	movs	r3, #1
 800699c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800699e:	4b77      	ldr	r3, [pc, #476]	@ (8006b7c <HAL_RCC_OscConfig+0x474>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d118      	bne.n	80069dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069aa:	4b74      	ldr	r3, [pc, #464]	@ (8006b7c <HAL_RCC_OscConfig+0x474>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a73      	ldr	r2, [pc, #460]	@ (8006b7c <HAL_RCC_OscConfig+0x474>)
 80069b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069b6:	f7fc fec3 	bl	8003740 <HAL_GetTick>
 80069ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069bc:	e008      	b.n	80069d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069be:	f7fc febf 	bl	8003740 <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e10c      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069d0:	4b6a      	ldr	r3, [pc, #424]	@ (8006b7c <HAL_RCC_OscConfig+0x474>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d0f0      	beq.n	80069be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d106      	bne.n	80069f2 <HAL_RCC_OscConfig+0x2ea>
 80069e4:	4b64      	ldr	r3, [pc, #400]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 80069e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069e8:	4a63      	ldr	r2, [pc, #396]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 80069ea:	f043 0301 	orr.w	r3, r3, #1
 80069ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80069f0:	e01c      	b.n	8006a2c <HAL_RCC_OscConfig+0x324>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	2b05      	cmp	r3, #5
 80069f8:	d10c      	bne.n	8006a14 <HAL_RCC_OscConfig+0x30c>
 80069fa:	4b5f      	ldr	r3, [pc, #380]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 80069fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069fe:	4a5e      	ldr	r2, [pc, #376]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a00:	f043 0304 	orr.w	r3, r3, #4
 8006a04:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a06:	4b5c      	ldr	r3, [pc, #368]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0a:	4a5b      	ldr	r2, [pc, #364]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a0c:	f043 0301 	orr.w	r3, r3, #1
 8006a10:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a12:	e00b      	b.n	8006a2c <HAL_RCC_OscConfig+0x324>
 8006a14:	4b58      	ldr	r3, [pc, #352]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a18:	4a57      	ldr	r2, [pc, #348]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a1a:	f023 0301 	bic.w	r3, r3, #1
 8006a1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a20:	4b55      	ldr	r3, [pc, #340]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a24:	4a54      	ldr	r2, [pc, #336]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a26:	f023 0304 	bic.w	r3, r3, #4
 8006a2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d015      	beq.n	8006a60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a34:	f7fc fe84 	bl	8003740 <HAL_GetTick>
 8006a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a3a:	e00a      	b.n	8006a52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a3c:	f7fc fe80 	bl	8003740 <HAL_GetTick>
 8006a40:	4602      	mov	r2, r0
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	1ad3      	subs	r3, r2, r3
 8006a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d901      	bls.n	8006a52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e0cb      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a52:	4b49      	ldr	r3, [pc, #292]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a56:	f003 0302 	and.w	r3, r3, #2
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d0ee      	beq.n	8006a3c <HAL_RCC_OscConfig+0x334>
 8006a5e:	e014      	b.n	8006a8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a60:	f7fc fe6e 	bl	8003740 <HAL_GetTick>
 8006a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a66:	e00a      	b.n	8006a7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a68:	f7fc fe6a 	bl	8003740 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d901      	bls.n	8006a7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e0b5      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1ee      	bne.n	8006a68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a8a:	7dfb      	ldrb	r3, [r7, #23]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d105      	bne.n	8006a9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a90:	4b39      	ldr	r3, [pc, #228]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a94:	4a38      	ldr	r2, [pc, #224]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006a96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f000 80a1 	beq.w	8006be8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006aa6:	4b34      	ldr	r3, [pc, #208]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f003 030c 	and.w	r3, r3, #12
 8006aae:	2b08      	cmp	r3, #8
 8006ab0:	d05c      	beq.n	8006b6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	2b02      	cmp	r3, #2
 8006ab8:	d141      	bne.n	8006b3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aba:	4b31      	ldr	r3, [pc, #196]	@ (8006b80 <HAL_RCC_OscConfig+0x478>)
 8006abc:	2200      	movs	r2, #0
 8006abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ac0:	f7fc fe3e 	bl	8003740 <HAL_GetTick>
 8006ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ac6:	e008      	b.n	8006ada <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ac8:	f7fc fe3a 	bl	8003740 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d901      	bls.n	8006ada <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e087      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ada:	4b27      	ldr	r3, [pc, #156]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1f0      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	69da      	ldr	r2, [r3, #28]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	431a      	orrs	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	019b      	lsls	r3, r3, #6
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afc:	085b      	lsrs	r3, r3, #1
 8006afe:	3b01      	subs	r3, #1
 8006b00:	041b      	lsls	r3, r3, #16
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b08:	061b      	lsls	r3, r3, #24
 8006b0a:	491b      	ldr	r1, [pc, #108]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b10:	4b1b      	ldr	r3, [pc, #108]	@ (8006b80 <HAL_RCC_OscConfig+0x478>)
 8006b12:	2201      	movs	r2, #1
 8006b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b16:	f7fc fe13 	bl	8003740 <HAL_GetTick>
 8006b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b1c:	e008      	b.n	8006b30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b1e:	f7fc fe0f 	bl	8003740 <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d901      	bls.n	8006b30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	e05c      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b30:	4b11      	ldr	r3, [pc, #68]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d0f0      	beq.n	8006b1e <HAL_RCC_OscConfig+0x416>
 8006b3c:	e054      	b.n	8006be8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b3e:	4b10      	ldr	r3, [pc, #64]	@ (8006b80 <HAL_RCC_OscConfig+0x478>)
 8006b40:	2200      	movs	r2, #0
 8006b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b44:	f7fc fdfc 	bl	8003740 <HAL_GetTick>
 8006b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b4a:	e008      	b.n	8006b5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b4c:	f7fc fdf8 	bl	8003740 <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d901      	bls.n	8006b5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e045      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b5e:	4b06      	ldr	r3, [pc, #24]	@ (8006b78 <HAL_RCC_OscConfig+0x470>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1f0      	bne.n	8006b4c <HAL_RCC_OscConfig+0x444>
 8006b6a:	e03d      	b.n	8006be8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d107      	bne.n	8006b84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e038      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
 8006b78:	40023800 	.word	0x40023800
 8006b7c:	40007000 	.word	0x40007000
 8006b80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b84:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf4 <HAL_RCC_OscConfig+0x4ec>)
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d028      	beq.n	8006be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d121      	bne.n	8006be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d11a      	bne.n	8006be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d111      	bne.n	8006be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bca:	085b      	lsrs	r3, r3, #1
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d107      	bne.n	8006be4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d001      	beq.n	8006be8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e000      	b.n	8006bea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3718      	adds	r7, #24
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40023800 	.word	0x40023800

08006bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d101      	bne.n	8006c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e0cc      	b.n	8006da6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c0c:	4b68      	ldr	r3, [pc, #416]	@ (8006db0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0307 	and.w	r3, r3, #7
 8006c14:	683a      	ldr	r2, [r7, #0]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d90c      	bls.n	8006c34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c1a:	4b65      	ldr	r3, [pc, #404]	@ (8006db0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c1c:	683a      	ldr	r2, [r7, #0]
 8006c1e:	b2d2      	uxtb	r2, r2
 8006c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c22:	4b63      	ldr	r3, [pc, #396]	@ (8006db0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0307 	and.w	r3, r3, #7
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d001      	beq.n	8006c34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e0b8      	b.n	8006da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d020      	beq.n	8006c82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d005      	beq.n	8006c58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c4c:	4b59      	ldr	r3, [pc, #356]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	4a58      	ldr	r2, [pc, #352]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0308 	and.w	r3, r3, #8
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d005      	beq.n	8006c70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c64:	4b53      	ldr	r3, [pc, #332]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	4a52      	ldr	r2, [pc, #328]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c70:	4b50      	ldr	r3, [pc, #320]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	494d      	ldr	r1, [pc, #308]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d044      	beq.n	8006d18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d107      	bne.n	8006ca6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c96:	4b47      	ldr	r3, [pc, #284]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d119      	bne.n	8006cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e07f      	b.n	8006da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d003      	beq.n	8006cb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cb2:	2b03      	cmp	r3, #3
 8006cb4:	d107      	bne.n	8006cc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d109      	bne.n	8006cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e06f      	b.n	8006da6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0302 	and.w	r3, r3, #2
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e067      	b.n	8006da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cd6:	4b37      	ldr	r3, [pc, #220]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	f023 0203 	bic.w	r2, r3, #3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	4934      	ldr	r1, [pc, #208]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ce8:	f7fc fd2a 	bl	8003740 <HAL_GetTick>
 8006cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cee:	e00a      	b.n	8006d06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cf0:	f7fc fd26 	bl	8003740 <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e04f      	b.n	8006da6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d06:	4b2b      	ldr	r3, [pc, #172]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f003 020c 	and.w	r2, r3, #12
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d1eb      	bne.n	8006cf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d18:	4b25      	ldr	r3, [pc, #148]	@ (8006db0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0307 	and.w	r3, r3, #7
 8006d20:	683a      	ldr	r2, [r7, #0]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d20c      	bcs.n	8006d40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d26:	4b22      	ldr	r3, [pc, #136]	@ (8006db0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d28:	683a      	ldr	r2, [r7, #0]
 8006d2a:	b2d2      	uxtb	r2, r2
 8006d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d2e:	4b20      	ldr	r3, [pc, #128]	@ (8006db0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 0307 	and.w	r3, r3, #7
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d001      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e032      	b.n	8006da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0304 	and.w	r3, r3, #4
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d008      	beq.n	8006d5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d4c:	4b19      	ldr	r3, [pc, #100]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	4916      	ldr	r1, [pc, #88]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 0308 	and.w	r3, r3, #8
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d009      	beq.n	8006d7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d6a:	4b12      	ldr	r3, [pc, #72]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	00db      	lsls	r3, r3, #3
 8006d78:	490e      	ldr	r1, [pc, #56]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d7e:	f000 f821 	bl	8006dc4 <HAL_RCC_GetSysClockFreq>
 8006d82:	4602      	mov	r2, r0
 8006d84:	4b0b      	ldr	r3, [pc, #44]	@ (8006db4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	091b      	lsrs	r3, r3, #4
 8006d8a:	f003 030f 	and.w	r3, r3, #15
 8006d8e:	490a      	ldr	r1, [pc, #40]	@ (8006db8 <HAL_RCC_ClockConfig+0x1c0>)
 8006d90:	5ccb      	ldrb	r3, [r1, r3]
 8006d92:	fa22 f303 	lsr.w	r3, r2, r3
 8006d96:	4a09      	ldr	r2, [pc, #36]	@ (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006d9a:	4b09      	ldr	r3, [pc, #36]	@ (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7fc fc8a 	bl	80036b8 <HAL_InitTick>

  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	40023c00 	.word	0x40023c00
 8006db4:	40023800 	.word	0x40023800
 8006db8:	08010220 	.word	0x08010220
 8006dbc:	20000018 	.word	0x20000018
 8006dc0:	2000001c 	.word	0x2000001c

08006dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dc8:	b094      	sub	sp, #80	@ 0x50
 8006dca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ddc:	4b79      	ldr	r3, [pc, #484]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f003 030c 	and.w	r3, r3, #12
 8006de4:	2b08      	cmp	r3, #8
 8006de6:	d00d      	beq.n	8006e04 <HAL_RCC_GetSysClockFreq+0x40>
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	f200 80e1 	bhi.w	8006fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <HAL_RCC_GetSysClockFreq+0x34>
 8006df2:	2b04      	cmp	r3, #4
 8006df4:	d003      	beq.n	8006dfe <HAL_RCC_GetSysClockFreq+0x3a>
 8006df6:	e0db      	b.n	8006fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006df8:	4b73      	ldr	r3, [pc, #460]	@ (8006fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006dfc:	e0db      	b.n	8006fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006dfe:	4b73      	ldr	r3, [pc, #460]	@ (8006fcc <HAL_RCC_GetSysClockFreq+0x208>)
 8006e00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e02:	e0d8      	b.n	8006fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e04:	4b6f      	ldr	r3, [pc, #444]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e0e:	4b6d      	ldr	r3, [pc, #436]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d063      	beq.n	8006ee2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e1a:	4b6a      	ldr	r3, [pc, #424]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	099b      	lsrs	r3, r3, #6
 8006e20:	2200      	movs	r2, #0
 8006e22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e2e:	2300      	movs	r3, #0
 8006e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006e36:	4622      	mov	r2, r4
 8006e38:	462b      	mov	r3, r5
 8006e3a:	f04f 0000 	mov.w	r0, #0
 8006e3e:	f04f 0100 	mov.w	r1, #0
 8006e42:	0159      	lsls	r1, r3, #5
 8006e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e48:	0150      	lsls	r0, r2, #5
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	4621      	mov	r1, r4
 8006e50:	1a51      	subs	r1, r2, r1
 8006e52:	6139      	str	r1, [r7, #16]
 8006e54:	4629      	mov	r1, r5
 8006e56:	eb63 0301 	sbc.w	r3, r3, r1
 8006e5a:	617b      	str	r3, [r7, #20]
 8006e5c:	f04f 0200 	mov.w	r2, #0
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e68:	4659      	mov	r1, fp
 8006e6a:	018b      	lsls	r3, r1, #6
 8006e6c:	4651      	mov	r1, sl
 8006e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e72:	4651      	mov	r1, sl
 8006e74:	018a      	lsls	r2, r1, #6
 8006e76:	4651      	mov	r1, sl
 8006e78:	ebb2 0801 	subs.w	r8, r2, r1
 8006e7c:	4659      	mov	r1, fp
 8006e7e:	eb63 0901 	sbc.w	r9, r3, r1
 8006e82:	f04f 0200 	mov.w	r2, #0
 8006e86:	f04f 0300 	mov.w	r3, #0
 8006e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e96:	4690      	mov	r8, r2
 8006e98:	4699      	mov	r9, r3
 8006e9a:	4623      	mov	r3, r4
 8006e9c:	eb18 0303 	adds.w	r3, r8, r3
 8006ea0:	60bb      	str	r3, [r7, #8]
 8006ea2:	462b      	mov	r3, r5
 8006ea4:	eb49 0303 	adc.w	r3, r9, r3
 8006ea8:	60fb      	str	r3, [r7, #12]
 8006eaa:	f04f 0200 	mov.w	r2, #0
 8006eae:	f04f 0300 	mov.w	r3, #0
 8006eb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006eb6:	4629      	mov	r1, r5
 8006eb8:	024b      	lsls	r3, r1, #9
 8006eba:	4621      	mov	r1, r4
 8006ebc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ec0:	4621      	mov	r1, r4
 8006ec2:	024a      	lsls	r2, r1, #9
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eca:	2200      	movs	r2, #0
 8006ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ece:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ed0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ed4:	f7f9 feb8 	bl	8000c48 <__aeabi_uldivmod>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	4613      	mov	r3, r2
 8006ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ee0:	e058      	b.n	8006f94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ee2:	4b38      	ldr	r3, [pc, #224]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	099b      	lsrs	r3, r3, #6
 8006ee8:	2200      	movs	r2, #0
 8006eea:	4618      	mov	r0, r3
 8006eec:	4611      	mov	r1, r2
 8006eee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006ef2:	623b      	str	r3, [r7, #32]
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ef8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006efc:	4642      	mov	r2, r8
 8006efe:	464b      	mov	r3, r9
 8006f00:	f04f 0000 	mov.w	r0, #0
 8006f04:	f04f 0100 	mov.w	r1, #0
 8006f08:	0159      	lsls	r1, r3, #5
 8006f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f0e:	0150      	lsls	r0, r2, #5
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
 8006f14:	4641      	mov	r1, r8
 8006f16:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f1a:	4649      	mov	r1, r9
 8006f1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f20:	f04f 0200 	mov.w	r2, #0
 8006f24:	f04f 0300 	mov.w	r3, #0
 8006f28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f34:	ebb2 040a 	subs.w	r4, r2, sl
 8006f38:	eb63 050b 	sbc.w	r5, r3, fp
 8006f3c:	f04f 0200 	mov.w	r2, #0
 8006f40:	f04f 0300 	mov.w	r3, #0
 8006f44:	00eb      	lsls	r3, r5, #3
 8006f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f4a:	00e2      	lsls	r2, r4, #3
 8006f4c:	4614      	mov	r4, r2
 8006f4e:	461d      	mov	r5, r3
 8006f50:	4643      	mov	r3, r8
 8006f52:	18e3      	adds	r3, r4, r3
 8006f54:	603b      	str	r3, [r7, #0]
 8006f56:	464b      	mov	r3, r9
 8006f58:	eb45 0303 	adc.w	r3, r5, r3
 8006f5c:	607b      	str	r3, [r7, #4]
 8006f5e:	f04f 0200 	mov.w	r2, #0
 8006f62:	f04f 0300 	mov.w	r3, #0
 8006f66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f6a:	4629      	mov	r1, r5
 8006f6c:	028b      	lsls	r3, r1, #10
 8006f6e:	4621      	mov	r1, r4
 8006f70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f74:	4621      	mov	r1, r4
 8006f76:	028a      	lsls	r2, r1, #10
 8006f78:	4610      	mov	r0, r2
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f7e:	2200      	movs	r2, #0
 8006f80:	61bb      	str	r3, [r7, #24]
 8006f82:	61fa      	str	r2, [r7, #28]
 8006f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f88:	f7f9 fe5e 	bl	8000c48 <__aeabi_uldivmod>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	460b      	mov	r3, r1
 8006f90:	4613      	mov	r3, r2
 8006f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006f94:	4b0b      	ldr	r3, [pc, #44]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	0c1b      	lsrs	r3, r3, #16
 8006f9a:	f003 0303 	and.w	r3, r3, #3
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	005b      	lsls	r3, r3, #1
 8006fa2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006fa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fae:	e002      	b.n	8006fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fb0:	4b05      	ldr	r3, [pc, #20]	@ (8006fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3750      	adds	r7, #80	@ 0x50
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fc2:	bf00      	nop
 8006fc4:	40023800 	.word	0x40023800
 8006fc8:	00f42400 	.word	0x00f42400
 8006fcc:	007a1200 	.word	0x007a1200

08006fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fd4:	4b03      	ldr	r3, [pc, #12]	@ (8006fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	20000018 	.word	0x20000018

08006fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fec:	f7ff fff0 	bl	8006fd0 <HAL_RCC_GetHCLKFreq>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	4b05      	ldr	r3, [pc, #20]	@ (8007008 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	0a9b      	lsrs	r3, r3, #10
 8006ff8:	f003 0307 	and.w	r3, r3, #7
 8006ffc:	4903      	ldr	r1, [pc, #12]	@ (800700c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ffe:	5ccb      	ldrb	r3, [r1, r3]
 8007000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007004:	4618      	mov	r0, r3
 8007006:	bd80      	pop	{r7, pc}
 8007008:	40023800 	.word	0x40023800
 800700c:	08010230 	.word	0x08010230

08007010 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007014:	f7ff ffdc 	bl	8006fd0 <HAL_RCC_GetHCLKFreq>
 8007018:	4602      	mov	r2, r0
 800701a:	4b05      	ldr	r3, [pc, #20]	@ (8007030 <HAL_RCC_GetPCLK2Freq+0x20>)
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	0b5b      	lsrs	r3, r3, #13
 8007020:	f003 0307 	and.w	r3, r3, #7
 8007024:	4903      	ldr	r1, [pc, #12]	@ (8007034 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007026:	5ccb      	ldrb	r3, [r1, r3]
 8007028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800702c:	4618      	mov	r0, r3
 800702e:	bd80      	pop	{r7, pc}
 8007030:	40023800 	.word	0x40023800
 8007034:	08010230 	.word	0x08010230

08007038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d101      	bne.n	800704a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e041      	b.n	80070ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007050:	b2db      	uxtb	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d106      	bne.n	8007064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f7fc f834 	bl	80030cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2202      	movs	r2, #2
 8007068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	3304      	adds	r3, #4
 8007074:	4619      	mov	r1, r3
 8007076:	4610      	mov	r0, r2
 8007078:	f000 fcdc 	bl	8007a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3708      	adds	r7, #8
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
	...

080070d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d001      	beq.n	80070f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e04e      	b.n	800718e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2202      	movs	r2, #2
 80070f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68da      	ldr	r2, [r3, #12]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f042 0201 	orr.w	r2, r2, #1
 8007106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a23      	ldr	r2, [pc, #140]	@ (800719c <HAL_TIM_Base_Start_IT+0xc4>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d022      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x80>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800711a:	d01d      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x80>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a1f      	ldr	r2, [pc, #124]	@ (80071a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d018      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x80>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a1e      	ldr	r2, [pc, #120]	@ (80071a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d013      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x80>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a1c      	ldr	r2, [pc, #112]	@ (80071a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d00e      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x80>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a1b      	ldr	r2, [pc, #108]	@ (80071ac <HAL_TIM_Base_Start_IT+0xd4>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d009      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x80>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a19      	ldr	r2, [pc, #100]	@ (80071b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d004      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x80>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a18      	ldr	r2, [pc, #96]	@ (80071b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d111      	bne.n	800717c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	f003 0307 	and.w	r3, r3, #7
 8007162:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2b06      	cmp	r3, #6
 8007168:	d010      	beq.n	800718c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f042 0201 	orr.w	r2, r2, #1
 8007178:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800717a:	e007      	b.n	800718c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f042 0201 	orr.w	r2, r2, #1
 800718a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3714      	adds	r7, #20
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	40010000 	.word	0x40010000
 80071a0:	40000400 	.word	0x40000400
 80071a4:	40000800 	.word	0x40000800
 80071a8:	40000c00 	.word	0x40000c00
 80071ac:	40010400 	.word	0x40010400
 80071b0:	40014000 	.word	0x40014000
 80071b4:	40001800 	.word	0x40001800

080071b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d101      	bne.n	80071ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e041      	b.n	800724e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f839 	bl	8007256 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3304      	adds	r3, #4
 80071f4:	4619      	mov	r1, r3
 80071f6:	4610      	mov	r0, r2
 80071f8:	f000 fc1c 	bl	8007a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3708      	adds	r7, #8
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}

08007256 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800725e:	bf00      	nop
 8007260:	370c      	adds	r7, #12
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
	...

0800726c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d109      	bne.n	8007290 <HAL_TIM_PWM_Start+0x24>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b01      	cmp	r3, #1
 8007286:	bf14      	ite	ne
 8007288:	2301      	movne	r3, #1
 800728a:	2300      	moveq	r3, #0
 800728c:	b2db      	uxtb	r3, r3
 800728e:	e022      	b.n	80072d6 <HAL_TIM_PWM_Start+0x6a>
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	2b04      	cmp	r3, #4
 8007294:	d109      	bne.n	80072aa <HAL_TIM_PWM_Start+0x3e>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800729c:	b2db      	uxtb	r3, r3
 800729e:	2b01      	cmp	r3, #1
 80072a0:	bf14      	ite	ne
 80072a2:	2301      	movne	r3, #1
 80072a4:	2300      	moveq	r3, #0
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	e015      	b.n	80072d6 <HAL_TIM_PWM_Start+0x6a>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b08      	cmp	r3, #8
 80072ae:	d109      	bne.n	80072c4 <HAL_TIM_PWM_Start+0x58>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	bf14      	ite	ne
 80072bc:	2301      	movne	r3, #1
 80072be:	2300      	moveq	r3, #0
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	e008      	b.n	80072d6 <HAL_TIM_PWM_Start+0x6a>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	bf14      	ite	ne
 80072d0:	2301      	movne	r3, #1
 80072d2:	2300      	moveq	r3, #0
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d001      	beq.n	80072de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e07c      	b.n	80073d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d104      	bne.n	80072ee <HAL_TIM_PWM_Start+0x82>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2202      	movs	r2, #2
 80072e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072ec:	e013      	b.n	8007316 <HAL_TIM_PWM_Start+0xaa>
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	2b04      	cmp	r3, #4
 80072f2:	d104      	bne.n	80072fe <HAL_TIM_PWM_Start+0x92>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2202      	movs	r2, #2
 80072f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072fc:	e00b      	b.n	8007316 <HAL_TIM_PWM_Start+0xaa>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b08      	cmp	r3, #8
 8007302:	d104      	bne.n	800730e <HAL_TIM_PWM_Start+0xa2>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2202      	movs	r2, #2
 8007308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800730c:	e003      	b.n	8007316 <HAL_TIM_PWM_Start+0xaa>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2202      	movs	r2, #2
 8007312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2201      	movs	r2, #1
 800731c:	6839      	ldr	r1, [r7, #0]
 800731e:	4618      	mov	r0, r3
 8007320:	f000 fe7e 	bl	8008020 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a2d      	ldr	r2, [pc, #180]	@ (80073e0 <HAL_TIM_PWM_Start+0x174>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d004      	beq.n	8007338 <HAL_TIM_PWM_Start+0xcc>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a2c      	ldr	r2, [pc, #176]	@ (80073e4 <HAL_TIM_PWM_Start+0x178>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d101      	bne.n	800733c <HAL_TIM_PWM_Start+0xd0>
 8007338:	2301      	movs	r3, #1
 800733a:	e000      	b.n	800733e <HAL_TIM_PWM_Start+0xd2>
 800733c:	2300      	movs	r3, #0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d007      	beq.n	8007352 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007350:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a22      	ldr	r2, [pc, #136]	@ (80073e0 <HAL_TIM_PWM_Start+0x174>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d022      	beq.n	80073a2 <HAL_TIM_PWM_Start+0x136>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007364:	d01d      	beq.n	80073a2 <HAL_TIM_PWM_Start+0x136>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a1f      	ldr	r2, [pc, #124]	@ (80073e8 <HAL_TIM_PWM_Start+0x17c>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d018      	beq.n	80073a2 <HAL_TIM_PWM_Start+0x136>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a1d      	ldr	r2, [pc, #116]	@ (80073ec <HAL_TIM_PWM_Start+0x180>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d013      	beq.n	80073a2 <HAL_TIM_PWM_Start+0x136>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a1c      	ldr	r2, [pc, #112]	@ (80073f0 <HAL_TIM_PWM_Start+0x184>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d00e      	beq.n	80073a2 <HAL_TIM_PWM_Start+0x136>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a16      	ldr	r2, [pc, #88]	@ (80073e4 <HAL_TIM_PWM_Start+0x178>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d009      	beq.n	80073a2 <HAL_TIM_PWM_Start+0x136>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a18      	ldr	r2, [pc, #96]	@ (80073f4 <HAL_TIM_PWM_Start+0x188>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d004      	beq.n	80073a2 <HAL_TIM_PWM_Start+0x136>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a16      	ldr	r2, [pc, #88]	@ (80073f8 <HAL_TIM_PWM_Start+0x18c>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d111      	bne.n	80073c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2b06      	cmp	r3, #6
 80073b2:	d010      	beq.n	80073d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f042 0201 	orr.w	r2, r2, #1
 80073c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073c4:	e007      	b.n	80073d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f042 0201 	orr.w	r2, r2, #1
 80073d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073d6:	2300      	movs	r3, #0
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3710      	adds	r7, #16
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	40010000 	.word	0x40010000
 80073e4:	40010400 	.word	0x40010400
 80073e8:	40000400 	.word	0x40000400
 80073ec:	40000800 	.word	0x40000800
 80073f0:	40000c00 	.word	0x40000c00
 80073f4:	40014000 	.word	0x40014000
 80073f8:	40001800 	.word	0x40001800

080073fc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2200      	movs	r2, #0
 800740c:	6839      	ldr	r1, [r7, #0]
 800740e:	4618      	mov	r0, r3
 8007410:	f000 fe06 	bl	8008020 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a2e      	ldr	r2, [pc, #184]	@ (80074d4 <HAL_TIM_PWM_Stop+0xd8>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d004      	beq.n	8007428 <HAL_TIM_PWM_Stop+0x2c>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a2d      	ldr	r2, [pc, #180]	@ (80074d8 <HAL_TIM_PWM_Stop+0xdc>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d101      	bne.n	800742c <HAL_TIM_PWM_Stop+0x30>
 8007428:	2301      	movs	r3, #1
 800742a:	e000      	b.n	800742e <HAL_TIM_PWM_Stop+0x32>
 800742c:	2300      	movs	r3, #0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d017      	beq.n	8007462 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6a1a      	ldr	r2, [r3, #32]
 8007438:	f241 1311 	movw	r3, #4369	@ 0x1111
 800743c:	4013      	ands	r3, r2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10f      	bne.n	8007462 <HAL_TIM_PWM_Stop+0x66>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6a1a      	ldr	r2, [r3, #32]
 8007448:	f240 4344 	movw	r3, #1092	@ 0x444
 800744c:	4013      	ands	r3, r2
 800744e:	2b00      	cmp	r3, #0
 8007450:	d107      	bne.n	8007462 <HAL_TIM_PWM_Stop+0x66>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007460:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	6a1a      	ldr	r2, [r3, #32]
 8007468:	f241 1311 	movw	r3, #4369	@ 0x1111
 800746c:	4013      	ands	r3, r2
 800746e:	2b00      	cmp	r3, #0
 8007470:	d10f      	bne.n	8007492 <HAL_TIM_PWM_Stop+0x96>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	6a1a      	ldr	r2, [r3, #32]
 8007478:	f240 4344 	movw	r3, #1092	@ 0x444
 800747c:	4013      	ands	r3, r2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d107      	bne.n	8007492 <HAL_TIM_PWM_Stop+0x96>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 0201 	bic.w	r2, r2, #1
 8007490:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d104      	bne.n	80074a2 <HAL_TIM_PWM_Stop+0xa6>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074a0:	e013      	b.n	80074ca <HAL_TIM_PWM_Stop+0xce>
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	d104      	bne.n	80074b2 <HAL_TIM_PWM_Stop+0xb6>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074b0:	e00b      	b.n	80074ca <HAL_TIM_PWM_Stop+0xce>
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	2b08      	cmp	r3, #8
 80074b6:	d104      	bne.n	80074c2 <HAL_TIM_PWM_Stop+0xc6>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074c0:	e003      	b.n	80074ca <HAL_TIM_PWM_Stop+0xce>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3708      	adds	r7, #8
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	40010000 	.word	0x40010000
 80074d8:	40010400 	.word	0x40010400

080074dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f003 0302 	and.w	r3, r3, #2
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d020      	beq.n	8007540 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f003 0302 	and.w	r3, r3, #2
 8007504:	2b00      	cmp	r3, #0
 8007506:	d01b      	beq.n	8007540 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f06f 0202 	mvn.w	r2, #2
 8007510:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	f003 0303 	and.w	r3, r3, #3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fa65 	bl	80079f6 <HAL_TIM_IC_CaptureCallback>
 800752c:	e005      	b.n	800753a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fa57 	bl	80079e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 fa68 	bl	8007a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	f003 0304 	and.w	r3, r3, #4
 8007546:	2b00      	cmp	r3, #0
 8007548:	d020      	beq.n	800758c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f003 0304 	and.w	r3, r3, #4
 8007550:	2b00      	cmp	r3, #0
 8007552:	d01b      	beq.n	800758c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f06f 0204 	mvn.w	r2, #4
 800755c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2202      	movs	r2, #2
 8007562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800756e:	2b00      	cmp	r3, #0
 8007570:	d003      	beq.n	800757a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 fa3f 	bl	80079f6 <HAL_TIM_IC_CaptureCallback>
 8007578:	e005      	b.n	8007586 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 fa31 	bl	80079e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 fa42 	bl	8007a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f003 0308 	and.w	r3, r3, #8
 8007592:	2b00      	cmp	r3, #0
 8007594:	d020      	beq.n	80075d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f003 0308 	and.w	r3, r3, #8
 800759c:	2b00      	cmp	r3, #0
 800759e:	d01b      	beq.n	80075d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f06f 0208 	mvn.w	r2, #8
 80075a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2204      	movs	r2, #4
 80075ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	69db      	ldr	r3, [r3, #28]
 80075b6:	f003 0303 	and.w	r3, r3, #3
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 fa19 	bl	80079f6 <HAL_TIM_IC_CaptureCallback>
 80075c4:	e005      	b.n	80075d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 fa0b 	bl	80079e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f000 fa1c 	bl	8007a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2200      	movs	r2, #0
 80075d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f003 0310 	and.w	r3, r3, #16
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d020      	beq.n	8007624 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f003 0310 	and.w	r3, r3, #16
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d01b      	beq.n	8007624 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f06f 0210 	mvn.w	r2, #16
 80075f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2208      	movs	r2, #8
 80075fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	69db      	ldr	r3, [r3, #28]
 8007602:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007606:	2b00      	cmp	r3, #0
 8007608:	d003      	beq.n	8007612 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f9f3 	bl	80079f6 <HAL_TIM_IC_CaptureCallback>
 8007610:	e005      	b.n	800761e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f9e5 	bl	80079e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 f9f6 	bl	8007a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	f003 0301 	and.w	r3, r3, #1
 800762a:	2b00      	cmp	r3, #0
 800762c:	d00c      	beq.n	8007648 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f003 0301 	and.w	r3, r3, #1
 8007634:	2b00      	cmp	r3, #0
 8007636:	d007      	beq.n	8007648 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f06f 0201 	mvn.w	r2, #1
 8007640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 f9c3 	bl	80079ce <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00c      	beq.n	800766c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007658:	2b00      	cmp	r3, #0
 800765a:	d007      	beq.n	800766c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 fdd8 	bl	800821c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00c      	beq.n	8007690 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800767c:	2b00      	cmp	r3, #0
 800767e:	d007      	beq.n	8007690 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 f9c7 	bl	8007a1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f003 0320 	and.w	r3, r3, #32
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00c      	beq.n	80076b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f003 0320 	and.w	r3, r3, #32
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d007      	beq.n	80076b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f06f 0220 	mvn.w	r2, #32
 80076ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 fdaa 	bl	8008208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076b4:	bf00      	nop
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b086      	sub	sp, #24
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076c8:	2300      	movs	r3, #0
 80076ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d101      	bne.n	80076da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076d6:	2302      	movs	r3, #2
 80076d8:	e0ae      	b.n	8007838 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2201      	movs	r2, #1
 80076de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2b0c      	cmp	r3, #12
 80076e6:	f200 809f 	bhi.w	8007828 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80076ea:	a201      	add	r2, pc, #4	@ (adr r2, 80076f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80076ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f0:	08007725 	.word	0x08007725
 80076f4:	08007829 	.word	0x08007829
 80076f8:	08007829 	.word	0x08007829
 80076fc:	08007829 	.word	0x08007829
 8007700:	08007765 	.word	0x08007765
 8007704:	08007829 	.word	0x08007829
 8007708:	08007829 	.word	0x08007829
 800770c:	08007829 	.word	0x08007829
 8007710:	080077a7 	.word	0x080077a7
 8007714:	08007829 	.word	0x08007829
 8007718:	08007829 	.word	0x08007829
 800771c:	08007829 	.word	0x08007829
 8007720:	080077e7 	.word	0x080077e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68b9      	ldr	r1, [r7, #8]
 800772a:	4618      	mov	r0, r3
 800772c:	f000 fa2e 	bl	8007b8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	699a      	ldr	r2, [r3, #24]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f042 0208 	orr.w	r2, r2, #8
 800773e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	699a      	ldr	r2, [r3, #24]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f022 0204 	bic.w	r2, r2, #4
 800774e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	6999      	ldr	r1, [r3, #24]
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	691a      	ldr	r2, [r3, #16]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	619a      	str	r2, [r3, #24]
      break;
 8007762:	e064      	b.n	800782e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68b9      	ldr	r1, [r7, #8]
 800776a:	4618      	mov	r0, r3
 800776c:	f000 fa7e 	bl	8007c6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	699a      	ldr	r2, [r3, #24]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800777e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	699a      	ldr	r2, [r3, #24]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800778e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	6999      	ldr	r1, [r3, #24]
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	021a      	lsls	r2, r3, #8
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	430a      	orrs	r2, r1
 80077a2:	619a      	str	r2, [r3, #24]
      break;
 80077a4:	e043      	b.n	800782e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68b9      	ldr	r1, [r7, #8]
 80077ac:	4618      	mov	r0, r3
 80077ae:	f000 fad3 	bl	8007d58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	69da      	ldr	r2, [r3, #28]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f042 0208 	orr.w	r2, r2, #8
 80077c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	69da      	ldr	r2, [r3, #28]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f022 0204 	bic.w	r2, r2, #4
 80077d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	69d9      	ldr	r1, [r3, #28]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	691a      	ldr	r2, [r3, #16]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	430a      	orrs	r2, r1
 80077e2:	61da      	str	r2, [r3, #28]
      break;
 80077e4:	e023      	b.n	800782e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68b9      	ldr	r1, [r7, #8]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f000 fb27 	bl	8007e40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	69da      	ldr	r2, [r3, #28]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	69da      	ldr	r2, [r3, #28]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	69d9      	ldr	r1, [r3, #28]
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	021a      	lsls	r2, r3, #8
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	430a      	orrs	r2, r1
 8007824:	61da      	str	r2, [r3, #28]
      break;
 8007826:	e002      	b.n	800782e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	75fb      	strb	r3, [r7, #23]
      break;
 800782c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007836:	7dfb      	ldrb	r3, [r7, #23]
}
 8007838:	4618      	mov	r0, r3
 800783a:	3718      	adds	r7, #24
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800784a:	2300      	movs	r3, #0
 800784c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007854:	2b01      	cmp	r3, #1
 8007856:	d101      	bne.n	800785c <HAL_TIM_ConfigClockSource+0x1c>
 8007858:	2302      	movs	r3, #2
 800785a:	e0b4      	b.n	80079c6 <HAL_TIM_ConfigClockSource+0x186>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2202      	movs	r2, #2
 8007868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800787a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007882:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68ba      	ldr	r2, [r7, #8]
 800788a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007894:	d03e      	beq.n	8007914 <HAL_TIM_ConfigClockSource+0xd4>
 8007896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800789a:	f200 8087 	bhi.w	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 800789e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078a2:	f000 8086 	beq.w	80079b2 <HAL_TIM_ConfigClockSource+0x172>
 80078a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078aa:	d87f      	bhi.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 80078ac:	2b70      	cmp	r3, #112	@ 0x70
 80078ae:	d01a      	beq.n	80078e6 <HAL_TIM_ConfigClockSource+0xa6>
 80078b0:	2b70      	cmp	r3, #112	@ 0x70
 80078b2:	d87b      	bhi.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 80078b4:	2b60      	cmp	r3, #96	@ 0x60
 80078b6:	d050      	beq.n	800795a <HAL_TIM_ConfigClockSource+0x11a>
 80078b8:	2b60      	cmp	r3, #96	@ 0x60
 80078ba:	d877      	bhi.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 80078bc:	2b50      	cmp	r3, #80	@ 0x50
 80078be:	d03c      	beq.n	800793a <HAL_TIM_ConfigClockSource+0xfa>
 80078c0:	2b50      	cmp	r3, #80	@ 0x50
 80078c2:	d873      	bhi.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 80078c4:	2b40      	cmp	r3, #64	@ 0x40
 80078c6:	d058      	beq.n	800797a <HAL_TIM_ConfigClockSource+0x13a>
 80078c8:	2b40      	cmp	r3, #64	@ 0x40
 80078ca:	d86f      	bhi.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 80078cc:	2b30      	cmp	r3, #48	@ 0x30
 80078ce:	d064      	beq.n	800799a <HAL_TIM_ConfigClockSource+0x15a>
 80078d0:	2b30      	cmp	r3, #48	@ 0x30
 80078d2:	d86b      	bhi.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 80078d4:	2b20      	cmp	r3, #32
 80078d6:	d060      	beq.n	800799a <HAL_TIM_ConfigClockSource+0x15a>
 80078d8:	2b20      	cmp	r3, #32
 80078da:	d867      	bhi.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d05c      	beq.n	800799a <HAL_TIM_ConfigClockSource+0x15a>
 80078e0:	2b10      	cmp	r3, #16
 80078e2:	d05a      	beq.n	800799a <HAL_TIM_ConfigClockSource+0x15a>
 80078e4:	e062      	b.n	80079ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078f6:	f000 fb73 	bl	8007fe0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007908:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68ba      	ldr	r2, [r7, #8]
 8007910:	609a      	str	r2, [r3, #8]
      break;
 8007912:	e04f      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007924:	f000 fb5c 	bl	8007fe0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689a      	ldr	r2, [r3, #8]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007936:	609a      	str	r2, [r3, #8]
      break;
 8007938:	e03c      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007946:	461a      	mov	r2, r3
 8007948:	f000 fad0 	bl	8007eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2150      	movs	r1, #80	@ 0x50
 8007952:	4618      	mov	r0, r3
 8007954:	f000 fb29 	bl	8007faa <TIM_ITRx_SetConfig>
      break;
 8007958:	e02c      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007966:	461a      	mov	r2, r3
 8007968:	f000 faef 	bl	8007f4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2160      	movs	r1, #96	@ 0x60
 8007972:	4618      	mov	r0, r3
 8007974:	f000 fb19 	bl	8007faa <TIM_ITRx_SetConfig>
      break;
 8007978:	e01c      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007986:	461a      	mov	r2, r3
 8007988:	f000 fab0 	bl	8007eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2140      	movs	r1, #64	@ 0x40
 8007992:	4618      	mov	r0, r3
 8007994:	f000 fb09 	bl	8007faa <TIM_ITRx_SetConfig>
      break;
 8007998:	e00c      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4619      	mov	r1, r3
 80079a4:	4610      	mov	r0, r2
 80079a6:	f000 fb00 	bl	8007faa <TIM_ITRx_SetConfig>
      break;
 80079aa:	e003      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	73fb      	strb	r3, [r7, #15]
      break;
 80079b0:	e000      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3710      	adds	r7, #16
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}

080079ce <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b083      	sub	sp, #12
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80079d6:	bf00      	nop
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b083      	sub	sp, #12
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079ea:	bf00      	nop
 80079ec:	370c      	adds	r7, #12
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b083      	sub	sp, #12
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80079fe:	bf00      	nop
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr

08007a0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a0a:	b480      	push	{r7}
 8007a0c:	b083      	sub	sp, #12
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a12:	bf00      	nop
 8007a14:	370c      	adds	r7, #12
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr

08007a1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b083      	sub	sp, #12
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a26:	bf00      	nop
 8007a28:	370c      	adds	r7, #12
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
	...

08007a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b085      	sub	sp, #20
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a46      	ldr	r2, [pc, #280]	@ (8007b60 <TIM_Base_SetConfig+0x12c>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d013      	beq.n	8007a74 <TIM_Base_SetConfig+0x40>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a52:	d00f      	beq.n	8007a74 <TIM_Base_SetConfig+0x40>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a43      	ldr	r2, [pc, #268]	@ (8007b64 <TIM_Base_SetConfig+0x130>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d00b      	beq.n	8007a74 <TIM_Base_SetConfig+0x40>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a42      	ldr	r2, [pc, #264]	@ (8007b68 <TIM_Base_SetConfig+0x134>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d007      	beq.n	8007a74 <TIM_Base_SetConfig+0x40>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a41      	ldr	r2, [pc, #260]	@ (8007b6c <TIM_Base_SetConfig+0x138>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d003      	beq.n	8007a74 <TIM_Base_SetConfig+0x40>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a40      	ldr	r2, [pc, #256]	@ (8007b70 <TIM_Base_SetConfig+0x13c>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d108      	bne.n	8007a86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	68fa      	ldr	r2, [r7, #12]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	4a35      	ldr	r2, [pc, #212]	@ (8007b60 <TIM_Base_SetConfig+0x12c>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d02b      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a94:	d027      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a32      	ldr	r2, [pc, #200]	@ (8007b64 <TIM_Base_SetConfig+0x130>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d023      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a31      	ldr	r2, [pc, #196]	@ (8007b68 <TIM_Base_SetConfig+0x134>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d01f      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a30      	ldr	r2, [pc, #192]	@ (8007b6c <TIM_Base_SetConfig+0x138>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d01b      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a2f      	ldr	r2, [pc, #188]	@ (8007b70 <TIM_Base_SetConfig+0x13c>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d017      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a2e      	ldr	r2, [pc, #184]	@ (8007b74 <TIM_Base_SetConfig+0x140>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d013      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8007b78 <TIM_Base_SetConfig+0x144>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d00f      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a2c      	ldr	r2, [pc, #176]	@ (8007b7c <TIM_Base_SetConfig+0x148>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d00b      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8007b80 <TIM_Base_SetConfig+0x14c>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d007      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8007b84 <TIM_Base_SetConfig+0x150>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d003      	beq.n	8007ae6 <TIM_Base_SetConfig+0xb2>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a29      	ldr	r2, [pc, #164]	@ (8007b88 <TIM_Base_SetConfig+0x154>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d108      	bne.n	8007af8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	695b      	ldr	r3, [r3, #20]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	689a      	ldr	r2, [r3, #8]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a10      	ldr	r2, [pc, #64]	@ (8007b60 <TIM_Base_SetConfig+0x12c>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d003      	beq.n	8007b2c <TIM_Base_SetConfig+0xf8>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a12      	ldr	r2, [pc, #72]	@ (8007b70 <TIM_Base_SetConfig+0x13c>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d103      	bne.n	8007b34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	691a      	ldr	r2, [r3, #16]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	f003 0301 	and.w	r3, r3, #1
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d105      	bne.n	8007b52 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	f023 0201 	bic.w	r2, r3, #1
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	611a      	str	r2, [r3, #16]
  }
}
 8007b52:	bf00      	nop
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	40010000 	.word	0x40010000
 8007b64:	40000400 	.word	0x40000400
 8007b68:	40000800 	.word	0x40000800
 8007b6c:	40000c00 	.word	0x40000c00
 8007b70:	40010400 	.word	0x40010400
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40014400 	.word	0x40014400
 8007b7c:	40014800 	.word	0x40014800
 8007b80:	40001800 	.word	0x40001800
 8007b84:	40001c00 	.word	0x40001c00
 8007b88:	40002000 	.word	0x40002000

08007b8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b087      	sub	sp, #28
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	f023 0201 	bic.w	r2, r3, #1
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f023 0303 	bic.w	r3, r3, #3
 8007bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	f023 0302 	bic.w	r3, r3, #2
 8007bd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a20      	ldr	r2, [pc, #128]	@ (8007c64 <TIM_OC1_SetConfig+0xd8>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d003      	beq.n	8007bf0 <TIM_OC1_SetConfig+0x64>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a1f      	ldr	r2, [pc, #124]	@ (8007c68 <TIM_OC1_SetConfig+0xdc>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d10c      	bne.n	8007c0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f023 0308 	bic.w	r3, r3, #8
 8007bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	697a      	ldr	r2, [r7, #20]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	f023 0304 	bic.w	r3, r3, #4
 8007c08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a15      	ldr	r2, [pc, #84]	@ (8007c64 <TIM_OC1_SetConfig+0xd8>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d003      	beq.n	8007c1a <TIM_OC1_SetConfig+0x8e>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a14      	ldr	r2, [pc, #80]	@ (8007c68 <TIM_OC1_SetConfig+0xdc>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d111      	bne.n	8007c3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	693a      	ldr	r2, [r7, #16]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	685a      	ldr	r2, [r3, #4]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	697a      	ldr	r2, [r7, #20]
 8007c56:	621a      	str	r2, [r3, #32]
}
 8007c58:	bf00      	nop
 8007c5a:	371c      	adds	r7, #28
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr
 8007c64:	40010000 	.word	0x40010000
 8007c68:	40010400 	.word	0x40010400

08007c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b087      	sub	sp, #28
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a1b      	ldr	r3, [r3, #32]
 8007c80:	f023 0210 	bic.w	r2, r3, #16
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	021b      	lsls	r3, r3, #8
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	f023 0320 	bic.w	r3, r3, #32
 8007cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	011b      	lsls	r3, r3, #4
 8007cbe:	697a      	ldr	r2, [r7, #20]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a22      	ldr	r2, [pc, #136]	@ (8007d50 <TIM_OC2_SetConfig+0xe4>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d003      	beq.n	8007cd4 <TIM_OC2_SetConfig+0x68>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a21      	ldr	r2, [pc, #132]	@ (8007d54 <TIM_OC2_SetConfig+0xe8>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d10d      	bne.n	8007cf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	011b      	lsls	r3, r3, #4
 8007ce2:	697a      	ldr	r2, [r7, #20]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a17      	ldr	r2, [pc, #92]	@ (8007d50 <TIM_OC2_SetConfig+0xe4>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d003      	beq.n	8007d00 <TIM_OC2_SetConfig+0x94>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a16      	ldr	r2, [pc, #88]	@ (8007d54 <TIM_OC2_SetConfig+0xe8>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d113      	bne.n	8007d28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	695b      	ldr	r3, [r3, #20]
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	699b      	ldr	r3, [r3, #24]
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	693a      	ldr	r2, [r7, #16]
 8007d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	685a      	ldr	r2, [r3, #4]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	697a      	ldr	r2, [r7, #20]
 8007d40:	621a      	str	r2, [r3, #32]
}
 8007d42:	bf00      	nop
 8007d44:	371c      	adds	r7, #28
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop
 8007d50:	40010000 	.word	0x40010000
 8007d54:	40010400 	.word	0x40010400

08007d58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b087      	sub	sp, #28
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a1b      	ldr	r3, [r3, #32]
 8007d6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	69db      	ldr	r3, [r3, #28]
 8007d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f023 0303 	bic.w	r3, r3, #3
 8007d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007da0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	021b      	lsls	r3, r3, #8
 8007da8:	697a      	ldr	r2, [r7, #20]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a21      	ldr	r2, [pc, #132]	@ (8007e38 <TIM_OC3_SetConfig+0xe0>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d003      	beq.n	8007dbe <TIM_OC3_SetConfig+0x66>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a20      	ldr	r2, [pc, #128]	@ (8007e3c <TIM_OC3_SetConfig+0xe4>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d10d      	bne.n	8007dda <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007dc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	021b      	lsls	r3, r3, #8
 8007dcc:	697a      	ldr	r2, [r7, #20]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a16      	ldr	r2, [pc, #88]	@ (8007e38 <TIM_OC3_SetConfig+0xe0>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d003      	beq.n	8007dea <TIM_OC3_SetConfig+0x92>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a15      	ldr	r2, [pc, #84]	@ (8007e3c <TIM_OC3_SetConfig+0xe4>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d113      	bne.n	8007e12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007df0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007df8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	011b      	lsls	r3, r3, #4
 8007e00:	693a      	ldr	r2, [r7, #16]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	699b      	ldr	r3, [r3, #24]
 8007e0a:	011b      	lsls	r3, r3, #4
 8007e0c:	693a      	ldr	r2, [r7, #16]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	685a      	ldr	r2, [r3, #4]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	621a      	str	r2, [r3, #32]
}
 8007e2c:	bf00      	nop
 8007e2e:	371c      	adds	r7, #28
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr
 8007e38:	40010000 	.word	0x40010000
 8007e3c:	40010400 	.word	0x40010400

08007e40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b087      	sub	sp, #28
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a1b      	ldr	r3, [r3, #32]
 8007e54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	69db      	ldr	r3, [r3, #28]
 8007e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	021b      	lsls	r3, r3, #8
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	031b      	lsls	r3, r3, #12
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a12      	ldr	r2, [pc, #72]	@ (8007ee4 <TIM_OC4_SetConfig+0xa4>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d003      	beq.n	8007ea8 <TIM_OC4_SetConfig+0x68>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a11      	ldr	r2, [pc, #68]	@ (8007ee8 <TIM_OC4_SetConfig+0xa8>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d109      	bne.n	8007ebc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007eae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	019b      	lsls	r3, r3, #6
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	68fa      	ldr	r2, [r7, #12]
 8007ec6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	693a      	ldr	r2, [r7, #16]
 8007ed4:	621a      	str	r2, [r3, #32]
}
 8007ed6:	bf00      	nop
 8007ed8:	371c      	adds	r7, #28
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop
 8007ee4:	40010000 	.word	0x40010000
 8007ee8:	40010400 	.word	0x40010400

08007eec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b087      	sub	sp, #28
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6a1b      	ldr	r3, [r3, #32]
 8007efc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	f023 0201 	bic.w	r2, r3, #1
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	699b      	ldr	r3, [r3, #24]
 8007f0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	011b      	lsls	r3, r3, #4
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	f023 030a 	bic.w	r3, r3, #10
 8007f28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f2a:	697a      	ldr	r2, [r7, #20]
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	621a      	str	r2, [r3, #32]
}
 8007f3e:	bf00      	nop
 8007f40:	371c      	adds	r7, #28
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr

08007f4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b087      	sub	sp, #28
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	60f8      	str	r0, [r7, #12]
 8007f52:	60b9      	str	r1, [r7, #8]
 8007f54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	6a1b      	ldr	r3, [r3, #32]
 8007f5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6a1b      	ldr	r3, [r3, #32]
 8007f60:	f023 0210 	bic.w	r2, r3, #16
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	031b      	lsls	r3, r3, #12
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	011b      	lsls	r3, r3, #4
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	693a      	ldr	r2, [r7, #16]
 8007f96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	621a      	str	r2, [r3, #32]
}
 8007f9e:	bf00      	nop
 8007fa0:	371c      	adds	r7, #28
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr

08007faa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b085      	sub	sp, #20
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
 8007fb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	f043 0307 	orr.w	r3, r3, #7
 8007fcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	68fa      	ldr	r2, [r7, #12]
 8007fd2:	609a      	str	r2, [r3, #8]
}
 8007fd4:	bf00      	nop
 8007fd6:	3714      	adds	r7, #20
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
 8007fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ffa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	021a      	lsls	r2, r3, #8
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	431a      	orrs	r2, r3
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	4313      	orrs	r3, r2
 8008008:	697a      	ldr	r2, [r7, #20]
 800800a:	4313      	orrs	r3, r2
 800800c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	697a      	ldr	r2, [r7, #20]
 8008012:	609a      	str	r2, [r3, #8]
}
 8008014:	bf00      	nop
 8008016:	371c      	adds	r7, #28
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008020:	b480      	push	{r7}
 8008022:	b087      	sub	sp, #28
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f003 031f 	and.w	r3, r3, #31
 8008032:	2201      	movs	r2, #1
 8008034:	fa02 f303 	lsl.w	r3, r2, r3
 8008038:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6a1a      	ldr	r2, [r3, #32]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	43db      	mvns	r3, r3
 8008042:	401a      	ands	r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6a1a      	ldr	r2, [r3, #32]
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f003 031f 	and.w	r3, r3, #31
 8008052:	6879      	ldr	r1, [r7, #4]
 8008054:	fa01 f303 	lsl.w	r3, r1, r3
 8008058:	431a      	orrs	r2, r3
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	621a      	str	r2, [r3, #32]
}
 800805e:	bf00      	nop
 8008060:	371c      	adds	r7, #28
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr
	...

0800806c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800806c:	b480      	push	{r7}
 800806e:	b085      	sub	sp, #20
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800807c:	2b01      	cmp	r3, #1
 800807e:	d101      	bne.n	8008084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008080:	2302      	movs	r3, #2
 8008082:	e05a      	b.n	800813a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2202      	movs	r2, #2
 8008090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	4313      	orrs	r3, r2
 80080b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a21      	ldr	r2, [pc, #132]	@ (8008148 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d022      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080d0:	d01d      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a1d      	ldr	r2, [pc, #116]	@ (800814c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d018      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a1b      	ldr	r2, [pc, #108]	@ (8008150 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d013      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a1a      	ldr	r2, [pc, #104]	@ (8008154 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d00e      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a18      	ldr	r2, [pc, #96]	@ (8008158 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d009      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a17      	ldr	r2, [pc, #92]	@ (800815c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d004      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a15      	ldr	r2, [pc, #84]	@ (8008160 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d10c      	bne.n	8008128 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008114:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	4313      	orrs	r3, r2
 800811e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3714      	adds	r7, #20
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	40010000 	.word	0x40010000
 800814c:	40000400 	.word	0x40000400
 8008150:	40000800 	.word	0x40000800
 8008154:	40000c00 	.word	0x40000c00
 8008158:	40010400 	.word	0x40010400
 800815c:	40014000 	.word	0x40014000
 8008160:	40001800 	.word	0x40001800

08008164 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008164:	b480      	push	{r7}
 8008166:	b085      	sub	sp, #20
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800816e:	2300      	movs	r3, #0
 8008170:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008178:	2b01      	cmp	r3, #1
 800817a:	d101      	bne.n	8008180 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800817c:	2302      	movs	r3, #2
 800817e:	e03d      	b.n	80081fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	4313      	orrs	r3, r2
 8008194:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	4313      	orrs	r3, r2
 80081a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4313      	orrs	r3, r2
 80081be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	695b      	ldr	r3, [r3, #20]
 80081d8:	4313      	orrs	r3, r2
 80081da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	69db      	ldr	r3, [r3, #28]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081fa:	2300      	movs	r3, #0
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3714      	adds	r7, #20
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008224:	bf00      	nop
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d101      	bne.n	8008242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e042      	b.n	80082c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008248:	b2db      	uxtb	r3, r3
 800824a:	2b00      	cmp	r3, #0
 800824c:	d106      	bne.n	800825c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7fa ffea 	bl	8003230 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2224      	movs	r2, #36	@ 0x24
 8008260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68da      	ldr	r2, [r3, #12]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008272:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 fc85 	bl	8008b84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	691a      	ldr	r2, [r3, #16]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008288:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	695a      	ldr	r2, [r3, #20]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008298:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	68da      	ldr	r2, [r3, #12]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80082a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2220      	movs	r2, #32
 80082b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2220      	movs	r2, #32
 80082bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3708      	adds	r7, #8
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b0ba      	sub	sp, #232	@ 0xe8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80082f6:	2300      	movs	r3, #0
 80082f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80082fc:	2300      	movs	r3, #0
 80082fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008306:	f003 030f 	and.w	r3, r3, #15
 800830a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800830e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10f      	bne.n	8008336 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800831a:	f003 0320 	and.w	r3, r3, #32
 800831e:	2b00      	cmp	r3, #0
 8008320:	d009      	beq.n	8008336 <HAL_UART_IRQHandler+0x66>
 8008322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008326:	f003 0320 	and.w	r3, r3, #32
 800832a:	2b00      	cmp	r3, #0
 800832c:	d003      	beq.n	8008336 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 fb69 	bl	8008a06 <UART_Receive_IT>
      return;
 8008334:	e25b      	b.n	80087ee <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008336:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800833a:	2b00      	cmp	r3, #0
 800833c:	f000 80de 	beq.w	80084fc <HAL_UART_IRQHandler+0x22c>
 8008340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008344:	f003 0301 	and.w	r3, r3, #1
 8008348:	2b00      	cmp	r3, #0
 800834a:	d106      	bne.n	800835a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800834c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008350:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 80d1 	beq.w	80084fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800835a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800835e:	f003 0301 	and.w	r3, r3, #1
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00b      	beq.n	800837e <HAL_UART_IRQHandler+0xae>
 8008366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800836a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800836e:	2b00      	cmp	r3, #0
 8008370:	d005      	beq.n	800837e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008376:	f043 0201 	orr.w	r2, r3, #1
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800837e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008382:	f003 0304 	and.w	r3, r3, #4
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00b      	beq.n	80083a2 <HAL_UART_IRQHandler+0xd2>
 800838a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d005      	beq.n	80083a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800839a:	f043 0202 	orr.w	r2, r3, #2
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083a6:	f003 0302 	and.w	r3, r3, #2
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00b      	beq.n	80083c6 <HAL_UART_IRQHandler+0xf6>
 80083ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d005      	beq.n	80083c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083be:	f043 0204 	orr.w	r2, r3, #4
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80083c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ca:	f003 0308 	and.w	r3, r3, #8
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d011      	beq.n	80083f6 <HAL_UART_IRQHandler+0x126>
 80083d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083d6:	f003 0320 	and.w	r3, r3, #32
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d105      	bne.n	80083ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80083de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083e2:	f003 0301 	and.w	r3, r3, #1
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d005      	beq.n	80083f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ee:	f043 0208 	orr.w	r2, r3, #8
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 81f2 	beq.w	80087e4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008404:	f003 0320 	and.w	r3, r3, #32
 8008408:	2b00      	cmp	r3, #0
 800840a:	d008      	beq.n	800841e <HAL_UART_IRQHandler+0x14e>
 800840c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008410:	f003 0320 	and.w	r3, r3, #32
 8008414:	2b00      	cmp	r3, #0
 8008416:	d002      	beq.n	800841e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 faf4 	bl	8008a06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	695b      	ldr	r3, [r3, #20]
 8008424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008428:	2b40      	cmp	r3, #64	@ 0x40
 800842a:	bf0c      	ite	eq
 800842c:	2301      	moveq	r3, #1
 800842e:	2300      	movne	r3, #0
 8008430:	b2db      	uxtb	r3, r3
 8008432:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800843a:	f003 0308 	and.w	r3, r3, #8
 800843e:	2b00      	cmp	r3, #0
 8008440:	d103      	bne.n	800844a <HAL_UART_IRQHandler+0x17a>
 8008442:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008446:	2b00      	cmp	r3, #0
 8008448:	d04f      	beq.n	80084ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f9fc 	bl	8008848 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	695b      	ldr	r3, [r3, #20]
 8008456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800845a:	2b40      	cmp	r3, #64	@ 0x40
 800845c:	d141      	bne.n	80084e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	3314      	adds	r3, #20
 8008464:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008468:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008474:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800847c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	3314      	adds	r3, #20
 8008486:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800848a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800848e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008492:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008496:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800849a:	e841 2300 	strex	r3, r2, [r1]
 800849e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1d9      	bne.n	800845e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d013      	beq.n	80084da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084b6:	4a7e      	ldr	r2, [pc, #504]	@ (80086b0 <HAL_UART_IRQHandler+0x3e0>)
 80084b8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084be:	4618      	mov	r0, r3
 80084c0:	f7fc f827 	bl	8004512 <HAL_DMA_Abort_IT>
 80084c4:	4603      	mov	r3, r0
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d016      	beq.n	80084f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084d0:	687a      	ldr	r2, [r7, #4]
 80084d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80084d4:	4610      	mov	r0, r2
 80084d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084d8:	e00e      	b.n	80084f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 f99e 	bl	800881c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084e0:	e00a      	b.n	80084f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 f99a 	bl	800881c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084e8:	e006      	b.n	80084f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f996 	bl	800881c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80084f6:	e175      	b.n	80087e4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084f8:	bf00      	nop
    return;
 80084fa:	e173      	b.n	80087e4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008500:	2b01      	cmp	r3, #1
 8008502:	f040 814f 	bne.w	80087a4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800850a:	f003 0310 	and.w	r3, r3, #16
 800850e:	2b00      	cmp	r3, #0
 8008510:	f000 8148 	beq.w	80087a4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008518:	f003 0310 	and.w	r3, r3, #16
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 8141 	beq.w	80087a4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008522:	2300      	movs	r3, #0
 8008524:	60bb      	str	r3, [r7, #8]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	60bb      	str	r3, [r7, #8]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	60bb      	str	r3, [r7, #8]
 8008536:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	695b      	ldr	r3, [r3, #20]
 800853e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008542:	2b40      	cmp	r3, #64	@ 0x40
 8008544:	f040 80b6 	bne.w	80086b4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008554:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008558:	2b00      	cmp	r3, #0
 800855a:	f000 8145 	beq.w	80087e8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008562:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008566:	429a      	cmp	r2, r3
 8008568:	f080 813e 	bcs.w	80087e8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008572:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008578:	69db      	ldr	r3, [r3, #28]
 800857a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800857e:	f000 8088 	beq.w	8008692 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	330c      	adds	r3, #12
 8008588:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008590:	e853 3f00 	ldrex	r3, [r3]
 8008594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008598:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800859c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	330c      	adds	r3, #12
 80085aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80085ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80085b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80085ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80085be:	e841 2300 	strex	r3, r2, [r1]
 80085c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80085c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d1d9      	bne.n	8008582 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	3314      	adds	r3, #20
 80085d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80085d8:	e853 3f00 	ldrex	r3, [r3]
 80085dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80085de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085e0:	f023 0301 	bic.w	r3, r3, #1
 80085e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	3314      	adds	r3, #20
 80085ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80085f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80085f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80085fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80085fe:	e841 2300 	strex	r3, r2, [r1]
 8008602:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008604:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1e1      	bne.n	80085ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3314      	adds	r3, #20
 8008610:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800861a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800861c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008620:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3314      	adds	r3, #20
 800862a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800862e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008630:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008632:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008634:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008636:	e841 2300 	strex	r3, r2, [r1]
 800863a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800863c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1e3      	bne.n	800860a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2220      	movs	r2, #32
 8008646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	330c      	adds	r3, #12
 8008656:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800865a:	e853 3f00 	ldrex	r3, [r3]
 800865e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008660:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008662:	f023 0310 	bic.w	r3, r3, #16
 8008666:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	330c      	adds	r3, #12
 8008670:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008674:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008676:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008678:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800867a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800867c:	e841 2300 	strex	r3, r2, [r1]
 8008680:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1e3      	bne.n	8008650 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800868c:	4618      	mov	r0, r3
 800868e:	f7fb fed0 	bl	8004432 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2202      	movs	r2, #2
 8008696:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	1ad3      	subs	r3, r2, r3
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 f8c1 	bl	8008830 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086ae:	e09b      	b.n	80087e8 <HAL_UART_IRQHandler+0x518>
 80086b0:	0800890f 	.word	0x0800890f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086bc:	b29b      	uxth	r3, r3
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f000 808e 	beq.w	80087ec <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80086d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 8089 	beq.w	80087ec <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	330c      	adds	r3, #12
 80086e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e4:	e853 3f00 	ldrex	r3, [r3]
 80086e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	330c      	adds	r3, #12
 80086fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80086fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8008700:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008702:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008704:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008706:	e841 2300 	strex	r3, r2, [r1]
 800870a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800870c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1e3      	bne.n	80086da <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3314      	adds	r3, #20
 8008718:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	623b      	str	r3, [r7, #32]
   return(result);
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	f023 0301 	bic.w	r3, r3, #1
 8008728:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	3314      	adds	r3, #20
 8008732:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008736:	633a      	str	r2, [r7, #48]	@ 0x30
 8008738:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800873c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800873e:	e841 2300 	strex	r3, r2, [r1]
 8008742:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1e3      	bne.n	8008712 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2220      	movs	r2, #32
 800874e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2200      	movs	r2, #0
 8008756:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	330c      	adds	r3, #12
 800875e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	e853 3f00 	ldrex	r3, [r3]
 8008766:	60fb      	str	r3, [r7, #12]
   return(result);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f023 0310 	bic.w	r3, r3, #16
 800876e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	330c      	adds	r3, #12
 8008778:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800877c:	61fa      	str	r2, [r7, #28]
 800877e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008780:	69b9      	ldr	r1, [r7, #24]
 8008782:	69fa      	ldr	r2, [r7, #28]
 8008784:	e841 2300 	strex	r3, r2, [r1]
 8008788:	617b      	str	r3, [r7, #20]
   return(result);
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d1e3      	bne.n	8008758 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2202      	movs	r2, #2
 8008794:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008796:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800879a:	4619      	mov	r1, r3
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 f847 	bl	8008830 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80087a2:	e023      	b.n	80087ec <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80087a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d009      	beq.n	80087c4 <HAL_UART_IRQHandler+0x4f4>
 80087b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d003      	beq.n	80087c4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 f8ba 	bl	8008936 <UART_Transmit_IT>
    return;
 80087c2:	e014      	b.n	80087ee <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00e      	beq.n	80087ee <HAL_UART_IRQHandler+0x51e>
 80087d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d008      	beq.n	80087ee <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 f8fa 	bl	80089d6 <UART_EndTransmit_IT>
    return;
 80087e2:	e004      	b.n	80087ee <HAL_UART_IRQHandler+0x51e>
    return;
 80087e4:	bf00      	nop
 80087e6:	e002      	b.n	80087ee <HAL_UART_IRQHandler+0x51e>
      return;
 80087e8:	bf00      	nop
 80087ea:	e000      	b.n	80087ee <HAL_UART_IRQHandler+0x51e>
      return;
 80087ec:	bf00      	nop
  }
}
 80087ee:	37e8      	adds	r7, #232	@ 0xe8
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008810:	bf00      	nop
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	460b      	mov	r3, r1
 800883a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008848:	b480      	push	{r7}
 800884a:	b095      	sub	sp, #84	@ 0x54
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	330c      	adds	r3, #12
 8008856:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800885a:	e853 3f00 	ldrex	r3, [r3]
 800885e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008862:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008866:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	330c      	adds	r3, #12
 800886e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008870:	643a      	str	r2, [r7, #64]	@ 0x40
 8008872:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008874:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008876:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008878:	e841 2300 	strex	r3, r2, [r1]
 800887c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800887e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1e5      	bne.n	8008850 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	3314      	adds	r3, #20
 800888a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	e853 3f00 	ldrex	r3, [r3]
 8008892:	61fb      	str	r3, [r7, #28]
   return(result);
 8008894:	69fb      	ldr	r3, [r7, #28]
 8008896:	f023 0301 	bic.w	r3, r3, #1
 800889a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	3314      	adds	r3, #20
 80088a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80088a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088ac:	e841 2300 	strex	r3, r2, [r1]
 80088b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d1e5      	bne.n	8008884 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d119      	bne.n	80088f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	330c      	adds	r3, #12
 80088c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	e853 3f00 	ldrex	r3, [r3]
 80088ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	f023 0310 	bic.w	r3, r3, #16
 80088d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	330c      	adds	r3, #12
 80088de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088e0:	61ba      	str	r2, [r7, #24]
 80088e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	6979      	ldr	r1, [r7, #20]
 80088e6:	69ba      	ldr	r2, [r7, #24]
 80088e8:	e841 2300 	strex	r3, r2, [r1]
 80088ec:	613b      	str	r3, [r7, #16]
   return(result);
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1e5      	bne.n	80088c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2220      	movs	r2, #32
 80088f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008902:	bf00      	nop
 8008904:	3754      	adds	r7, #84	@ 0x54
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b084      	sub	sp, #16
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800891a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2200      	movs	r2, #0
 8008926:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f7ff ff77 	bl	800881c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800892e:	bf00      	nop
 8008930:	3710      	adds	r7, #16
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008936:	b480      	push	{r7}
 8008938:	b085      	sub	sp, #20
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b21      	cmp	r3, #33	@ 0x21
 8008948:	d13e      	bne.n	80089c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008952:	d114      	bne.n	800897e <UART_Transmit_IT+0x48>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d110      	bne.n	800897e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6a1b      	ldr	r3, [r3, #32]
 8008960:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	881b      	ldrh	r3, [r3, #0]
 8008966:	461a      	mov	r2, r3
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008970:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	1c9a      	adds	r2, r3, #2
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	621a      	str	r2, [r3, #32]
 800897c:	e008      	b.n	8008990 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a1b      	ldr	r3, [r3, #32]
 8008982:	1c59      	adds	r1, r3, #1
 8008984:	687a      	ldr	r2, [r7, #4]
 8008986:	6211      	str	r1, [r2, #32]
 8008988:	781a      	ldrb	r2, [r3, #0]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008994:	b29b      	uxth	r3, r3
 8008996:	3b01      	subs	r3, #1
 8008998:	b29b      	uxth	r3, r3
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	4619      	mov	r1, r3
 800899e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10f      	bne.n	80089c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68da      	ldr	r2, [r3, #12]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68da      	ldr	r2, [r3, #12]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089c4:	2300      	movs	r3, #0
 80089c6:	e000      	b.n	80089ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089c8:	2302      	movs	r3, #2
  }
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3714      	adds	r7, #20
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr

080089d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b082      	sub	sp, #8
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68da      	ldr	r2, [r3, #12]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2220      	movs	r2, #32
 80089f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7ff fefc 	bl	80087f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3708      	adds	r7, #8
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b08c      	sub	sp, #48	@ 0x30
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	2b22      	cmp	r3, #34	@ 0x22
 8008a18:	f040 80ae 	bne.w	8008b78 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a24:	d117      	bne.n	8008a56 <UART_Receive_IT+0x50>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	691b      	ldr	r3, [r3, #16]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d113      	bne.n	8008a56 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a36:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a44:	b29a      	uxth	r2, r3
 8008a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a48:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a4e:	1c9a      	adds	r2, r3, #2
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	629a      	str	r2, [r3, #40]	@ 0x28
 8008a54:	e026      	b.n	8008aa4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a68:	d007      	beq.n	8008a7a <UART_Receive_IT+0x74>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10a      	bne.n	8008a88 <UART_Receive_IT+0x82>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	691b      	ldr	r3, [r3, #16]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d106      	bne.n	8008a88 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	b2da      	uxtb	r2, r3
 8008a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a84:	701a      	strb	r2, [r3, #0]
 8008a86:	e008      	b.n	8008a9a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a94:	b2da      	uxtb	r2, r3
 8008a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a98:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a9e:	1c5a      	adds	r2, r3, #1
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d15d      	bne.n	8008b74 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68da      	ldr	r2, [r3, #12]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f022 0220 	bic.w	r2, r2, #32
 8008ac6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	68da      	ldr	r2, [r3, #12]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ad6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	695a      	ldr	r2, [r3, #20]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f022 0201 	bic.w	r2, r2, #1
 8008ae6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2220      	movs	r2, #32
 8008aec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d135      	bne.n	8008b6a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	330c      	adds	r3, #12
 8008b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	e853 3f00 	ldrex	r3, [r3]
 8008b12:	613b      	str	r3, [r7, #16]
   return(result);
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	f023 0310 	bic.w	r3, r3, #16
 8008b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	330c      	adds	r3, #12
 8008b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b24:	623a      	str	r2, [r7, #32]
 8008b26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b28:	69f9      	ldr	r1, [r7, #28]
 8008b2a:	6a3a      	ldr	r2, [r7, #32]
 8008b2c:	e841 2300 	strex	r3, r2, [r1]
 8008b30:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d1e5      	bne.n	8008b04 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f003 0310 	and.w	r3, r3, #16
 8008b42:	2b10      	cmp	r3, #16
 8008b44:	d10a      	bne.n	8008b5c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b46:	2300      	movs	r3, #0
 8008b48:	60fb      	str	r3, [r7, #12]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	60fb      	str	r3, [r7, #12]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	60fb      	str	r3, [r7, #12]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b60:	4619      	mov	r1, r3
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f7ff fe64 	bl	8008830 <HAL_UARTEx_RxEventCallback>
 8008b68:	e002      	b.n	8008b70 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7ff fe4c 	bl	8008808 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b70:	2300      	movs	r3, #0
 8008b72:	e002      	b.n	8008b7a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008b74:	2300      	movs	r3, #0
 8008b76:	e000      	b.n	8008b7a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008b78:	2302      	movs	r3, #2
  }
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3730      	adds	r7, #48	@ 0x30
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
	...

08008b84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b88:	b0c0      	sub	sp, #256	@ 0x100
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ba0:	68d9      	ldr	r1, [r3, #12]
 8008ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	ea40 0301 	orr.w	r3, r0, r1
 8008bac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bb2:	689a      	ldr	r2, [r3, #8]
 8008bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	431a      	orrs	r2, r3
 8008bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	431a      	orrs	r2, r3
 8008bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bc8:	69db      	ldr	r3, [r3, #28]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008bdc:	f021 010c 	bic.w	r1, r1, #12
 8008be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be4:	681a      	ldr	r2, [r3, #0]
 8008be6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008bea:	430b      	orrs	r3, r1
 8008bec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	695b      	ldr	r3, [r3, #20]
 8008bf6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bfe:	6999      	ldr	r1, [r3, #24]
 8008c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	ea40 0301 	orr.w	r3, r0, r1
 8008c0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	4b8f      	ldr	r3, [pc, #572]	@ (8008e50 <UART_SetConfig+0x2cc>)
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d005      	beq.n	8008c24 <UART_SetConfig+0xa0>
 8008c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	4b8d      	ldr	r3, [pc, #564]	@ (8008e54 <UART_SetConfig+0x2d0>)
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d104      	bne.n	8008c2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c24:	f7fe f9f4 	bl	8007010 <HAL_RCC_GetPCLK2Freq>
 8008c28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008c2c:	e003      	b.n	8008c36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c2e:	f7fe f9db 	bl	8006fe8 <HAL_RCC_GetPCLK1Freq>
 8008c32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c3a:	69db      	ldr	r3, [r3, #28]
 8008c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c40:	f040 810c 	bne.w	8008e5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008c4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008c52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008c56:	4622      	mov	r2, r4
 8008c58:	462b      	mov	r3, r5
 8008c5a:	1891      	adds	r1, r2, r2
 8008c5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008c5e:	415b      	adcs	r3, r3
 8008c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008c66:	4621      	mov	r1, r4
 8008c68:	eb12 0801 	adds.w	r8, r2, r1
 8008c6c:	4629      	mov	r1, r5
 8008c6e:	eb43 0901 	adc.w	r9, r3, r1
 8008c72:	f04f 0200 	mov.w	r2, #0
 8008c76:	f04f 0300 	mov.w	r3, #0
 8008c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c86:	4690      	mov	r8, r2
 8008c88:	4699      	mov	r9, r3
 8008c8a:	4623      	mov	r3, r4
 8008c8c:	eb18 0303 	adds.w	r3, r8, r3
 8008c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c94:	462b      	mov	r3, r5
 8008c96:	eb49 0303 	adc.w	r3, r9, r3
 8008c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008caa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008cae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	18db      	adds	r3, r3, r3
 8008cb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cb8:	4613      	mov	r3, r2
 8008cba:	eb42 0303 	adc.w	r3, r2, r3
 8008cbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8008cc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008cc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008cc8:	f7f7 ffbe 	bl	8000c48 <__aeabi_uldivmod>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	460b      	mov	r3, r1
 8008cd0:	4b61      	ldr	r3, [pc, #388]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008cd2:	fba3 2302 	umull	r2, r3, r3, r2
 8008cd6:	095b      	lsrs	r3, r3, #5
 8008cd8:	011c      	lsls	r4, r3, #4
 8008cda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ce4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008ce8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008cec:	4642      	mov	r2, r8
 8008cee:	464b      	mov	r3, r9
 8008cf0:	1891      	adds	r1, r2, r2
 8008cf2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008cf4:	415b      	adcs	r3, r3
 8008cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cf8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008cfc:	4641      	mov	r1, r8
 8008cfe:	eb12 0a01 	adds.w	sl, r2, r1
 8008d02:	4649      	mov	r1, r9
 8008d04:	eb43 0b01 	adc.w	fp, r3, r1
 8008d08:	f04f 0200 	mov.w	r2, #0
 8008d0c:	f04f 0300 	mov.w	r3, #0
 8008d10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d1c:	4692      	mov	sl, r2
 8008d1e:	469b      	mov	fp, r3
 8008d20:	4643      	mov	r3, r8
 8008d22:	eb1a 0303 	adds.w	r3, sl, r3
 8008d26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d2a:	464b      	mov	r3, r9
 8008d2c:	eb4b 0303 	adc.w	r3, fp, r3
 8008d30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008d44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	18db      	adds	r3, r3, r3
 8008d4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d4e:	4613      	mov	r3, r2
 8008d50:	eb42 0303 	adc.w	r3, r2, r3
 8008d54:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008d5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008d5e:	f7f7 ff73 	bl	8000c48 <__aeabi_uldivmod>
 8008d62:	4602      	mov	r2, r0
 8008d64:	460b      	mov	r3, r1
 8008d66:	4611      	mov	r1, r2
 8008d68:	4b3b      	ldr	r3, [pc, #236]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008d6a:	fba3 2301 	umull	r2, r3, r3, r1
 8008d6e:	095b      	lsrs	r3, r3, #5
 8008d70:	2264      	movs	r2, #100	@ 0x64
 8008d72:	fb02 f303 	mul.w	r3, r2, r3
 8008d76:	1acb      	subs	r3, r1, r3
 8008d78:	00db      	lsls	r3, r3, #3
 8008d7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008d7e:	4b36      	ldr	r3, [pc, #216]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008d80:	fba3 2302 	umull	r2, r3, r3, r2
 8008d84:	095b      	lsrs	r3, r3, #5
 8008d86:	005b      	lsls	r3, r3, #1
 8008d88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008d8c:	441c      	add	r4, r3
 8008d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d92:	2200      	movs	r2, #0
 8008d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008d9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008da0:	4642      	mov	r2, r8
 8008da2:	464b      	mov	r3, r9
 8008da4:	1891      	adds	r1, r2, r2
 8008da6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008da8:	415b      	adcs	r3, r3
 8008daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008dac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008db0:	4641      	mov	r1, r8
 8008db2:	1851      	adds	r1, r2, r1
 8008db4:	6339      	str	r1, [r7, #48]	@ 0x30
 8008db6:	4649      	mov	r1, r9
 8008db8:	414b      	adcs	r3, r1
 8008dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dbc:	f04f 0200 	mov.w	r2, #0
 8008dc0:	f04f 0300 	mov.w	r3, #0
 8008dc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008dc8:	4659      	mov	r1, fp
 8008dca:	00cb      	lsls	r3, r1, #3
 8008dcc:	4651      	mov	r1, sl
 8008dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dd2:	4651      	mov	r1, sl
 8008dd4:	00ca      	lsls	r2, r1, #3
 8008dd6:	4610      	mov	r0, r2
 8008dd8:	4619      	mov	r1, r3
 8008dda:	4603      	mov	r3, r0
 8008ddc:	4642      	mov	r2, r8
 8008dde:	189b      	adds	r3, r3, r2
 8008de0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008de4:	464b      	mov	r3, r9
 8008de6:	460a      	mov	r2, r1
 8008de8:	eb42 0303 	adc.w	r3, r2, r3
 8008dec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dfc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008e00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008e04:	460b      	mov	r3, r1
 8008e06:	18db      	adds	r3, r3, r3
 8008e08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	eb42 0303 	adc.w	r3, r2, r3
 8008e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008e16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008e1a:	f7f7 ff15 	bl	8000c48 <__aeabi_uldivmod>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	460b      	mov	r3, r1
 8008e22:	4b0d      	ldr	r3, [pc, #52]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008e24:	fba3 1302 	umull	r1, r3, r3, r2
 8008e28:	095b      	lsrs	r3, r3, #5
 8008e2a:	2164      	movs	r1, #100	@ 0x64
 8008e2c:	fb01 f303 	mul.w	r3, r1, r3
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	00db      	lsls	r3, r3, #3
 8008e34:	3332      	adds	r3, #50	@ 0x32
 8008e36:	4a08      	ldr	r2, [pc, #32]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008e38:	fba2 2303 	umull	r2, r3, r2, r3
 8008e3c:	095b      	lsrs	r3, r3, #5
 8008e3e:	f003 0207 	and.w	r2, r3, #7
 8008e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4422      	add	r2, r4
 8008e4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e4c:	e106      	b.n	800905c <UART_SetConfig+0x4d8>
 8008e4e:	bf00      	nop
 8008e50:	40011000 	.word	0x40011000
 8008e54:	40011400 	.word	0x40011400
 8008e58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e60:	2200      	movs	r2, #0
 8008e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008e66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008e6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008e6e:	4642      	mov	r2, r8
 8008e70:	464b      	mov	r3, r9
 8008e72:	1891      	adds	r1, r2, r2
 8008e74:	6239      	str	r1, [r7, #32]
 8008e76:	415b      	adcs	r3, r3
 8008e78:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e7e:	4641      	mov	r1, r8
 8008e80:	1854      	adds	r4, r2, r1
 8008e82:	4649      	mov	r1, r9
 8008e84:	eb43 0501 	adc.w	r5, r3, r1
 8008e88:	f04f 0200 	mov.w	r2, #0
 8008e8c:	f04f 0300 	mov.w	r3, #0
 8008e90:	00eb      	lsls	r3, r5, #3
 8008e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e96:	00e2      	lsls	r2, r4, #3
 8008e98:	4614      	mov	r4, r2
 8008e9a:	461d      	mov	r5, r3
 8008e9c:	4643      	mov	r3, r8
 8008e9e:	18e3      	adds	r3, r4, r3
 8008ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008ea4:	464b      	mov	r3, r9
 8008ea6:	eb45 0303 	adc.w	r3, r5, r3
 8008eaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008eba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ebe:	f04f 0200 	mov.w	r2, #0
 8008ec2:	f04f 0300 	mov.w	r3, #0
 8008ec6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008eca:	4629      	mov	r1, r5
 8008ecc:	008b      	lsls	r3, r1, #2
 8008ece:	4621      	mov	r1, r4
 8008ed0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	008a      	lsls	r2, r1, #2
 8008ed8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008edc:	f7f7 feb4 	bl	8000c48 <__aeabi_uldivmod>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	4b60      	ldr	r3, [pc, #384]	@ (8009068 <UART_SetConfig+0x4e4>)
 8008ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8008eea:	095b      	lsrs	r3, r3, #5
 8008eec:	011c      	lsls	r4, r3, #4
 8008eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ef8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008efc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008f00:	4642      	mov	r2, r8
 8008f02:	464b      	mov	r3, r9
 8008f04:	1891      	adds	r1, r2, r2
 8008f06:	61b9      	str	r1, [r7, #24]
 8008f08:	415b      	adcs	r3, r3
 8008f0a:	61fb      	str	r3, [r7, #28]
 8008f0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f10:	4641      	mov	r1, r8
 8008f12:	1851      	adds	r1, r2, r1
 8008f14:	6139      	str	r1, [r7, #16]
 8008f16:	4649      	mov	r1, r9
 8008f18:	414b      	adcs	r3, r1
 8008f1a:	617b      	str	r3, [r7, #20]
 8008f1c:	f04f 0200 	mov.w	r2, #0
 8008f20:	f04f 0300 	mov.w	r3, #0
 8008f24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f28:	4659      	mov	r1, fp
 8008f2a:	00cb      	lsls	r3, r1, #3
 8008f2c:	4651      	mov	r1, sl
 8008f2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f32:	4651      	mov	r1, sl
 8008f34:	00ca      	lsls	r2, r1, #3
 8008f36:	4610      	mov	r0, r2
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	4642      	mov	r2, r8
 8008f3e:	189b      	adds	r3, r3, r2
 8008f40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f44:	464b      	mov	r3, r9
 8008f46:	460a      	mov	r2, r1
 8008f48:	eb42 0303 	adc.w	r3, r2, r3
 8008f4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008f5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008f5c:	f04f 0200 	mov.w	r2, #0
 8008f60:	f04f 0300 	mov.w	r3, #0
 8008f64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008f68:	4649      	mov	r1, r9
 8008f6a:	008b      	lsls	r3, r1, #2
 8008f6c:	4641      	mov	r1, r8
 8008f6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f72:	4641      	mov	r1, r8
 8008f74:	008a      	lsls	r2, r1, #2
 8008f76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008f7a:	f7f7 fe65 	bl	8000c48 <__aeabi_uldivmod>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	460b      	mov	r3, r1
 8008f82:	4611      	mov	r1, r2
 8008f84:	4b38      	ldr	r3, [pc, #224]	@ (8009068 <UART_SetConfig+0x4e4>)
 8008f86:	fba3 2301 	umull	r2, r3, r3, r1
 8008f8a:	095b      	lsrs	r3, r3, #5
 8008f8c:	2264      	movs	r2, #100	@ 0x64
 8008f8e:	fb02 f303 	mul.w	r3, r2, r3
 8008f92:	1acb      	subs	r3, r1, r3
 8008f94:	011b      	lsls	r3, r3, #4
 8008f96:	3332      	adds	r3, #50	@ 0x32
 8008f98:	4a33      	ldr	r2, [pc, #204]	@ (8009068 <UART_SetConfig+0x4e4>)
 8008f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f9e:	095b      	lsrs	r3, r3, #5
 8008fa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008fa4:	441c      	add	r4, r3
 8008fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008faa:	2200      	movs	r2, #0
 8008fac:	673b      	str	r3, [r7, #112]	@ 0x70
 8008fae:	677a      	str	r2, [r7, #116]	@ 0x74
 8008fb0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008fb4:	4642      	mov	r2, r8
 8008fb6:	464b      	mov	r3, r9
 8008fb8:	1891      	adds	r1, r2, r2
 8008fba:	60b9      	str	r1, [r7, #8]
 8008fbc:	415b      	adcs	r3, r3
 8008fbe:	60fb      	str	r3, [r7, #12]
 8008fc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008fc4:	4641      	mov	r1, r8
 8008fc6:	1851      	adds	r1, r2, r1
 8008fc8:	6039      	str	r1, [r7, #0]
 8008fca:	4649      	mov	r1, r9
 8008fcc:	414b      	adcs	r3, r1
 8008fce:	607b      	str	r3, [r7, #4]
 8008fd0:	f04f 0200 	mov.w	r2, #0
 8008fd4:	f04f 0300 	mov.w	r3, #0
 8008fd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008fdc:	4659      	mov	r1, fp
 8008fde:	00cb      	lsls	r3, r1, #3
 8008fe0:	4651      	mov	r1, sl
 8008fe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fe6:	4651      	mov	r1, sl
 8008fe8:	00ca      	lsls	r2, r1, #3
 8008fea:	4610      	mov	r0, r2
 8008fec:	4619      	mov	r1, r3
 8008fee:	4603      	mov	r3, r0
 8008ff0:	4642      	mov	r2, r8
 8008ff2:	189b      	adds	r3, r3, r2
 8008ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ff6:	464b      	mov	r3, r9
 8008ff8:	460a      	mov	r2, r1
 8008ffa:	eb42 0303 	adc.w	r3, r2, r3
 8008ffe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	663b      	str	r3, [r7, #96]	@ 0x60
 800900a:	667a      	str	r2, [r7, #100]	@ 0x64
 800900c:	f04f 0200 	mov.w	r2, #0
 8009010:	f04f 0300 	mov.w	r3, #0
 8009014:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009018:	4649      	mov	r1, r9
 800901a:	008b      	lsls	r3, r1, #2
 800901c:	4641      	mov	r1, r8
 800901e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009022:	4641      	mov	r1, r8
 8009024:	008a      	lsls	r2, r1, #2
 8009026:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800902a:	f7f7 fe0d 	bl	8000c48 <__aeabi_uldivmod>
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	4b0d      	ldr	r3, [pc, #52]	@ (8009068 <UART_SetConfig+0x4e4>)
 8009034:	fba3 1302 	umull	r1, r3, r3, r2
 8009038:	095b      	lsrs	r3, r3, #5
 800903a:	2164      	movs	r1, #100	@ 0x64
 800903c:	fb01 f303 	mul.w	r3, r1, r3
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	011b      	lsls	r3, r3, #4
 8009044:	3332      	adds	r3, #50	@ 0x32
 8009046:	4a08      	ldr	r2, [pc, #32]	@ (8009068 <UART_SetConfig+0x4e4>)
 8009048:	fba2 2303 	umull	r2, r3, r2, r3
 800904c:	095b      	lsrs	r3, r3, #5
 800904e:	f003 020f 	and.w	r2, r3, #15
 8009052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4422      	add	r2, r4
 800905a:	609a      	str	r2, [r3, #8]
}
 800905c:	bf00      	nop
 800905e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009062:	46bd      	mov	sp, r7
 8009064:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009068:	51eb851f 	.word	0x51eb851f

0800906c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800906c:	b084      	sub	sp, #16
 800906e:	b580      	push	{r7, lr}
 8009070:	b084      	sub	sp, #16
 8009072:	af00      	add	r7, sp, #0
 8009074:	6078      	str	r0, [r7, #4]
 8009076:	f107 001c 	add.w	r0, r7, #28
 800907a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800907e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009082:	2b01      	cmp	r3, #1
 8009084:	d123      	bne.n	80090ce <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800908a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800909a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80090ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	d105      	bne.n	80090c2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	68db      	ldr	r3, [r3, #12]
 80090ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f001 fae8 	bl	800a698 <USB_CoreReset>
 80090c8:	4603      	mov	r3, r0
 80090ca:	73fb      	strb	r3, [r7, #15]
 80090cc:	e01b      	b.n	8009106 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f001 fadc 	bl	800a698 <USB_CoreReset>
 80090e0:	4603      	mov	r3, r0
 80090e2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80090e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d106      	bne.n	80090fa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80090f8:	e005      	b.n	8009106 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009106:	7fbb      	ldrb	r3, [r7, #30]
 8009108:	2b01      	cmp	r3, #1
 800910a:	d10b      	bne.n	8009124 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	f043 0206 	orr.w	r2, r3, #6
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f043 0220 	orr.w	r2, r3, #32
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009124:	7bfb      	ldrb	r3, [r7, #15]
}
 8009126:	4618      	mov	r0, r3
 8009128:	3710      	adds	r7, #16
 800912a:	46bd      	mov	sp, r7
 800912c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009130:	b004      	add	sp, #16
 8009132:	4770      	bx	lr

08009134 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009134:	b480      	push	{r7}
 8009136:	b087      	sub	sp, #28
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	4613      	mov	r3, r2
 8009140:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009142:	79fb      	ldrb	r3, [r7, #7]
 8009144:	2b02      	cmp	r3, #2
 8009146:	d165      	bne.n	8009214 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	4a41      	ldr	r2, [pc, #260]	@ (8009250 <USB_SetTurnaroundTime+0x11c>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d906      	bls.n	800915e <USB_SetTurnaroundTime+0x2a>
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	4a40      	ldr	r2, [pc, #256]	@ (8009254 <USB_SetTurnaroundTime+0x120>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d202      	bcs.n	800915e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009158:	230f      	movs	r3, #15
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	e062      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	4a3c      	ldr	r2, [pc, #240]	@ (8009254 <USB_SetTurnaroundTime+0x120>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d306      	bcc.n	8009174 <USB_SetTurnaroundTime+0x40>
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	4a3b      	ldr	r2, [pc, #236]	@ (8009258 <USB_SetTurnaroundTime+0x124>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d202      	bcs.n	8009174 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800916e:	230e      	movs	r3, #14
 8009170:	617b      	str	r3, [r7, #20]
 8009172:	e057      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	4a38      	ldr	r2, [pc, #224]	@ (8009258 <USB_SetTurnaroundTime+0x124>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d306      	bcc.n	800918a <USB_SetTurnaroundTime+0x56>
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	4a37      	ldr	r2, [pc, #220]	@ (800925c <USB_SetTurnaroundTime+0x128>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d202      	bcs.n	800918a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009184:	230d      	movs	r3, #13
 8009186:	617b      	str	r3, [r7, #20]
 8009188:	e04c      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	4a33      	ldr	r2, [pc, #204]	@ (800925c <USB_SetTurnaroundTime+0x128>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d306      	bcc.n	80091a0 <USB_SetTurnaroundTime+0x6c>
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	4a32      	ldr	r2, [pc, #200]	@ (8009260 <USB_SetTurnaroundTime+0x12c>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d802      	bhi.n	80091a0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800919a:	230c      	movs	r3, #12
 800919c:	617b      	str	r3, [r7, #20]
 800919e:	e041      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	4a2f      	ldr	r2, [pc, #188]	@ (8009260 <USB_SetTurnaroundTime+0x12c>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d906      	bls.n	80091b6 <USB_SetTurnaroundTime+0x82>
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	4a2e      	ldr	r2, [pc, #184]	@ (8009264 <USB_SetTurnaroundTime+0x130>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d802      	bhi.n	80091b6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80091b0:	230b      	movs	r3, #11
 80091b2:	617b      	str	r3, [r7, #20]
 80091b4:	e036      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	4a2a      	ldr	r2, [pc, #168]	@ (8009264 <USB_SetTurnaroundTime+0x130>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d906      	bls.n	80091cc <USB_SetTurnaroundTime+0x98>
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	4a29      	ldr	r2, [pc, #164]	@ (8009268 <USB_SetTurnaroundTime+0x134>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d802      	bhi.n	80091cc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80091c6:	230a      	movs	r3, #10
 80091c8:	617b      	str	r3, [r7, #20]
 80091ca:	e02b      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	4a26      	ldr	r2, [pc, #152]	@ (8009268 <USB_SetTurnaroundTime+0x134>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d906      	bls.n	80091e2 <USB_SetTurnaroundTime+0xae>
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	4a25      	ldr	r2, [pc, #148]	@ (800926c <USB_SetTurnaroundTime+0x138>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d202      	bcs.n	80091e2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80091dc:	2309      	movs	r3, #9
 80091de:	617b      	str	r3, [r7, #20]
 80091e0:	e020      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	4a21      	ldr	r2, [pc, #132]	@ (800926c <USB_SetTurnaroundTime+0x138>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d306      	bcc.n	80091f8 <USB_SetTurnaroundTime+0xc4>
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	4a20      	ldr	r2, [pc, #128]	@ (8009270 <USB_SetTurnaroundTime+0x13c>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d802      	bhi.n	80091f8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80091f2:	2308      	movs	r3, #8
 80091f4:	617b      	str	r3, [r7, #20]
 80091f6:	e015      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	4a1d      	ldr	r2, [pc, #116]	@ (8009270 <USB_SetTurnaroundTime+0x13c>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d906      	bls.n	800920e <USB_SetTurnaroundTime+0xda>
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	4a1c      	ldr	r2, [pc, #112]	@ (8009274 <USB_SetTurnaroundTime+0x140>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d202      	bcs.n	800920e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009208:	2307      	movs	r3, #7
 800920a:	617b      	str	r3, [r7, #20]
 800920c:	e00a      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800920e:	2306      	movs	r3, #6
 8009210:	617b      	str	r3, [r7, #20]
 8009212:	e007      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009214:	79fb      	ldrb	r3, [r7, #7]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d102      	bne.n	8009220 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800921a:	2309      	movs	r3, #9
 800921c:	617b      	str	r3, [r7, #20]
 800921e:	e001      	b.n	8009224 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009220:	2309      	movs	r3, #9
 8009222:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	68da      	ldr	r2, [r3, #12]
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	029b      	lsls	r3, r3, #10
 8009238:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800923c:	431a      	orrs	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	371c      	adds	r7, #28
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr
 8009250:	00d8acbf 	.word	0x00d8acbf
 8009254:	00e4e1c0 	.word	0x00e4e1c0
 8009258:	00f42400 	.word	0x00f42400
 800925c:	01067380 	.word	0x01067380
 8009260:	011a499f 	.word	0x011a499f
 8009264:	01312cff 	.word	0x01312cff
 8009268:	014ca43f 	.word	0x014ca43f
 800926c:	016e3600 	.word	0x016e3600
 8009270:	01a6ab1f 	.word	0x01a6ab1f
 8009274:	01e84800 	.word	0x01e84800

08009278 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	f043 0201 	orr.w	r2, r3, #1
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800928c:	2300      	movs	r3, #0
}
 800928e:	4618      	mov	r0, r3
 8009290:	370c      	adds	r7, #12
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr

0800929a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800929a:	b480      	push	{r7}
 800929c:	b083      	sub	sp, #12
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f023 0201 	bic.w	r2, r3, #1
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	460b      	mov	r3, r1
 80092c6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80092c8:	2300      	movs	r3, #0
 80092ca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80092d8:	78fb      	ldrb	r3, [r7, #3]
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d115      	bne.n	800930a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80092ea:	200a      	movs	r0, #10
 80092ec:	f7fa fa34 	bl	8003758 <HAL_Delay>
      ms += 10U;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	330a      	adds	r3, #10
 80092f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f001 f93f 	bl	800a57a <USB_GetMode>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d01e      	beq.n	8009340 <USB_SetCurrentMode+0x84>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2bc7      	cmp	r3, #199	@ 0xc7
 8009306:	d9f0      	bls.n	80092ea <USB_SetCurrentMode+0x2e>
 8009308:	e01a      	b.n	8009340 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800930a:	78fb      	ldrb	r3, [r7, #3]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d115      	bne.n	800933c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800931c:	200a      	movs	r0, #10
 800931e:	f7fa fa1b 	bl	8003758 <HAL_Delay>
      ms += 10U;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	330a      	adds	r3, #10
 8009326:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f001 f926 	bl	800a57a <USB_GetMode>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d005      	beq.n	8009340 <USB_SetCurrentMode+0x84>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2bc7      	cmp	r3, #199	@ 0xc7
 8009338:	d9f0      	bls.n	800931c <USB_SetCurrentMode+0x60>
 800933a:	e001      	b.n	8009340 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800933c:	2301      	movs	r3, #1
 800933e:	e005      	b.n	800934c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2bc8      	cmp	r3, #200	@ 0xc8
 8009344:	d101      	bne.n	800934a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	e000      	b.n	800934c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3710      	adds	r7, #16
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009354:	b084      	sub	sp, #16
 8009356:	b580      	push	{r7, lr}
 8009358:	b086      	sub	sp, #24
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009362:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009366:	2300      	movs	r3, #0
 8009368:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800936e:	2300      	movs	r3, #0
 8009370:	613b      	str	r3, [r7, #16]
 8009372:	e009      	b.n	8009388 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	3340      	adds	r3, #64	@ 0x40
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	4413      	add	r3, r2
 800937e:	2200      	movs	r2, #0
 8009380:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	3301      	adds	r3, #1
 8009386:	613b      	str	r3, [r7, #16]
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	2b0e      	cmp	r3, #14
 800938c:	d9f2      	bls.n	8009374 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800938e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009392:	2b00      	cmp	r3, #0
 8009394:	d11c      	bne.n	80093d0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	68fa      	ldr	r2, [r7, #12]
 80093a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093a4:	f043 0302 	orr.w	r3, r3, #2
 80093a8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ba:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093c6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80093ce:	e00b      	b.n	80093e8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093d4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093e0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80093ee:	461a      	mov	r2, r3
 80093f0:	2300      	movs	r3, #0
 80093f2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80093f4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d10d      	bne.n	8009418 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80093fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009400:	2b00      	cmp	r3, #0
 8009402:	d104      	bne.n	800940e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009404:	2100      	movs	r1, #0
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f968 	bl	80096dc <USB_SetDevSpeed>
 800940c:	e008      	b.n	8009420 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800940e:	2101      	movs	r1, #1
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 f963 	bl	80096dc <USB_SetDevSpeed>
 8009416:	e003      	b.n	8009420 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009418:	2103      	movs	r1, #3
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 f95e 	bl	80096dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009420:	2110      	movs	r1, #16
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 f8fa 	bl	800961c <USB_FlushTxFifo>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d001      	beq.n	8009432 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800942e:	2301      	movs	r3, #1
 8009430:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f924 	bl	8009680 <USB_FlushRxFifo>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d001      	beq.n	8009442 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800943e:	2301      	movs	r3, #1
 8009440:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009448:	461a      	mov	r2, r3
 800944a:	2300      	movs	r3, #0
 800944c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009454:	461a      	mov	r2, r3
 8009456:	2300      	movs	r3, #0
 8009458:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009460:	461a      	mov	r2, r3
 8009462:	2300      	movs	r3, #0
 8009464:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009466:	2300      	movs	r3, #0
 8009468:	613b      	str	r3, [r7, #16]
 800946a:	e043      	b.n	80094f4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	015a      	lsls	r2, r3, #5
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	4413      	add	r3, r2
 8009474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800947e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009482:	d118      	bne.n	80094b6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d10a      	bne.n	80094a0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	015a      	lsls	r2, r3, #5
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	4413      	add	r3, r2
 8009492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009496:	461a      	mov	r2, r3
 8009498:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800949c:	6013      	str	r3, [r2, #0]
 800949e:	e013      	b.n	80094c8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	015a      	lsls	r2, r3, #5
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	4413      	add	r3, r2
 80094a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094ac:	461a      	mov	r2, r3
 80094ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80094b2:	6013      	str	r3, [r2, #0]
 80094b4:	e008      	b.n	80094c8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	015a      	lsls	r2, r3, #5
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	4413      	add	r3, r2
 80094be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094c2:	461a      	mov	r2, r3
 80094c4:	2300      	movs	r3, #0
 80094c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	015a      	lsls	r2, r3, #5
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	4413      	add	r3, r2
 80094d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094d4:	461a      	mov	r2, r3
 80094d6:	2300      	movs	r3, #0
 80094d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	015a      	lsls	r2, r3, #5
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	4413      	add	r3, r2
 80094e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094e6:	461a      	mov	r2, r3
 80094e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80094ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	3301      	adds	r3, #1
 80094f2:	613b      	str	r3, [r7, #16]
 80094f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80094f8:	461a      	mov	r2, r3
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d3b5      	bcc.n	800946c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009500:	2300      	movs	r3, #0
 8009502:	613b      	str	r3, [r7, #16]
 8009504:	e043      	b.n	800958e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	015a      	lsls	r2, r3, #5
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	4413      	add	r3, r2
 800950e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009518:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800951c:	d118      	bne.n	8009550 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d10a      	bne.n	800953a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009524:	693b      	ldr	r3, [r7, #16]
 8009526:	015a      	lsls	r2, r3, #5
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	4413      	add	r3, r2
 800952c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009530:	461a      	mov	r2, r3
 8009532:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009536:	6013      	str	r3, [r2, #0]
 8009538:	e013      	b.n	8009562 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800953a:	693b      	ldr	r3, [r7, #16]
 800953c:	015a      	lsls	r2, r3, #5
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	4413      	add	r3, r2
 8009542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009546:	461a      	mov	r2, r3
 8009548:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800954c:	6013      	str	r3, [r2, #0]
 800954e:	e008      	b.n	8009562 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	015a      	lsls	r2, r3, #5
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	4413      	add	r3, r2
 8009558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800955c:	461a      	mov	r2, r3
 800955e:	2300      	movs	r3, #0
 8009560:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	015a      	lsls	r2, r3, #5
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	4413      	add	r3, r2
 800956a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800956e:	461a      	mov	r2, r3
 8009570:	2300      	movs	r3, #0
 8009572:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	015a      	lsls	r2, r3, #5
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	4413      	add	r3, r2
 800957c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009580:	461a      	mov	r2, r3
 8009582:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009586:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	3301      	adds	r3, #1
 800958c:	613b      	str	r3, [r7, #16]
 800958e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009592:	461a      	mov	r2, r3
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	4293      	cmp	r3, r2
 8009598:	d3b5      	bcc.n	8009506 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095a0:	691b      	ldr	r3, [r3, #16]
 80095a2:	68fa      	ldr	r2, [r7, #12]
 80095a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80095a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095ac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80095ba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80095bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d105      	bne.n	80095d0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	699b      	ldr	r3, [r3, #24]
 80095c8:	f043 0210 	orr.w	r2, r3, #16
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	699a      	ldr	r2, [r3, #24]
 80095d4:	4b10      	ldr	r3, [pc, #64]	@ (8009618 <USB_DevInit+0x2c4>)
 80095d6:	4313      	orrs	r3, r2
 80095d8:	687a      	ldr	r2, [r7, #4]
 80095da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80095dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d005      	beq.n	80095f0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	699b      	ldr	r3, [r3, #24]
 80095e8:	f043 0208 	orr.w	r2, r3, #8
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80095f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	d107      	bne.n	8009608 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	699b      	ldr	r3, [r3, #24]
 80095fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009600:	f043 0304 	orr.w	r3, r3, #4
 8009604:	687a      	ldr	r2, [r7, #4]
 8009606:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009608:	7dfb      	ldrb	r3, [r7, #23]
}
 800960a:	4618      	mov	r0, r3
 800960c:	3718      	adds	r7, #24
 800960e:	46bd      	mov	sp, r7
 8009610:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009614:	b004      	add	sp, #16
 8009616:	4770      	bx	lr
 8009618:	803c3800 	.word	0x803c3800

0800961c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800961c:	b480      	push	{r7}
 800961e:	b085      	sub	sp, #20
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009626:	2300      	movs	r3, #0
 8009628:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	3301      	adds	r3, #1
 800962e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009636:	d901      	bls.n	800963c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	e01b      	b.n	8009674 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	691b      	ldr	r3, [r3, #16]
 8009640:	2b00      	cmp	r3, #0
 8009642:	daf2      	bge.n	800962a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009644:	2300      	movs	r3, #0
 8009646:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	019b      	lsls	r3, r3, #6
 800964c:	f043 0220 	orr.w	r2, r3, #32
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	3301      	adds	r3, #1
 8009658:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009660:	d901      	bls.n	8009666 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009662:	2303      	movs	r3, #3
 8009664:	e006      	b.n	8009674 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	f003 0320 	and.w	r3, r3, #32
 800966e:	2b20      	cmp	r3, #32
 8009670:	d0f0      	beq.n	8009654 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009680:	b480      	push	{r7}
 8009682:	b085      	sub	sp, #20
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009688:	2300      	movs	r3, #0
 800968a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	3301      	adds	r3, #1
 8009690:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009698:	d901      	bls.n	800969e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800969a:	2303      	movs	r3, #3
 800969c:	e018      	b.n	80096d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	daf2      	bge.n	800968c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80096a6:	2300      	movs	r3, #0
 80096a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2210      	movs	r2, #16
 80096ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	3301      	adds	r3, #1
 80096b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096bc:	d901      	bls.n	80096c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	e006      	b.n	80096d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	691b      	ldr	r3, [r3, #16]
 80096c6:	f003 0310 	and.w	r3, r3, #16
 80096ca:	2b10      	cmp	r3, #16
 80096cc:	d0f0      	beq.n	80096b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3714      	adds	r7, #20
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80096dc:	b480      	push	{r7}
 80096de:	b085      	sub	sp, #20
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	460b      	mov	r3, r1
 80096e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096f2:	681a      	ldr	r2, [r3, #0]
 80096f4:	78fb      	ldrb	r3, [r7, #3]
 80096f6:	68f9      	ldr	r1, [r7, #12]
 80096f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80096fc:	4313      	orrs	r3, r2
 80096fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	3714      	adds	r7, #20
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr

0800970e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800970e:	b480      	push	{r7}
 8009710:	b087      	sub	sp, #28
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	f003 0306 	and.w	r3, r3, #6
 8009726:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d102      	bne.n	8009734 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800972e:	2300      	movs	r3, #0
 8009730:	75fb      	strb	r3, [r7, #23]
 8009732:	e00a      	b.n	800974a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2b02      	cmp	r3, #2
 8009738:	d002      	beq.n	8009740 <USB_GetDevSpeed+0x32>
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2b06      	cmp	r3, #6
 800973e:	d102      	bne.n	8009746 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009740:	2302      	movs	r3, #2
 8009742:	75fb      	strb	r3, [r7, #23]
 8009744:	e001      	b.n	800974a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009746:	230f      	movs	r3, #15
 8009748:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800974a:	7dfb      	ldrb	r3, [r7, #23]
}
 800974c:	4618      	mov	r0, r3
 800974e:	371c      	adds	r7, #28
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr

08009758 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	785b      	ldrb	r3, [r3, #1]
 8009770:	2b01      	cmp	r3, #1
 8009772:	d13a      	bne.n	80097ea <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800977a:	69da      	ldr	r2, [r3, #28]
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	781b      	ldrb	r3, [r3, #0]
 8009780:	f003 030f 	and.w	r3, r3, #15
 8009784:	2101      	movs	r1, #1
 8009786:	fa01 f303 	lsl.w	r3, r1, r3
 800978a:	b29b      	uxth	r3, r3
 800978c:	68f9      	ldr	r1, [r7, #12]
 800978e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009792:	4313      	orrs	r3, r2
 8009794:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	015a      	lsls	r2, r3, #5
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	4413      	add	r3, r2
 800979e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d155      	bne.n	8009858 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	015a      	lsls	r2, r3, #5
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	4413      	add	r3, r2
 80097b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	689b      	ldr	r3, [r3, #8]
 80097be:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	791b      	ldrb	r3, [r3, #4]
 80097c6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80097c8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	059b      	lsls	r3, r3, #22
 80097ce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80097d0:	4313      	orrs	r3, r2
 80097d2:	68ba      	ldr	r2, [r7, #8]
 80097d4:	0151      	lsls	r1, r2, #5
 80097d6:	68fa      	ldr	r2, [r7, #12]
 80097d8:	440a      	add	r2, r1
 80097da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097e6:	6013      	str	r3, [r2, #0]
 80097e8:	e036      	b.n	8009858 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097f0:	69da      	ldr	r2, [r3, #28]
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	f003 030f 	and.w	r3, r3, #15
 80097fa:	2101      	movs	r1, #1
 80097fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009800:	041b      	lsls	r3, r3, #16
 8009802:	68f9      	ldr	r1, [r7, #12]
 8009804:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009808:	4313      	orrs	r3, r2
 800980a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	015a      	lsls	r2, r3, #5
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	4413      	add	r3, r2
 8009814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800981e:	2b00      	cmp	r3, #0
 8009820:	d11a      	bne.n	8009858 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	015a      	lsls	r2, r3, #5
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	4413      	add	r3, r2
 800982a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	689b      	ldr	r3, [r3, #8]
 8009834:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	791b      	ldrb	r3, [r3, #4]
 800983c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800983e:	430b      	orrs	r3, r1
 8009840:	4313      	orrs	r3, r2
 8009842:	68ba      	ldr	r2, [r7, #8]
 8009844:	0151      	lsls	r1, r2, #5
 8009846:	68fa      	ldr	r2, [r7, #12]
 8009848:	440a      	add	r2, r1
 800984a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800984e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009852:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009856:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009858:	2300      	movs	r3, #0
}
 800985a:	4618      	mov	r0, r3
 800985c:	3714      	adds	r7, #20
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr
	...

08009868 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009868:	b480      	push	{r7}
 800986a:	b085      	sub	sp, #20
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
 8009870:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	785b      	ldrb	r3, [r3, #1]
 8009880:	2b01      	cmp	r3, #1
 8009882:	d161      	bne.n	8009948 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	015a      	lsls	r2, r3, #5
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	4413      	add	r3, r2
 800988c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009896:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800989a:	d11f      	bne.n	80098dc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	015a      	lsls	r2, r3, #5
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	4413      	add	r3, r2
 80098a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68ba      	ldr	r2, [r7, #8]
 80098ac:	0151      	lsls	r1, r2, #5
 80098ae:	68fa      	ldr	r2, [r7, #12]
 80098b0:	440a      	add	r2, r1
 80098b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80098ba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	015a      	lsls	r2, r3, #5
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	4413      	add	r3, r2
 80098c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68ba      	ldr	r2, [r7, #8]
 80098cc:	0151      	lsls	r1, r2, #5
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	440a      	add	r2, r1
 80098d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	f003 030f 	and.w	r3, r3, #15
 80098ec:	2101      	movs	r1, #1
 80098ee:	fa01 f303 	lsl.w	r3, r1, r3
 80098f2:	b29b      	uxth	r3, r3
 80098f4:	43db      	mvns	r3, r3
 80098f6:	68f9      	ldr	r1, [r7, #12]
 80098f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098fc:	4013      	ands	r3, r2
 80098fe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009906:	69da      	ldr	r2, [r3, #28]
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	f003 030f 	and.w	r3, r3, #15
 8009910:	2101      	movs	r1, #1
 8009912:	fa01 f303 	lsl.w	r3, r1, r3
 8009916:	b29b      	uxth	r3, r3
 8009918:	43db      	mvns	r3, r3
 800991a:	68f9      	ldr	r1, [r7, #12]
 800991c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009920:	4013      	ands	r3, r2
 8009922:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	015a      	lsls	r2, r3, #5
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	4413      	add	r3, r2
 800992c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	0159      	lsls	r1, r3, #5
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	440b      	add	r3, r1
 800993a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800993e:	4619      	mov	r1, r3
 8009940:	4b35      	ldr	r3, [pc, #212]	@ (8009a18 <USB_DeactivateEndpoint+0x1b0>)
 8009942:	4013      	ands	r3, r2
 8009944:	600b      	str	r3, [r1, #0]
 8009946:	e060      	b.n	8009a0a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	015a      	lsls	r2, r3, #5
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	4413      	add	r3, r2
 8009950:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800995a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800995e:	d11f      	bne.n	80099a0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	015a      	lsls	r2, r3, #5
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	4413      	add	r3, r2
 8009968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	0151      	lsls	r1, r2, #5
 8009972:	68fa      	ldr	r2, [r7, #12]
 8009974:	440a      	add	r2, r1
 8009976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800997a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800997e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	015a      	lsls	r2, r3, #5
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	4413      	add	r3, r2
 8009988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68ba      	ldr	r2, [r7, #8]
 8009990:	0151      	lsls	r1, r2, #5
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	440a      	add	r2, r1
 8009996:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800999a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800999e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	781b      	ldrb	r3, [r3, #0]
 80099ac:	f003 030f 	and.w	r3, r3, #15
 80099b0:	2101      	movs	r1, #1
 80099b2:	fa01 f303 	lsl.w	r3, r1, r3
 80099b6:	041b      	lsls	r3, r3, #16
 80099b8:	43db      	mvns	r3, r3
 80099ba:	68f9      	ldr	r1, [r7, #12]
 80099bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80099c0:	4013      	ands	r3, r2
 80099c2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099ca:	69da      	ldr	r2, [r3, #28]
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	f003 030f 	and.w	r3, r3, #15
 80099d4:	2101      	movs	r1, #1
 80099d6:	fa01 f303 	lsl.w	r3, r1, r3
 80099da:	041b      	lsls	r3, r3, #16
 80099dc:	43db      	mvns	r3, r3
 80099de:	68f9      	ldr	r1, [r7, #12]
 80099e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80099e4:	4013      	ands	r3, r2
 80099e6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	015a      	lsls	r2, r3, #5
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	4413      	add	r3, r2
 80099f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099f4:	681a      	ldr	r2, [r3, #0]
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	0159      	lsls	r1, r3, #5
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	440b      	add	r3, r1
 80099fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a02:	4619      	mov	r1, r3
 8009a04:	4b05      	ldr	r3, [pc, #20]	@ (8009a1c <USB_DeactivateEndpoint+0x1b4>)
 8009a06:	4013      	ands	r3, r2
 8009a08:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3714      	adds	r7, #20
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr
 8009a18:	ec337800 	.word	0xec337800
 8009a1c:	eff37800 	.word	0xeff37800

08009a20 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b08a      	sub	sp, #40	@ 0x28
 8009a24:	af02      	add	r7, sp, #8
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	785b      	ldrb	r3, [r3, #1]
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	f040 817f 	bne.w	8009d40 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d132      	bne.n	8009ab0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	015a      	lsls	r2, r3, #5
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	4413      	add	r3, r2
 8009a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	69ba      	ldr	r2, [r7, #24]
 8009a5a:	0151      	lsls	r1, r2, #5
 8009a5c:	69fa      	ldr	r2, [r7, #28]
 8009a5e:	440a      	add	r2, r1
 8009a60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a64:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009a68:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009a6c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	015a      	lsls	r2, r3, #5
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	4413      	add	r3, r2
 8009a76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	69ba      	ldr	r2, [r7, #24]
 8009a7e:	0151      	lsls	r1, r2, #5
 8009a80:	69fa      	ldr	r2, [r7, #28]
 8009a82:	440a      	add	r2, r1
 8009a84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a8c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a8e:	69bb      	ldr	r3, [r7, #24]
 8009a90:	015a      	lsls	r2, r3, #5
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	4413      	add	r3, r2
 8009a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	69ba      	ldr	r2, [r7, #24]
 8009a9e:	0151      	lsls	r1, r2, #5
 8009aa0:	69fa      	ldr	r2, [r7, #28]
 8009aa2:	440a      	add	r2, r1
 8009aa4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aa8:	0cdb      	lsrs	r3, r3, #19
 8009aaa:	04db      	lsls	r3, r3, #19
 8009aac:	6113      	str	r3, [r2, #16]
 8009aae:	e097      	b.n	8009be0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	015a      	lsls	r2, r3, #5
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	4413      	add	r3, r2
 8009ab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	69ba      	ldr	r2, [r7, #24]
 8009ac0:	0151      	lsls	r1, r2, #5
 8009ac2:	69fa      	ldr	r2, [r7, #28]
 8009ac4:	440a      	add	r2, r1
 8009ac6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aca:	0cdb      	lsrs	r3, r3, #19
 8009acc:	04db      	lsls	r3, r3, #19
 8009ace:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ad0:	69bb      	ldr	r3, [r7, #24]
 8009ad2:	015a      	lsls	r2, r3, #5
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	4413      	add	r3, r2
 8009ad8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	69ba      	ldr	r2, [r7, #24]
 8009ae0:	0151      	lsls	r1, r2, #5
 8009ae2:	69fa      	ldr	r2, [r7, #28]
 8009ae4:	440a      	add	r2, r1
 8009ae6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009aee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009af2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d11a      	bne.n	8009b30 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	691a      	ldr	r2, [r3, #16]
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	429a      	cmp	r2, r3
 8009b04:	d903      	bls.n	8009b0e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	689a      	ldr	r2, [r3, #8]
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	015a      	lsls	r2, r3, #5
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	4413      	add	r3, r2
 8009b16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b1a:	691b      	ldr	r3, [r3, #16]
 8009b1c:	69ba      	ldr	r2, [r7, #24]
 8009b1e:	0151      	lsls	r1, r2, #5
 8009b20:	69fa      	ldr	r2, [r7, #28]
 8009b22:	440a      	add	r2, r1
 8009b24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b28:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009b2c:	6113      	str	r3, [r2, #16]
 8009b2e:	e044      	b.n	8009bba <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	691a      	ldr	r2, [r3, #16]
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	689b      	ldr	r3, [r3, #8]
 8009b38:	4413      	add	r3, r2
 8009b3a:	1e5a      	subs	r2, r3, #1
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b44:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	015a      	lsls	r2, r3, #5
 8009b4a:	69fb      	ldr	r3, [r7, #28]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b52:	691a      	ldr	r2, [r3, #16]
 8009b54:	8afb      	ldrh	r3, [r7, #22]
 8009b56:	04d9      	lsls	r1, r3, #19
 8009b58:	4ba4      	ldr	r3, [pc, #656]	@ (8009dec <USB_EPStartXfer+0x3cc>)
 8009b5a:	400b      	ands	r3, r1
 8009b5c:	69b9      	ldr	r1, [r7, #24]
 8009b5e:	0148      	lsls	r0, r1, #5
 8009b60:	69f9      	ldr	r1, [r7, #28]
 8009b62:	4401      	add	r1, r0
 8009b64:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	791b      	ldrb	r3, [r3, #4]
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d122      	bne.n	8009bba <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	015a      	lsls	r2, r3, #5
 8009b78:	69fb      	ldr	r3, [r7, #28]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b80:	691b      	ldr	r3, [r3, #16]
 8009b82:	69ba      	ldr	r2, [r7, #24]
 8009b84:	0151      	lsls	r1, r2, #5
 8009b86:	69fa      	ldr	r2, [r7, #28]
 8009b88:	440a      	add	r2, r1
 8009b8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b8e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009b92:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	015a      	lsls	r2, r3, #5
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ba0:	691a      	ldr	r2, [r3, #16]
 8009ba2:	8afb      	ldrh	r3, [r7, #22]
 8009ba4:	075b      	lsls	r3, r3, #29
 8009ba6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009baa:	69b9      	ldr	r1, [r7, #24]
 8009bac:	0148      	lsls	r0, r1, #5
 8009bae:	69f9      	ldr	r1, [r7, #28]
 8009bb0:	4401      	add	r1, r0
 8009bb2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	015a      	lsls	r2, r3, #5
 8009bbe:	69fb      	ldr	r3, [r7, #28]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bc6:	691a      	ldr	r2, [r3, #16]
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	691b      	ldr	r3, [r3, #16]
 8009bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bd0:	69b9      	ldr	r1, [r7, #24]
 8009bd2:	0148      	lsls	r0, r1, #5
 8009bd4:	69f9      	ldr	r1, [r7, #28]
 8009bd6:	4401      	add	r1, r0
 8009bd8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009bdc:	4313      	orrs	r3, r2
 8009bde:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009be0:	79fb      	ldrb	r3, [r7, #7]
 8009be2:	2b01      	cmp	r3, #1
 8009be4:	d14b      	bne.n	8009c7e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	69db      	ldr	r3, [r3, #28]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d009      	beq.n	8009c02 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	015a      	lsls	r2, r3, #5
 8009bf2:	69fb      	ldr	r3, [r7, #28]
 8009bf4:	4413      	add	r3, r2
 8009bf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	69db      	ldr	r3, [r3, #28]
 8009c00:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	791b      	ldrb	r3, [r3, #4]
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d128      	bne.n	8009c5c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d110      	bne.n	8009c3c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009c1a:	69bb      	ldr	r3, [r7, #24]
 8009c1c:	015a      	lsls	r2, r3, #5
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	4413      	add	r3, r2
 8009c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	69ba      	ldr	r2, [r7, #24]
 8009c2a:	0151      	lsls	r1, r2, #5
 8009c2c:	69fa      	ldr	r2, [r7, #28]
 8009c2e:	440a      	add	r2, r1
 8009c30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c34:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009c38:	6013      	str	r3, [r2, #0]
 8009c3a:	e00f      	b.n	8009c5c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009c3c:	69bb      	ldr	r3, [r7, #24]
 8009c3e:	015a      	lsls	r2, r3, #5
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	4413      	add	r3, r2
 8009c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	69ba      	ldr	r2, [r7, #24]
 8009c4c:	0151      	lsls	r1, r2, #5
 8009c4e:	69fa      	ldr	r2, [r7, #28]
 8009c50:	440a      	add	r2, r1
 8009c52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c5a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c5c:	69bb      	ldr	r3, [r7, #24]
 8009c5e:	015a      	lsls	r2, r3, #5
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	4413      	add	r3, r2
 8009c64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	69ba      	ldr	r2, [r7, #24]
 8009c6c:	0151      	lsls	r1, r2, #5
 8009c6e:	69fa      	ldr	r2, [r7, #28]
 8009c70:	440a      	add	r2, r1
 8009c72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c76:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009c7a:	6013      	str	r3, [r2, #0]
 8009c7c:	e166      	b.n	8009f4c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c7e:	69bb      	ldr	r3, [r7, #24]
 8009c80:	015a      	lsls	r2, r3, #5
 8009c82:	69fb      	ldr	r3, [r7, #28]
 8009c84:	4413      	add	r3, r2
 8009c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	69ba      	ldr	r2, [r7, #24]
 8009c8e:	0151      	lsls	r1, r2, #5
 8009c90:	69fa      	ldr	r2, [r7, #28]
 8009c92:	440a      	add	r2, r1
 8009c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c98:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009c9c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	791b      	ldrb	r3, [r3, #4]
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d015      	beq.n	8009cd2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	691b      	ldr	r3, [r3, #16]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	f000 814e 	beq.w	8009f4c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	f003 030f 	and.w	r3, r3, #15
 8009cc0:	2101      	movs	r1, #1
 8009cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8009cc6:	69f9      	ldr	r1, [r7, #28]
 8009cc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	634b      	str	r3, [r1, #52]	@ 0x34
 8009cd0:	e13c      	b.n	8009f4c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cd8:	689b      	ldr	r3, [r3, #8]
 8009cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d110      	bne.n	8009d04 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009ce2:	69bb      	ldr	r3, [r7, #24]
 8009ce4:	015a      	lsls	r2, r3, #5
 8009ce6:	69fb      	ldr	r3, [r7, #28]
 8009ce8:	4413      	add	r3, r2
 8009cea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	69ba      	ldr	r2, [r7, #24]
 8009cf2:	0151      	lsls	r1, r2, #5
 8009cf4:	69fa      	ldr	r2, [r7, #28]
 8009cf6:	440a      	add	r2, r1
 8009cf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cfc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009d00:	6013      	str	r3, [r2, #0]
 8009d02:	e00f      	b.n	8009d24 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009d04:	69bb      	ldr	r3, [r7, #24]
 8009d06:	015a      	lsls	r2, r3, #5
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	69ba      	ldr	r2, [r7, #24]
 8009d14:	0151      	lsls	r1, r2, #5
 8009d16:	69fa      	ldr	r2, [r7, #28]
 8009d18:	440a      	add	r2, r1
 8009d1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d22:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	68d9      	ldr	r1, [r3, #12]
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	781a      	ldrb	r2, [r3, #0]
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	691b      	ldr	r3, [r3, #16]
 8009d30:	b298      	uxth	r0, r3
 8009d32:	79fb      	ldrb	r3, [r7, #7]
 8009d34:	9300      	str	r3, [sp, #0]
 8009d36:	4603      	mov	r3, r0
 8009d38:	68f8      	ldr	r0, [r7, #12]
 8009d3a:	f000 f9b9 	bl	800a0b0 <USB_WritePacket>
 8009d3e:	e105      	b.n	8009f4c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	015a      	lsls	r2, r3, #5
 8009d44:	69fb      	ldr	r3, [r7, #28]
 8009d46:	4413      	add	r3, r2
 8009d48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d4c:	691b      	ldr	r3, [r3, #16]
 8009d4e:	69ba      	ldr	r2, [r7, #24]
 8009d50:	0151      	lsls	r1, r2, #5
 8009d52:	69fa      	ldr	r2, [r7, #28]
 8009d54:	440a      	add	r2, r1
 8009d56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d5a:	0cdb      	lsrs	r3, r3, #19
 8009d5c:	04db      	lsls	r3, r3, #19
 8009d5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009d60:	69bb      	ldr	r3, [r7, #24]
 8009d62:	015a      	lsls	r2, r3, #5
 8009d64:	69fb      	ldr	r3, [r7, #28]
 8009d66:	4413      	add	r3, r2
 8009d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	69ba      	ldr	r2, [r7, #24]
 8009d70:	0151      	lsls	r1, r2, #5
 8009d72:	69fa      	ldr	r2, [r7, #28]
 8009d74:	440a      	add	r2, r1
 8009d76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d7a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009d7e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009d82:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009d84:	69bb      	ldr	r3, [r7, #24]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d132      	bne.n	8009df0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	691b      	ldr	r3, [r3, #16]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d003      	beq.n	8009d9a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	689a      	ldr	r2, [r3, #8]
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	689a      	ldr	r2, [r3, #8]
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	015a      	lsls	r2, r3, #5
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	4413      	add	r3, r2
 8009daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dae:	691a      	ldr	r2, [r3, #16]
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	6a1b      	ldr	r3, [r3, #32]
 8009db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009db8:	69b9      	ldr	r1, [r7, #24]
 8009dba:	0148      	lsls	r0, r1, #5
 8009dbc:	69f9      	ldr	r1, [r7, #28]
 8009dbe:	4401      	add	r1, r0
 8009dc0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	015a      	lsls	r2, r3, #5
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	4413      	add	r3, r2
 8009dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dd4:	691b      	ldr	r3, [r3, #16]
 8009dd6:	69ba      	ldr	r2, [r7, #24]
 8009dd8:	0151      	lsls	r1, r2, #5
 8009dda:	69fa      	ldr	r2, [r7, #28]
 8009ddc:	440a      	add	r2, r1
 8009dde:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009de2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009de6:	6113      	str	r3, [r2, #16]
 8009de8:	e062      	b.n	8009eb0 <USB_EPStartXfer+0x490>
 8009dea:	bf00      	nop
 8009dec:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	691b      	ldr	r3, [r3, #16]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d123      	bne.n	8009e40 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	015a      	lsls	r2, r3, #5
 8009dfc:	69fb      	ldr	r3, [r7, #28]
 8009dfe:	4413      	add	r3, r2
 8009e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e04:	691a      	ldr	r2, [r3, #16]
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e0e:	69b9      	ldr	r1, [r7, #24]
 8009e10:	0148      	lsls	r0, r1, #5
 8009e12:	69f9      	ldr	r1, [r7, #28]
 8009e14:	4401      	add	r1, r0
 8009e16:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009e1e:	69bb      	ldr	r3, [r7, #24]
 8009e20:	015a      	lsls	r2, r3, #5
 8009e22:	69fb      	ldr	r3, [r7, #28]
 8009e24:	4413      	add	r3, r2
 8009e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e2a:	691b      	ldr	r3, [r3, #16]
 8009e2c:	69ba      	ldr	r2, [r7, #24]
 8009e2e:	0151      	lsls	r1, r2, #5
 8009e30:	69fa      	ldr	r2, [r7, #28]
 8009e32:	440a      	add	r2, r1
 8009e34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009e3c:	6113      	str	r3, [r2, #16]
 8009e3e:	e037      	b.n	8009eb0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	691a      	ldr	r2, [r3, #16]
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	4413      	add	r3, r2
 8009e4a:	1e5a      	subs	r2, r3, #1
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e54:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	8afa      	ldrh	r2, [r7, #22]
 8009e5c:	fb03 f202 	mul.w	r2, r3, r2
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	015a      	lsls	r2, r3, #5
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	4413      	add	r3, r2
 8009e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e70:	691a      	ldr	r2, [r3, #16]
 8009e72:	8afb      	ldrh	r3, [r7, #22]
 8009e74:	04d9      	lsls	r1, r3, #19
 8009e76:	4b38      	ldr	r3, [pc, #224]	@ (8009f58 <USB_EPStartXfer+0x538>)
 8009e78:	400b      	ands	r3, r1
 8009e7a:	69b9      	ldr	r1, [r7, #24]
 8009e7c:	0148      	lsls	r0, r1, #5
 8009e7e:	69f9      	ldr	r1, [r7, #28]
 8009e80:	4401      	add	r1, r0
 8009e82:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009e86:	4313      	orrs	r3, r2
 8009e88:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009e8a:	69bb      	ldr	r3, [r7, #24]
 8009e8c:	015a      	lsls	r2, r3, #5
 8009e8e:	69fb      	ldr	r3, [r7, #28]
 8009e90:	4413      	add	r3, r2
 8009e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e96:	691a      	ldr	r2, [r3, #16]
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	6a1b      	ldr	r3, [r3, #32]
 8009e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ea0:	69b9      	ldr	r1, [r7, #24]
 8009ea2:	0148      	lsls	r0, r1, #5
 8009ea4:	69f9      	ldr	r1, [r7, #28]
 8009ea6:	4401      	add	r1, r0
 8009ea8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009eac:	4313      	orrs	r3, r2
 8009eae:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009eb0:	79fb      	ldrb	r3, [r7, #7]
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d10d      	bne.n	8009ed2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	68db      	ldr	r3, [r3, #12]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d009      	beq.n	8009ed2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	68d9      	ldr	r1, [r3, #12]
 8009ec2:	69bb      	ldr	r3, [r7, #24]
 8009ec4:	015a      	lsls	r2, r3, #5
 8009ec6:	69fb      	ldr	r3, [r7, #28]
 8009ec8:	4413      	add	r3, r2
 8009eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ece:	460a      	mov	r2, r1
 8009ed0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	791b      	ldrb	r3, [r3, #4]
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d128      	bne.n	8009f2c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d110      	bne.n	8009f0c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	015a      	lsls	r2, r3, #5
 8009eee:	69fb      	ldr	r3, [r7, #28]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	69ba      	ldr	r2, [r7, #24]
 8009efa:	0151      	lsls	r1, r2, #5
 8009efc:	69fa      	ldr	r2, [r7, #28]
 8009efe:	440a      	add	r2, r1
 8009f00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f04:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009f08:	6013      	str	r3, [r2, #0]
 8009f0a:	e00f      	b.n	8009f2c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009f0c:	69bb      	ldr	r3, [r7, #24]
 8009f0e:	015a      	lsls	r2, r3, #5
 8009f10:	69fb      	ldr	r3, [r7, #28]
 8009f12:	4413      	add	r3, r2
 8009f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	69ba      	ldr	r2, [r7, #24]
 8009f1c:	0151      	lsls	r1, r2, #5
 8009f1e:	69fa      	ldr	r2, [r7, #28]
 8009f20:	440a      	add	r2, r1
 8009f22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f2a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009f2c:	69bb      	ldr	r3, [r7, #24]
 8009f2e:	015a      	lsls	r2, r3, #5
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	4413      	add	r3, r2
 8009f34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	69ba      	ldr	r2, [r7, #24]
 8009f3c:	0151      	lsls	r1, r2, #5
 8009f3e:	69fa      	ldr	r2, [r7, #28]
 8009f40:	440a      	add	r2, r1
 8009f42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f46:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009f4a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3720      	adds	r7, #32
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	1ff80000 	.word	0x1ff80000

08009f5c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b087      	sub	sp, #28
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009f66:	2300      	movs	r3, #0
 8009f68:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	785b      	ldrb	r3, [r3, #1]
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d14a      	bne.n	800a010 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	015a      	lsls	r2, r3, #5
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	4413      	add	r3, r2
 8009f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f92:	f040 8086 	bne.w	800a0a2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	015a      	lsls	r2, r3, #5
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	4413      	add	r3, r2
 8009fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	683a      	ldr	r2, [r7, #0]
 8009fa8:	7812      	ldrb	r2, [r2, #0]
 8009faa:	0151      	lsls	r1, r2, #5
 8009fac:	693a      	ldr	r2, [r7, #16]
 8009fae:	440a      	add	r2, r1
 8009fb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fb4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009fb8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	015a      	lsls	r2, r3, #5
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	683a      	ldr	r2, [r7, #0]
 8009fcc:	7812      	ldrb	r2, [r2, #0]
 8009fce:	0151      	lsls	r1, r2, #5
 8009fd0:	693a      	ldr	r2, [r7, #16]
 8009fd2:	440a      	add	r2, r1
 8009fd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009fdc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d902      	bls.n	8009ff4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	75fb      	strb	r3, [r7, #23]
          break;
 8009ff2:	e056      	b.n	800a0a2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	015a      	lsls	r2, r3, #5
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	4413      	add	r3, r2
 8009ffe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a008:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a00c:	d0e7      	beq.n	8009fde <USB_EPStopXfer+0x82>
 800a00e:	e048      	b.n	800a0a2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	015a      	lsls	r2, r3, #5
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	4413      	add	r3, r2
 800a01a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a024:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a028:	d13b      	bne.n	800a0a2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	015a      	lsls	r2, r3, #5
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	4413      	add	r3, r2
 800a034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	683a      	ldr	r2, [r7, #0]
 800a03c:	7812      	ldrb	r2, [r2, #0]
 800a03e:	0151      	lsls	r1, r2, #5
 800a040:	693a      	ldr	r2, [r7, #16]
 800a042:	440a      	add	r2, r1
 800a044:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a048:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a04c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	781b      	ldrb	r3, [r3, #0]
 800a052:	015a      	lsls	r2, r3, #5
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	4413      	add	r3, r2
 800a058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	683a      	ldr	r2, [r7, #0]
 800a060:	7812      	ldrb	r2, [r2, #0]
 800a062:	0151      	lsls	r1, r2, #5
 800a064:	693a      	ldr	r2, [r7, #16]
 800a066:	440a      	add	r2, r1
 800a068:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a06c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a070:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	3301      	adds	r3, #1
 800a076:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a07e:	4293      	cmp	r3, r2
 800a080:	d902      	bls.n	800a088 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	75fb      	strb	r3, [r7, #23]
          break;
 800a086:	e00c      	b.n	800a0a2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	015a      	lsls	r2, r3, #5
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	4413      	add	r3, r2
 800a092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a09c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0a0:	d0e7      	beq.n	800a072 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a0a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	371c      	adds	r7, #28
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b089      	sub	sp, #36	@ 0x24
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	4611      	mov	r1, r2
 800a0bc:	461a      	mov	r2, r3
 800a0be:	460b      	mov	r3, r1
 800a0c0:	71fb      	strb	r3, [r7, #7]
 800a0c2:	4613      	mov	r3, r2
 800a0c4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a0ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d123      	bne.n	800a11e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a0d6:	88bb      	ldrh	r3, [r7, #4]
 800a0d8:	3303      	adds	r3, #3
 800a0da:	089b      	lsrs	r3, r3, #2
 800a0dc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a0de:	2300      	movs	r3, #0
 800a0e0:	61bb      	str	r3, [r7, #24]
 800a0e2:	e018      	b.n	800a116 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a0e4:	79fb      	ldrb	r3, [r7, #7]
 800a0e6:	031a      	lsls	r2, r3, #12
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	69fb      	ldr	r3, [r7, #28]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0fe:	69fb      	ldr	r3, [r7, #28]
 800a100:	3301      	adds	r3, #1
 800a102:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	3301      	adds	r3, #1
 800a108:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	3301      	adds	r3, #1
 800a10e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	3301      	adds	r3, #1
 800a114:	61bb      	str	r3, [r7, #24]
 800a116:	69ba      	ldr	r2, [r7, #24]
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d3e2      	bcc.n	800a0e4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3724      	adds	r7, #36	@ 0x24
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b08b      	sub	sp, #44	@ 0x2c
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	4613      	mov	r3, r2
 800a138:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a142:	88fb      	ldrh	r3, [r7, #6]
 800a144:	089b      	lsrs	r3, r3, #2
 800a146:	b29b      	uxth	r3, r3
 800a148:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a14a:	88fb      	ldrh	r3, [r7, #6]
 800a14c:	f003 0303 	and.w	r3, r3, #3
 800a150:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a152:	2300      	movs	r3, #0
 800a154:	623b      	str	r3, [r7, #32]
 800a156:	e014      	b.n	800a182 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a15e:	681a      	ldr	r2, [r3, #0]
 800a160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a162:	601a      	str	r2, [r3, #0]
    pDest++;
 800a164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a166:	3301      	adds	r3, #1
 800a168:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16c:	3301      	adds	r3, #1
 800a16e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a172:	3301      	adds	r3, #1
 800a174:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a178:	3301      	adds	r3, #1
 800a17a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a17c:	6a3b      	ldr	r3, [r7, #32]
 800a17e:	3301      	adds	r3, #1
 800a180:	623b      	str	r3, [r7, #32]
 800a182:	6a3a      	ldr	r2, [r7, #32]
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	429a      	cmp	r2, r3
 800a188:	d3e6      	bcc.n	800a158 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a18a:	8bfb      	ldrh	r3, [r7, #30]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d01e      	beq.n	800a1ce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a190:	2300      	movs	r3, #0
 800a192:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a194:	69bb      	ldr	r3, [r7, #24]
 800a196:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a19a:	461a      	mov	r2, r3
 800a19c:	f107 0310 	add.w	r3, r7, #16
 800a1a0:	6812      	ldr	r2, [r2, #0]
 800a1a2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a1a4:	693a      	ldr	r2, [r7, #16]
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	00db      	lsls	r3, r3, #3
 800a1ac:	fa22 f303 	lsr.w	r3, r2, r3
 800a1b0:	b2da      	uxtb	r2, r3
 800a1b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b4:	701a      	strb	r2, [r3, #0]
      i++;
 800a1b6:	6a3b      	ldr	r3, [r7, #32]
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	623b      	str	r3, [r7, #32]
      pDest++;
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1be:	3301      	adds	r3, #1
 800a1c0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a1c2:	8bfb      	ldrh	r3, [r7, #30]
 800a1c4:	3b01      	subs	r3, #1
 800a1c6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a1c8:	8bfb      	ldrh	r3, [r7, #30]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1ea      	bne.n	800a1a4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	372c      	adds	r7, #44	@ 0x2c
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b085      	sub	sp, #20
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	785b      	ldrb	r3, [r3, #1]
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	d12c      	bne.n	800a252 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	015a      	lsls	r2, r3, #5
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	4413      	add	r3, r2
 800a200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	2b00      	cmp	r3, #0
 800a208:	db12      	blt.n	800a230 <USB_EPSetStall+0x54>
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d00f      	beq.n	800a230 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	015a      	lsls	r2, r3, #5
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	4413      	add	r3, r2
 800a218:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	68ba      	ldr	r2, [r7, #8]
 800a220:	0151      	lsls	r1, r2, #5
 800a222:	68fa      	ldr	r2, [r7, #12]
 800a224:	440a      	add	r2, r1
 800a226:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a22a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a22e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	015a      	lsls	r2, r3, #5
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	4413      	add	r3, r2
 800a238:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	68ba      	ldr	r2, [r7, #8]
 800a240:	0151      	lsls	r1, r2, #5
 800a242:	68fa      	ldr	r2, [r7, #12]
 800a244:	440a      	add	r2, r1
 800a246:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a24a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a24e:	6013      	str	r3, [r2, #0]
 800a250:	e02b      	b.n	800a2aa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	015a      	lsls	r2, r3, #5
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	4413      	add	r3, r2
 800a25a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	db12      	blt.n	800a28a <USB_EPSetStall+0xae>
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d00f      	beq.n	800a28a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	015a      	lsls	r2, r3, #5
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	4413      	add	r3, r2
 800a272:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	68ba      	ldr	r2, [r7, #8]
 800a27a:	0151      	lsls	r1, r2, #5
 800a27c:	68fa      	ldr	r2, [r7, #12]
 800a27e:	440a      	add	r2, r1
 800a280:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a284:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a288:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	015a      	lsls	r2, r3, #5
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	4413      	add	r3, r2
 800a292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	68ba      	ldr	r2, [r7, #8]
 800a29a:	0151      	lsls	r1, r2, #5
 800a29c:	68fa      	ldr	r2, [r7, #12]
 800a29e:	440a      	add	r2, r1
 800a2a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a2a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a2aa:	2300      	movs	r3, #0
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3714      	adds	r7, #20
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b6:	4770      	bx	lr

0800a2b8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b085      	sub	sp, #20
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	785b      	ldrb	r3, [r3, #1]
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d128      	bne.n	800a326 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	015a      	lsls	r2, r3, #5
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	4413      	add	r3, r2
 800a2dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	68ba      	ldr	r2, [r7, #8]
 800a2e4:	0151      	lsls	r1, r2, #5
 800a2e6:	68fa      	ldr	r2, [r7, #12]
 800a2e8:	440a      	add	r2, r1
 800a2ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a2f2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	791b      	ldrb	r3, [r3, #4]
 800a2f8:	2b03      	cmp	r3, #3
 800a2fa:	d003      	beq.n	800a304 <USB_EPClearStall+0x4c>
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	791b      	ldrb	r3, [r3, #4]
 800a300:	2b02      	cmp	r3, #2
 800a302:	d138      	bne.n	800a376 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	015a      	lsls	r2, r3, #5
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	4413      	add	r3, r2
 800a30c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	68ba      	ldr	r2, [r7, #8]
 800a314:	0151      	lsls	r1, r2, #5
 800a316:	68fa      	ldr	r2, [r7, #12]
 800a318:	440a      	add	r2, r1
 800a31a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a31e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a322:	6013      	str	r3, [r2, #0]
 800a324:	e027      	b.n	800a376 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	015a      	lsls	r2, r3, #5
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	4413      	add	r3, r2
 800a32e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	0151      	lsls	r1, r2, #5
 800a338:	68fa      	ldr	r2, [r7, #12]
 800a33a:	440a      	add	r2, r1
 800a33c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a340:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a344:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	791b      	ldrb	r3, [r3, #4]
 800a34a:	2b03      	cmp	r3, #3
 800a34c:	d003      	beq.n	800a356 <USB_EPClearStall+0x9e>
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	791b      	ldrb	r3, [r3, #4]
 800a352:	2b02      	cmp	r3, #2
 800a354:	d10f      	bne.n	800a376 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	015a      	lsls	r2, r3, #5
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	4413      	add	r3, r2
 800a35e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68ba      	ldr	r2, [r7, #8]
 800a366:	0151      	lsls	r1, r2, #5
 800a368:	68fa      	ldr	r2, [r7, #12]
 800a36a:	440a      	add	r2, r1
 800a36c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a374:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3714      	adds	r7, #20
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a384:	b480      	push	{r7}
 800a386:	b085      	sub	sp, #20
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	460b      	mov	r3, r1
 800a38e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	68fa      	ldr	r2, [r7, #12]
 800a39e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3a2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a3a6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	78fb      	ldrb	r3, [r7, #3]
 800a3b2:	011b      	lsls	r3, r3, #4
 800a3b4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a3b8:	68f9      	ldr	r1, [r7, #12]
 800a3ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a3be:	4313      	orrs	r3, r2
 800a3c0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a3c2:	2300      	movs	r3, #0
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3714      	adds	r7, #20
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr

0800a3d0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b085      	sub	sp, #20
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	68fa      	ldr	r2, [r7, #12]
 800a3e6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a3ea:	f023 0303 	bic.w	r3, r3, #3
 800a3ee:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	68fa      	ldr	r2, [r7, #12]
 800a3fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3fe:	f023 0302 	bic.w	r3, r3, #2
 800a402:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3714      	adds	r7, #20
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a412:	b480      	push	{r7}
 800a414:	b085      	sub	sp, #20
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a42c:	f023 0303 	bic.w	r3, r3, #3
 800a430:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	68fa      	ldr	r2, [r7, #12]
 800a43c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a440:	f043 0302 	orr.w	r3, r3, #2
 800a444:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a446:	2300      	movs	r3, #0
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3714      	adds	r7, #20
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr

0800a454 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a454:	b480      	push	{r7}
 800a456:	b085      	sub	sp, #20
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	695b      	ldr	r3, [r3, #20]
 800a460:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	699b      	ldr	r3, [r3, #24]
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	4013      	ands	r3, r2
 800a46a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a46c:	68fb      	ldr	r3, [r7, #12]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3714      	adds	r7, #20
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr

0800a47a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a47a:	b480      	push	{r7}
 800a47c:	b085      	sub	sp, #20
 800a47e:	af00      	add	r7, sp, #0
 800a480:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a48c:	699b      	ldr	r3, [r3, #24]
 800a48e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a496:	69db      	ldr	r3, [r3, #28]
 800a498:	68ba      	ldr	r2, [r7, #8]
 800a49a:	4013      	ands	r3, r2
 800a49c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	0c1b      	lsrs	r3, r3, #16
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3714      	adds	r7, #20
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr

0800a4ae <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a4ae:	b480      	push	{r7}
 800a4b0:	b085      	sub	sp, #20
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4c0:	699b      	ldr	r3, [r3, #24]
 800a4c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4ca:	69db      	ldr	r3, [r3, #28]
 800a4cc:	68ba      	ldr	r2, [r7, #8]
 800a4ce:	4013      	ands	r3, r2
 800a4d0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	b29b      	uxth	r3, r3
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr

0800a4e2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b085      	sub	sp, #20
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a4f2:	78fb      	ldrb	r3, [r7, #3]
 800a4f4:	015a      	lsls	r2, r3, #5
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a508:	695b      	ldr	r3, [r3, #20]
 800a50a:	68ba      	ldr	r2, [r7, #8]
 800a50c:	4013      	ands	r3, r2
 800a50e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a510:	68bb      	ldr	r3, [r7, #8]
}
 800a512:	4618      	mov	r0, r3
 800a514:	3714      	adds	r7, #20
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr

0800a51e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a51e:	b480      	push	{r7}
 800a520:	b087      	sub	sp, #28
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
 800a526:	460b      	mov	r3, r1
 800a528:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a534:	691b      	ldr	r3, [r3, #16]
 800a536:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a53e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a540:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a542:	78fb      	ldrb	r3, [r7, #3]
 800a544:	f003 030f 	and.w	r3, r3, #15
 800a548:	68fa      	ldr	r2, [r7, #12]
 800a54a:	fa22 f303 	lsr.w	r3, r2, r3
 800a54e:	01db      	lsls	r3, r3, #7
 800a550:	b2db      	uxtb	r3, r3
 800a552:	693a      	ldr	r2, [r7, #16]
 800a554:	4313      	orrs	r3, r2
 800a556:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a558:	78fb      	ldrb	r3, [r7, #3]
 800a55a:	015a      	lsls	r2, r3, #5
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	4413      	add	r3, r2
 800a560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	693a      	ldr	r2, [r7, #16]
 800a568:	4013      	ands	r3, r2
 800a56a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a56c:	68bb      	ldr	r3, [r7, #8]
}
 800a56e:	4618      	mov	r0, r3
 800a570:	371c      	adds	r7, #28
 800a572:	46bd      	mov	sp, r7
 800a574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a578:	4770      	bx	lr

0800a57a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a57a:	b480      	push	{r7}
 800a57c:	b083      	sub	sp, #12
 800a57e:	af00      	add	r7, sp, #0
 800a580:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	695b      	ldr	r3, [r3, #20]
 800a586:	f003 0301 	and.w	r3, r3, #1
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	370c      	adds	r7, #12
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr

0800a596 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a596:	b480      	push	{r7}
 800a598:	b085      	sub	sp, #20
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	68fa      	ldr	r2, [r7, #12]
 800a5ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5b0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a5b4:	f023 0307 	bic.w	r3, r3, #7
 800a5b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	68fa      	ldr	r2, [r7, #12]
 800a5c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a5ce:	2300      	movs	r3, #0
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3714      	adds	r7, #20
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr

0800a5dc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b087      	sub	sp, #28
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	60f8      	str	r0, [r7, #12]
 800a5e4:	460b      	mov	r3, r1
 800a5e6:	607a      	str	r2, [r7, #4]
 800a5e8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	333c      	adds	r3, #60	@ 0x3c
 800a5f2:	3304      	adds	r3, #4
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a5f8:	693b      	ldr	r3, [r7, #16]
 800a5fa:	4a26      	ldr	r2, [pc, #152]	@ (800a694 <USB_EP0_OutStart+0xb8>)
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	d90a      	bls.n	800a616 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a60c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a610:	d101      	bne.n	800a616 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a612:	2300      	movs	r3, #0
 800a614:	e037      	b.n	800a686 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a61c:	461a      	mov	r2, r3
 800a61e:	2300      	movs	r3, #0
 800a620:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a628:	691b      	ldr	r3, [r3, #16]
 800a62a:	697a      	ldr	r2, [r7, #20]
 800a62c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a630:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a634:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a63c:	691b      	ldr	r3, [r3, #16]
 800a63e:	697a      	ldr	r2, [r7, #20]
 800a640:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a644:	f043 0318 	orr.w	r3, r3, #24
 800a648:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	697a      	ldr	r2, [r7, #20]
 800a654:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a658:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a65c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a65e:	7afb      	ldrb	r3, [r7, #11]
 800a660:	2b01      	cmp	r3, #1
 800a662:	d10f      	bne.n	800a684 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a66a:	461a      	mov	r2, r3
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	697a      	ldr	r2, [r7, #20]
 800a67a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a67e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a682:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a684:	2300      	movs	r3, #0
}
 800a686:	4618      	mov	r0, r3
 800a688:	371c      	adds	r7, #28
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr
 800a692:	bf00      	nop
 800a694:	4f54300a 	.word	0x4f54300a

0800a698 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a698:	b480      	push	{r7}
 800a69a:	b085      	sub	sp, #20
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6b0:	d901      	bls.n	800a6b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	e01b      	b.n	800a6ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	691b      	ldr	r3, [r3, #16]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	daf2      	bge.n	800a6a4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	691b      	ldr	r3, [r3, #16]
 800a6c6:	f043 0201 	orr.w	r2, r3, #1
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6da:	d901      	bls.n	800a6e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a6dc:	2303      	movs	r3, #3
 800a6de:	e006      	b.n	800a6ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	691b      	ldr	r3, [r3, #16]
 800a6e4:	f003 0301 	and.w	r3, r3, #1
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d0f0      	beq.n	800a6ce <USB_CoreReset+0x36>

  return HAL_OK;
 800a6ec:	2300      	movs	r3, #0
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3714      	adds	r7, #20
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr
	...

0800a6fc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	460b      	mov	r3, r1
 800a706:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a708:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a70c:	f002 fc38 	bl	800cf80 <USBD_static_malloc>
 800a710:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d109      	bne.n	800a72c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	32b0      	adds	r2, #176	@ 0xb0
 800a722:	2100      	movs	r1, #0
 800a724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a728:	2302      	movs	r3, #2
 800a72a:	e0d4      	b.n	800a8d6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a72c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a730:	2100      	movs	r1, #0
 800a732:	68f8      	ldr	r0, [r7, #12]
 800a734:	f003 f9f9 	bl	800db2a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	32b0      	adds	r2, #176	@ 0xb0
 800a742:	68f9      	ldr	r1, [r7, #12]
 800a744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	32b0      	adds	r2, #176	@ 0xb0
 800a752:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	7c1b      	ldrb	r3, [r3, #16]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d138      	bne.n	800a7d6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a764:	4b5e      	ldr	r3, [pc, #376]	@ (800a8e0 <USBD_CDC_Init+0x1e4>)
 800a766:	7819      	ldrb	r1, [r3, #0]
 800a768:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a76c:	2202      	movs	r2, #2
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f002 fae3 	bl	800cd3a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a774:	4b5a      	ldr	r3, [pc, #360]	@ (800a8e0 <USBD_CDC_Init+0x1e4>)
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	f003 020f 	and.w	r2, r3, #15
 800a77c:	6879      	ldr	r1, [r7, #4]
 800a77e:	4613      	mov	r3, r2
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	4413      	add	r3, r2
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	440b      	add	r3, r1
 800a788:	3324      	adds	r3, #36	@ 0x24
 800a78a:	2201      	movs	r2, #1
 800a78c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a78e:	4b55      	ldr	r3, [pc, #340]	@ (800a8e4 <USBD_CDC_Init+0x1e8>)
 800a790:	7819      	ldrb	r1, [r3, #0]
 800a792:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a796:	2202      	movs	r2, #2
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f002 face 	bl	800cd3a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a79e:	4b51      	ldr	r3, [pc, #324]	@ (800a8e4 <USBD_CDC_Init+0x1e8>)
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	f003 020f 	and.w	r2, r3, #15
 800a7a6:	6879      	ldr	r1, [r7, #4]
 800a7a8:	4613      	mov	r3, r2
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4413      	add	r3, r2
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	440b      	add	r3, r1
 800a7b2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a7ba:	4b4b      	ldr	r3, [pc, #300]	@ (800a8e8 <USBD_CDC_Init+0x1ec>)
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	f003 020f 	and.w	r2, r3, #15
 800a7c2:	6879      	ldr	r1, [r7, #4]
 800a7c4:	4613      	mov	r3, r2
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	4413      	add	r3, r2
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	440b      	add	r3, r1
 800a7ce:	3326      	adds	r3, #38	@ 0x26
 800a7d0:	2210      	movs	r2, #16
 800a7d2:	801a      	strh	r2, [r3, #0]
 800a7d4:	e035      	b.n	800a842 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a7d6:	4b42      	ldr	r3, [pc, #264]	@ (800a8e0 <USBD_CDC_Init+0x1e4>)
 800a7d8:	7819      	ldrb	r1, [r3, #0]
 800a7da:	2340      	movs	r3, #64	@ 0x40
 800a7dc:	2202      	movs	r2, #2
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f002 faab 	bl	800cd3a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a7e4:	4b3e      	ldr	r3, [pc, #248]	@ (800a8e0 <USBD_CDC_Init+0x1e4>)
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	f003 020f 	and.w	r2, r3, #15
 800a7ec:	6879      	ldr	r1, [r7, #4]
 800a7ee:	4613      	mov	r3, r2
 800a7f0:	009b      	lsls	r3, r3, #2
 800a7f2:	4413      	add	r3, r2
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	440b      	add	r3, r1
 800a7f8:	3324      	adds	r3, #36	@ 0x24
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a7fe:	4b39      	ldr	r3, [pc, #228]	@ (800a8e4 <USBD_CDC_Init+0x1e8>)
 800a800:	7819      	ldrb	r1, [r3, #0]
 800a802:	2340      	movs	r3, #64	@ 0x40
 800a804:	2202      	movs	r2, #2
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f002 fa97 	bl	800cd3a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a80c:	4b35      	ldr	r3, [pc, #212]	@ (800a8e4 <USBD_CDC_Init+0x1e8>)
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	f003 020f 	and.w	r2, r3, #15
 800a814:	6879      	ldr	r1, [r7, #4]
 800a816:	4613      	mov	r3, r2
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	4413      	add	r3, r2
 800a81c:	009b      	lsls	r3, r3, #2
 800a81e:	440b      	add	r3, r1
 800a820:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a824:	2201      	movs	r2, #1
 800a826:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a828:	4b2f      	ldr	r3, [pc, #188]	@ (800a8e8 <USBD_CDC_Init+0x1ec>)
 800a82a:	781b      	ldrb	r3, [r3, #0]
 800a82c:	f003 020f 	and.w	r2, r3, #15
 800a830:	6879      	ldr	r1, [r7, #4]
 800a832:	4613      	mov	r3, r2
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4413      	add	r3, r2
 800a838:	009b      	lsls	r3, r3, #2
 800a83a:	440b      	add	r3, r1
 800a83c:	3326      	adds	r3, #38	@ 0x26
 800a83e:	2210      	movs	r2, #16
 800a840:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a842:	4b29      	ldr	r3, [pc, #164]	@ (800a8e8 <USBD_CDC_Init+0x1ec>)
 800a844:	7819      	ldrb	r1, [r3, #0]
 800a846:	2308      	movs	r3, #8
 800a848:	2203      	movs	r2, #3
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f002 fa75 	bl	800cd3a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a850:	4b25      	ldr	r3, [pc, #148]	@ (800a8e8 <USBD_CDC_Init+0x1ec>)
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	f003 020f 	and.w	r2, r3, #15
 800a858:	6879      	ldr	r1, [r7, #4]
 800a85a:	4613      	mov	r3, r2
 800a85c:	009b      	lsls	r3, r3, #2
 800a85e:	4413      	add	r3, r2
 800a860:	009b      	lsls	r3, r3, #2
 800a862:	440b      	add	r3, r1
 800a864:	3324      	adds	r3, #36	@ 0x24
 800a866:	2201      	movs	r2, #1
 800a868:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	2200      	movs	r2, #0
 800a86e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	33b0      	adds	r3, #176	@ 0xb0
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	4413      	add	r3, r2
 800a880:	685b      	ldr	r3, [r3, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2200      	movs	r2, #0
 800a88a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2200      	movs	r2, #0
 800a892:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d101      	bne.n	800a8a4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a8a0:	2302      	movs	r3, #2
 800a8a2:	e018      	b.n	800a8d6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	7c1b      	ldrb	r3, [r3, #16]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d10a      	bne.n	800a8c2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a8ac:	4b0d      	ldr	r3, [pc, #52]	@ (800a8e4 <USBD_CDC_Init+0x1e8>)
 800a8ae:	7819      	ldrb	r1, [r3, #0]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f002 fb2c 	bl	800cf18 <USBD_LL_PrepareReceive>
 800a8c0:	e008      	b.n	800a8d4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a8c2:	4b08      	ldr	r3, [pc, #32]	@ (800a8e4 <USBD_CDC_Init+0x1e8>)
 800a8c4:	7819      	ldrb	r1, [r3, #0]
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8cc:	2340      	movs	r3, #64	@ 0x40
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f002 fb22 	bl	800cf18 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a8d4:	2300      	movs	r3, #0
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3710      	adds	r7, #16
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	200000ab 	.word	0x200000ab
 800a8e4:	200000ac 	.word	0x200000ac
 800a8e8:	200000ad 	.word	0x200000ad

0800a8ec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a8f8:	4b3a      	ldr	r3, [pc, #232]	@ (800a9e4 <USBD_CDC_DeInit+0xf8>)
 800a8fa:	781b      	ldrb	r3, [r3, #0]
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f002 fa41 	bl	800cd86 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a904:	4b37      	ldr	r3, [pc, #220]	@ (800a9e4 <USBD_CDC_DeInit+0xf8>)
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	f003 020f 	and.w	r2, r3, #15
 800a90c:	6879      	ldr	r1, [r7, #4]
 800a90e:	4613      	mov	r3, r2
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	4413      	add	r3, r2
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	440b      	add	r3, r1
 800a918:	3324      	adds	r3, #36	@ 0x24
 800a91a:	2200      	movs	r2, #0
 800a91c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a91e:	4b32      	ldr	r3, [pc, #200]	@ (800a9e8 <USBD_CDC_DeInit+0xfc>)
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	4619      	mov	r1, r3
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f002 fa2e 	bl	800cd86 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a92a:	4b2f      	ldr	r3, [pc, #188]	@ (800a9e8 <USBD_CDC_DeInit+0xfc>)
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	f003 020f 	and.w	r2, r3, #15
 800a932:	6879      	ldr	r1, [r7, #4]
 800a934:	4613      	mov	r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	4413      	add	r3, r2
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	440b      	add	r3, r1
 800a93e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a942:	2200      	movs	r2, #0
 800a944:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a946:	4b29      	ldr	r3, [pc, #164]	@ (800a9ec <USBD_CDC_DeInit+0x100>)
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	4619      	mov	r1, r3
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f002 fa1a 	bl	800cd86 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a952:	4b26      	ldr	r3, [pc, #152]	@ (800a9ec <USBD_CDC_DeInit+0x100>)
 800a954:	781b      	ldrb	r3, [r3, #0]
 800a956:	f003 020f 	and.w	r2, r3, #15
 800a95a:	6879      	ldr	r1, [r7, #4]
 800a95c:	4613      	mov	r3, r2
 800a95e:	009b      	lsls	r3, r3, #2
 800a960:	4413      	add	r3, r2
 800a962:	009b      	lsls	r3, r3, #2
 800a964:	440b      	add	r3, r1
 800a966:	3324      	adds	r3, #36	@ 0x24
 800a968:	2200      	movs	r2, #0
 800a96a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a96c:	4b1f      	ldr	r3, [pc, #124]	@ (800a9ec <USBD_CDC_DeInit+0x100>)
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	f003 020f 	and.w	r2, r3, #15
 800a974:	6879      	ldr	r1, [r7, #4]
 800a976:	4613      	mov	r3, r2
 800a978:	009b      	lsls	r3, r3, #2
 800a97a:	4413      	add	r3, r2
 800a97c:	009b      	lsls	r3, r3, #2
 800a97e:	440b      	add	r3, r1
 800a980:	3326      	adds	r3, #38	@ 0x26
 800a982:	2200      	movs	r2, #0
 800a984:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	32b0      	adds	r2, #176	@ 0xb0
 800a990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d01f      	beq.n	800a9d8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	33b0      	adds	r3, #176	@ 0xb0
 800a9a2:	009b      	lsls	r3, r3, #2
 800a9a4:	4413      	add	r3, r2
 800a9a6:	685b      	ldr	r3, [r3, #4]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	32b0      	adds	r2, #176	@ 0xb0
 800a9b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f002 faee 	bl	800cf9c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	32b0      	adds	r2, #176	@ 0xb0
 800a9ca:	2100      	movs	r1, #0
 800a9cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a9d8:	2300      	movs	r3, #0
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3708      	adds	r7, #8
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	200000ab 	.word	0x200000ab
 800a9e8:	200000ac 	.word	0x200000ac
 800a9ec:	200000ad 	.word	0x200000ad

0800a9f0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b086      	sub	sp, #24
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	32b0      	adds	r2, #176	@ 0xb0
 800aa04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa08:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa12:	2300      	movs	r3, #0
 800aa14:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d101      	bne.n	800aa20 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800aa1c:	2303      	movs	r3, #3
 800aa1e:	e0bf      	b.n	800aba0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d050      	beq.n	800aace <USBD_CDC_Setup+0xde>
 800aa2c:	2b20      	cmp	r3, #32
 800aa2e:	f040 80af 	bne.w	800ab90 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	88db      	ldrh	r3, [r3, #6]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d03a      	beq.n	800aab0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	b25b      	sxtb	r3, r3
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	da1b      	bge.n	800aa7c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	33b0      	adds	r3, #176	@ 0xb0
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	689b      	ldr	r3, [r3, #8]
 800aa56:	683a      	ldr	r2, [r7, #0]
 800aa58:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800aa5a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa5c:	683a      	ldr	r2, [r7, #0]
 800aa5e:	88d2      	ldrh	r2, [r2, #6]
 800aa60:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	88db      	ldrh	r3, [r3, #6]
 800aa66:	2b07      	cmp	r3, #7
 800aa68:	bf28      	it	cs
 800aa6a:	2307      	movcs	r3, #7
 800aa6c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	89fa      	ldrh	r2, [r7, #14]
 800aa72:	4619      	mov	r1, r3
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f001 fd53 	bl	800c520 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800aa7a:	e090      	b.n	800ab9e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	785a      	ldrb	r2, [r3, #1]
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	88db      	ldrh	r3, [r3, #6]
 800aa8a:	2b3f      	cmp	r3, #63	@ 0x3f
 800aa8c:	d803      	bhi.n	800aa96 <USBD_CDC_Setup+0xa6>
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	88db      	ldrh	r3, [r3, #6]
 800aa92:	b2da      	uxtb	r2, r3
 800aa94:	e000      	b.n	800aa98 <USBD_CDC_Setup+0xa8>
 800aa96:	2240      	movs	r2, #64	@ 0x40
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800aa9e:	6939      	ldr	r1, [r7, #16]
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f001 fd65 	bl	800c578 <USBD_CtlPrepareRx>
      break;
 800aaae:	e076      	b.n	800ab9e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	33b0      	adds	r3, #176	@ 0xb0
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	4413      	add	r3, r2
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	689b      	ldr	r3, [r3, #8]
 800aac2:	683a      	ldr	r2, [r7, #0]
 800aac4:	7850      	ldrb	r0, [r2, #1]
 800aac6:	2200      	movs	r2, #0
 800aac8:	6839      	ldr	r1, [r7, #0]
 800aaca:	4798      	blx	r3
      break;
 800aacc:	e067      	b.n	800ab9e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	785b      	ldrb	r3, [r3, #1]
 800aad2:	2b0b      	cmp	r3, #11
 800aad4:	d851      	bhi.n	800ab7a <USBD_CDC_Setup+0x18a>
 800aad6:	a201      	add	r2, pc, #4	@ (adr r2, 800aadc <USBD_CDC_Setup+0xec>)
 800aad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aadc:	0800ab0d 	.word	0x0800ab0d
 800aae0:	0800ab89 	.word	0x0800ab89
 800aae4:	0800ab7b 	.word	0x0800ab7b
 800aae8:	0800ab7b 	.word	0x0800ab7b
 800aaec:	0800ab7b 	.word	0x0800ab7b
 800aaf0:	0800ab7b 	.word	0x0800ab7b
 800aaf4:	0800ab7b 	.word	0x0800ab7b
 800aaf8:	0800ab7b 	.word	0x0800ab7b
 800aafc:	0800ab7b 	.word	0x0800ab7b
 800ab00:	0800ab7b 	.word	0x0800ab7b
 800ab04:	0800ab37 	.word	0x0800ab37
 800ab08:	0800ab61 	.word	0x0800ab61
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	2b03      	cmp	r3, #3
 800ab16:	d107      	bne.n	800ab28 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ab18:	f107 030a 	add.w	r3, r7, #10
 800ab1c:	2202      	movs	r2, #2
 800ab1e:	4619      	mov	r1, r3
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f001 fcfd 	bl	800c520 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab26:	e032      	b.n	800ab8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ab28:	6839      	ldr	r1, [r7, #0]
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f001 fc7b 	bl	800c426 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab30:	2303      	movs	r3, #3
 800ab32:	75fb      	strb	r3, [r7, #23]
          break;
 800ab34:	e02b      	b.n	800ab8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	2b03      	cmp	r3, #3
 800ab40:	d107      	bne.n	800ab52 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ab42:	f107 030d 	add.w	r3, r7, #13
 800ab46:	2201      	movs	r2, #1
 800ab48:	4619      	mov	r1, r3
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f001 fce8 	bl	800c520 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab50:	e01d      	b.n	800ab8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ab52:	6839      	ldr	r1, [r7, #0]
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f001 fc66 	bl	800c426 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab5a:	2303      	movs	r3, #3
 800ab5c:	75fb      	strb	r3, [r7, #23]
          break;
 800ab5e:	e016      	b.n	800ab8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	2b03      	cmp	r3, #3
 800ab6a:	d00f      	beq.n	800ab8c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800ab6c:	6839      	ldr	r1, [r7, #0]
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f001 fc59 	bl	800c426 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab74:	2303      	movs	r3, #3
 800ab76:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ab78:	e008      	b.n	800ab8c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ab7a:	6839      	ldr	r1, [r7, #0]
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f001 fc52 	bl	800c426 <USBD_CtlError>
          ret = USBD_FAIL;
 800ab82:	2303      	movs	r3, #3
 800ab84:	75fb      	strb	r3, [r7, #23]
          break;
 800ab86:	e002      	b.n	800ab8e <USBD_CDC_Setup+0x19e>
          break;
 800ab88:	bf00      	nop
 800ab8a:	e008      	b.n	800ab9e <USBD_CDC_Setup+0x1ae>
          break;
 800ab8c:	bf00      	nop
      }
      break;
 800ab8e:	e006      	b.n	800ab9e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800ab90:	6839      	ldr	r1, [r7, #0]
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f001 fc47 	bl	800c426 <USBD_CtlError>
      ret = USBD_FAIL;
 800ab98:	2303      	movs	r3, #3
 800ab9a:	75fb      	strb	r3, [r7, #23]
      break;
 800ab9c:	bf00      	nop
  }

  return (uint8_t)ret;
 800ab9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3718      	adds	r7, #24
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	460b      	mov	r3, r1
 800abb2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800abba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	32b0      	adds	r2, #176	@ 0xb0
 800abc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d101      	bne.n	800abd2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800abce:	2303      	movs	r3, #3
 800abd0:	e065      	b.n	800ac9e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	32b0      	adds	r2, #176	@ 0xb0
 800abdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abe0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800abe2:	78fb      	ldrb	r3, [r7, #3]
 800abe4:	f003 020f 	and.w	r2, r3, #15
 800abe8:	6879      	ldr	r1, [r7, #4]
 800abea:	4613      	mov	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	440b      	add	r3, r1
 800abf4:	3318      	adds	r3, #24
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d02f      	beq.n	800ac5c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800abfc:	78fb      	ldrb	r3, [r7, #3]
 800abfe:	f003 020f 	and.w	r2, r3, #15
 800ac02:	6879      	ldr	r1, [r7, #4]
 800ac04:	4613      	mov	r3, r2
 800ac06:	009b      	lsls	r3, r3, #2
 800ac08:	4413      	add	r3, r2
 800ac0a:	009b      	lsls	r3, r3, #2
 800ac0c:	440b      	add	r3, r1
 800ac0e:	3318      	adds	r3, #24
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	78fb      	ldrb	r3, [r7, #3]
 800ac14:	f003 010f 	and.w	r1, r3, #15
 800ac18:	68f8      	ldr	r0, [r7, #12]
 800ac1a:	460b      	mov	r3, r1
 800ac1c:	00db      	lsls	r3, r3, #3
 800ac1e:	440b      	add	r3, r1
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4403      	add	r3, r0
 800ac24:	331c      	adds	r3, #28
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	fbb2 f1f3 	udiv	r1, r2, r3
 800ac2c:	fb01 f303 	mul.w	r3, r1, r3
 800ac30:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d112      	bne.n	800ac5c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ac36:	78fb      	ldrb	r3, [r7, #3]
 800ac38:	f003 020f 	and.w	r2, r3, #15
 800ac3c:	6879      	ldr	r1, [r7, #4]
 800ac3e:	4613      	mov	r3, r2
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	4413      	add	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	440b      	add	r3, r1
 800ac48:	3318      	adds	r3, #24
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ac4e:	78f9      	ldrb	r1, [r7, #3]
 800ac50:	2300      	movs	r3, #0
 800ac52:	2200      	movs	r2, #0
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f002 f93e 	bl	800ced6 <USBD_LL_Transmit>
 800ac5a:	e01f      	b.n	800ac9c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac6a:	687a      	ldr	r2, [r7, #4]
 800ac6c:	33b0      	adds	r3, #176	@ 0xb0
 800ac6e:	009b      	lsls	r3, r3, #2
 800ac70:	4413      	add	r3, r2
 800ac72:	685b      	ldr	r3, [r3, #4]
 800ac74:	691b      	ldr	r3, [r3, #16]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d010      	beq.n	800ac9c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	33b0      	adds	r3, #176	@ 0xb0
 800ac84:	009b      	lsls	r3, r3, #2
 800ac86:	4413      	add	r3, r2
 800ac88:	685b      	ldr	r3, [r3, #4]
 800ac8a:	691b      	ldr	r3, [r3, #16]
 800ac8c:	68ba      	ldr	r2, [r7, #8]
 800ac8e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ac92:	68ba      	ldr	r2, [r7, #8]
 800ac94:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ac98:	78fa      	ldrb	r2, [r7, #3]
 800ac9a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ac9c:	2300      	movs	r3, #0
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3710      	adds	r7, #16
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}

0800aca6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aca6:	b580      	push	{r7, lr}
 800aca8:	b084      	sub	sp, #16
 800acaa:	af00      	add	r7, sp, #0
 800acac:	6078      	str	r0, [r7, #4]
 800acae:	460b      	mov	r3, r1
 800acb0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	32b0      	adds	r2, #176	@ 0xb0
 800acbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acc0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	32b0      	adds	r2, #176	@ 0xb0
 800accc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d101      	bne.n	800acd8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800acd4:	2303      	movs	r3, #3
 800acd6:	e01a      	b.n	800ad0e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800acd8:	78fb      	ldrb	r3, [r7, #3]
 800acda:	4619      	mov	r1, r3
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f002 f93c 	bl	800cf5a <USBD_LL_GetRxDataSize>
 800ace2:	4602      	mov	r2, r0
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	33b0      	adds	r3, #176	@ 0xb0
 800acf4:	009b      	lsls	r3, r3, #2
 800acf6:	4413      	add	r3, r2
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	68db      	ldr	r3, [r3, #12]
 800acfc:	68fa      	ldr	r2, [r7, #12]
 800acfe:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ad02:	68fa      	ldr	r2, [r7, #12]
 800ad04:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ad08:	4611      	mov	r1, r2
 800ad0a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ad0c:	2300      	movs	r3, #0
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	3710      	adds	r7, #16
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}

0800ad16 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ad16:	b580      	push	{r7, lr}
 800ad18:	b084      	sub	sp, #16
 800ad1a:	af00      	add	r7, sp, #0
 800ad1c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	32b0      	adds	r2, #176	@ 0xb0
 800ad28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad2c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d101      	bne.n	800ad38 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ad34:	2303      	movs	r3, #3
 800ad36:	e024      	b.n	800ad82 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad3e:	687a      	ldr	r2, [r7, #4]
 800ad40:	33b0      	adds	r3, #176	@ 0xb0
 800ad42:	009b      	lsls	r3, r3, #2
 800ad44:	4413      	add	r3, r2
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d019      	beq.n	800ad80 <USBD_CDC_EP0_RxReady+0x6a>
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ad52:	2bff      	cmp	r3, #255	@ 0xff
 800ad54:	d014      	beq.n	800ad80 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	33b0      	adds	r3, #176	@ 0xb0
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	4413      	add	r3, r2
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800ad6e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ad70:	68fa      	ldr	r2, [r7, #12]
 800ad72:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ad76:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	22ff      	movs	r2, #255	@ 0xff
 800ad7c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ad80:	2300      	movs	r3, #0
}
 800ad82:	4618      	mov	r0, r3
 800ad84:	3710      	adds	r7, #16
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}
	...

0800ad8c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b086      	sub	sp, #24
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ad94:	2182      	movs	r1, #130	@ 0x82
 800ad96:	4818      	ldr	r0, [pc, #96]	@ (800adf8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ad98:	f000 fd0f 	bl	800b7ba <USBD_GetEpDesc>
 800ad9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ad9e:	2101      	movs	r1, #1
 800ada0:	4815      	ldr	r0, [pc, #84]	@ (800adf8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ada2:	f000 fd0a 	bl	800b7ba <USBD_GetEpDesc>
 800ada6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ada8:	2181      	movs	r1, #129	@ 0x81
 800adaa:	4813      	ldr	r0, [pc, #76]	@ (800adf8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800adac:	f000 fd05 	bl	800b7ba <USBD_GetEpDesc>
 800adb0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d002      	beq.n	800adbe <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	2210      	movs	r2, #16
 800adbc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d006      	beq.n	800add2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800adc4:	693b      	ldr	r3, [r7, #16]
 800adc6:	2200      	movs	r2, #0
 800adc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800adcc:	711a      	strb	r2, [r3, #4]
 800adce:	2200      	movs	r2, #0
 800add0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d006      	beq.n	800ade6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2200      	movs	r2, #0
 800addc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ade0:	711a      	strb	r2, [r3, #4]
 800ade2:	2200      	movs	r2, #0
 800ade4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2243      	movs	r2, #67	@ 0x43
 800adea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800adec:	4b02      	ldr	r3, [pc, #8]	@ (800adf8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3718      	adds	r7, #24
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
 800adf6:	bf00      	nop
 800adf8:	20000068 	.word	0x20000068

0800adfc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b086      	sub	sp, #24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ae04:	2182      	movs	r1, #130	@ 0x82
 800ae06:	4818      	ldr	r0, [pc, #96]	@ (800ae68 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae08:	f000 fcd7 	bl	800b7ba <USBD_GetEpDesc>
 800ae0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ae0e:	2101      	movs	r1, #1
 800ae10:	4815      	ldr	r0, [pc, #84]	@ (800ae68 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae12:	f000 fcd2 	bl	800b7ba <USBD_GetEpDesc>
 800ae16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ae18:	2181      	movs	r1, #129	@ 0x81
 800ae1a:	4813      	ldr	r0, [pc, #76]	@ (800ae68 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae1c:	f000 fccd 	bl	800b7ba <USBD_GetEpDesc>
 800ae20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d002      	beq.n	800ae2e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	2210      	movs	r2, #16
 800ae2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d006      	beq.n	800ae42 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae34:	693b      	ldr	r3, [r7, #16]
 800ae36:	2200      	movs	r2, #0
 800ae38:	711a      	strb	r2, [r3, #4]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	f042 0202 	orr.w	r2, r2, #2
 800ae40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d006      	beq.n	800ae56 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	711a      	strb	r2, [r3, #4]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f042 0202 	orr.w	r2, r2, #2
 800ae54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2243      	movs	r2, #67	@ 0x43
 800ae5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ae5c:	4b02      	ldr	r3, [pc, #8]	@ (800ae68 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3718      	adds	r7, #24
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}
 800ae66:	bf00      	nop
 800ae68:	20000068 	.word	0x20000068

0800ae6c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b086      	sub	sp, #24
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ae74:	2182      	movs	r1, #130	@ 0x82
 800ae76:	4818      	ldr	r0, [pc, #96]	@ (800aed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae78:	f000 fc9f 	bl	800b7ba <USBD_GetEpDesc>
 800ae7c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ae7e:	2101      	movs	r1, #1
 800ae80:	4815      	ldr	r0, [pc, #84]	@ (800aed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae82:	f000 fc9a 	bl	800b7ba <USBD_GetEpDesc>
 800ae86:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ae88:	2181      	movs	r1, #129	@ 0x81
 800ae8a:	4813      	ldr	r0, [pc, #76]	@ (800aed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae8c:	f000 fc95 	bl	800b7ba <USBD_GetEpDesc>
 800ae90:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d002      	beq.n	800ae9e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	2210      	movs	r2, #16
 800ae9c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ae9e:	693b      	ldr	r3, [r7, #16]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d006      	beq.n	800aeb2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	2200      	movs	r2, #0
 800aea8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aeac:	711a      	strb	r2, [r3, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d006      	beq.n	800aec6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aec0:	711a      	strb	r2, [r3, #4]
 800aec2:	2200      	movs	r2, #0
 800aec4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2243      	movs	r2, #67	@ 0x43
 800aeca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aecc:	4b02      	ldr	r3, [pc, #8]	@ (800aed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3718      	adds	r7, #24
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	20000068 	.word	0x20000068

0800aedc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	220a      	movs	r2, #10
 800aee8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800aeea:	4b03      	ldr	r3, [pc, #12]	@ (800aef8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	370c      	adds	r7, #12
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr
 800aef8:	20000024 	.word	0x20000024

0800aefc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
 800af04:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d101      	bne.n	800af10 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800af0c:	2303      	movs	r3, #3
 800af0e:	e009      	b.n	800af24 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	33b0      	adds	r3, #176	@ 0xb0
 800af1a:	009b      	lsls	r3, r3, #2
 800af1c:	4413      	add	r3, r2
 800af1e:	683a      	ldr	r2, [r7, #0]
 800af20:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800af22:	2300      	movs	r3, #0
}
 800af24:	4618      	mov	r0, r3
 800af26:	370c      	adds	r7, #12
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800af30:	b480      	push	{r7}
 800af32:	b087      	sub	sp, #28
 800af34:	af00      	add	r7, sp, #0
 800af36:	60f8      	str	r0, [r7, #12]
 800af38:	60b9      	str	r1, [r7, #8]
 800af3a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	32b0      	adds	r2, #176	@ 0xb0
 800af46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af4a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d101      	bne.n	800af56 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800af52:	2303      	movs	r3, #3
 800af54:	e008      	b.n	800af68 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	68ba      	ldr	r2, [r7, #8]
 800af5a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800af66:	2300      	movs	r3, #0
}
 800af68:	4618      	mov	r0, r3
 800af6a:	371c      	adds	r7, #28
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800af74:	b480      	push	{r7}
 800af76:	b085      	sub	sp, #20
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	32b0      	adds	r2, #176	@ 0xb0
 800af88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af8c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d101      	bne.n	800af98 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800af94:	2303      	movs	r3, #3
 800af96:	e004      	b.n	800afa2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	683a      	ldr	r2, [r7, #0]
 800af9c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800afa0:	2300      	movs	r3, #0
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3714      	adds	r7, #20
 800afa6:	46bd      	mov	sp, r7
 800afa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afac:	4770      	bx	lr
	...

0800afb0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b084      	sub	sp, #16
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	32b0      	adds	r2, #176	@ 0xb0
 800afc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afc6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	32b0      	adds	r2, #176	@ 0xb0
 800afd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d101      	bne.n	800afde <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800afda:	2303      	movs	r3, #3
 800afdc:	e018      	b.n	800b010 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	7c1b      	ldrb	r3, [r3, #16]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d10a      	bne.n	800affc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800afe6:	4b0c      	ldr	r3, [pc, #48]	@ (800b018 <USBD_CDC_ReceivePacket+0x68>)
 800afe8:	7819      	ldrb	r1, [r3, #0]
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aff0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f001 ff8f 	bl	800cf18 <USBD_LL_PrepareReceive>
 800affa:	e008      	b.n	800b00e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800affc:	4b06      	ldr	r3, [pc, #24]	@ (800b018 <USBD_CDC_ReceivePacket+0x68>)
 800affe:	7819      	ldrb	r1, [r3, #0]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b006:	2340      	movs	r3, #64	@ 0x40
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f001 ff85 	bl	800cf18 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b00e:	2300      	movs	r3, #0
}
 800b010:	4618      	mov	r0, r3
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	200000ac 	.word	0x200000ac

0800b01c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b086      	sub	sp, #24
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	4613      	mov	r3, r2
 800b028:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d101      	bne.n	800b034 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b030:	2303      	movs	r3, #3
 800b032:	e01f      	b.n	800b074 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2200      	movs	r2, #0
 800b038:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2200      	movs	r2, #0
 800b040:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2200      	movs	r2, #0
 800b048:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d003      	beq.n	800b05a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	68ba      	ldr	r2, [r7, #8]
 800b056:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	2201      	movs	r2, #1
 800b05e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	79fa      	ldrb	r2, [r7, #7]
 800b066:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b068:	68f8      	ldr	r0, [r7, #12]
 800b06a:	f001 fdff 	bl	800cc6c <USBD_LL_Init>
 800b06e:	4603      	mov	r3, r0
 800b070:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b072:	7dfb      	ldrb	r3, [r7, #23]
}
 800b074:	4618      	mov	r0, r3
 800b076:	3718      	adds	r7, #24
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b084      	sub	sp, #16
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b086:	2300      	movs	r3, #0
 800b088:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d101      	bne.n	800b094 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b090:	2303      	movs	r3, #3
 800b092:	e025      	b.n	800b0e0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	683a      	ldr	r2, [r7, #0]
 800b098:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	32ae      	adds	r2, #174	@ 0xae
 800b0a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d00f      	beq.n	800b0d0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	32ae      	adds	r2, #174	@ 0xae
 800b0ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c0:	f107 020e 	add.w	r2, r7, #14
 800b0c4:	4610      	mov	r0, r2
 800b0c6:	4798      	blx	r3
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b0d6:	1c5a      	adds	r2, r3, #1
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b0de:	2300      	movs	r3, #0
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3710      	adds	r7, #16
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b082      	sub	sp, #8
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f001 fe07 	bl	800cd04 <USBD_LL_Start>
 800b0f6:	4603      	mov	r3, r0
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3708      	adds	r7, #8
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b100:	b480      	push	{r7}
 800b102:	b083      	sub	sp, #12
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b108:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	370c      	adds	r7, #12
 800b10e:	46bd      	mov	sp, r7
 800b110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b114:	4770      	bx	lr

0800b116 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b116:	b580      	push	{r7, lr}
 800b118:	b084      	sub	sp, #16
 800b11a:	af00      	add	r7, sp, #0
 800b11c:	6078      	str	r0, [r7, #4]
 800b11e:	460b      	mov	r3, r1
 800b120:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b122:	2300      	movs	r3, #0
 800b124:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d009      	beq.n	800b144 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	78fa      	ldrb	r2, [r7, #3]
 800b13a:	4611      	mov	r1, r2
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	4798      	blx	r3
 800b140:	4603      	mov	r3, r0
 800b142:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b144:	7bfb      	ldrb	r3, [r7, #15]
}
 800b146:	4618      	mov	r0, r3
 800b148:	3710      	adds	r7, #16
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}

0800b14e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b14e:	b580      	push	{r7, lr}
 800b150:	b084      	sub	sp, #16
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
 800b156:	460b      	mov	r3, r1
 800b158:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b15a:	2300      	movs	r3, #0
 800b15c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	78fa      	ldrb	r2, [r7, #3]
 800b168:	4611      	mov	r1, r2
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	4798      	blx	r3
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d001      	beq.n	800b178 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b174:	2303      	movs	r3, #3
 800b176:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b178:	7bfb      	ldrb	r3, [r7, #15]
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3710      	adds	r7, #16
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}

0800b182 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b182:	b580      	push	{r7, lr}
 800b184:	b084      	sub	sp, #16
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
 800b18a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b192:	6839      	ldr	r1, [r7, #0]
 800b194:	4618      	mov	r0, r3
 800b196:	f001 f90c 	bl	800c3b2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2201      	movs	r2, #1
 800b19e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b1b6:	f003 031f 	and.w	r3, r3, #31
 800b1ba:	2b02      	cmp	r3, #2
 800b1bc:	d01a      	beq.n	800b1f4 <USBD_LL_SetupStage+0x72>
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d822      	bhi.n	800b208 <USBD_LL_SetupStage+0x86>
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d002      	beq.n	800b1cc <USBD_LL_SetupStage+0x4a>
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d00a      	beq.n	800b1e0 <USBD_LL_SetupStage+0x5e>
 800b1ca:	e01d      	b.n	800b208 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f000 fb63 	bl	800b8a0 <USBD_StdDevReq>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	73fb      	strb	r3, [r7, #15]
      break;
 800b1de:	e020      	b.n	800b222 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 fbcb 	bl	800b984 <USBD_StdItfReq>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	73fb      	strb	r3, [r7, #15]
      break;
 800b1f2:	e016      	b.n	800b222 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f000 fc2d 	bl	800ba5c <USBD_StdEPReq>
 800b202:	4603      	mov	r3, r0
 800b204:	73fb      	strb	r3, [r7, #15]
      break;
 800b206:	e00c      	b.n	800b222 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b20e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b212:	b2db      	uxtb	r3, r3
 800b214:	4619      	mov	r1, r3
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	f001 fdd4 	bl	800cdc4 <USBD_LL_StallEP>
 800b21c:	4603      	mov	r3, r0
 800b21e:	73fb      	strb	r3, [r7, #15]
      break;
 800b220:	bf00      	nop
  }

  return ret;
 800b222:	7bfb      	ldrb	r3, [r7, #15]
}
 800b224:	4618      	mov	r0, r3
 800b226:	3710      	adds	r7, #16
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd80      	pop	{r7, pc}

0800b22c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b086      	sub	sp, #24
 800b230:	af00      	add	r7, sp, #0
 800b232:	60f8      	str	r0, [r7, #12]
 800b234:	460b      	mov	r3, r1
 800b236:	607a      	str	r2, [r7, #4]
 800b238:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b23a:	2300      	movs	r3, #0
 800b23c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b23e:	7afb      	ldrb	r3, [r7, #11]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d16e      	bne.n	800b322 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b24a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b252:	2b03      	cmp	r3, #3
 800b254:	f040 8098 	bne.w	800b388 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	689a      	ldr	r2, [r3, #8]
 800b25c:	693b      	ldr	r3, [r7, #16]
 800b25e:	68db      	ldr	r3, [r3, #12]
 800b260:	429a      	cmp	r2, r3
 800b262:	d913      	bls.n	800b28c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	689a      	ldr	r2, [r3, #8]
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	1ad2      	subs	r2, r2, r3
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	68da      	ldr	r2, [r3, #12]
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	689b      	ldr	r3, [r3, #8]
 800b27a:	4293      	cmp	r3, r2
 800b27c:	bf28      	it	cs
 800b27e:	4613      	movcs	r3, r2
 800b280:	461a      	mov	r2, r3
 800b282:	6879      	ldr	r1, [r7, #4]
 800b284:	68f8      	ldr	r0, [r7, #12]
 800b286:	f001 f994 	bl	800c5b2 <USBD_CtlContinueRx>
 800b28a:	e07d      	b.n	800b388 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b292:	f003 031f 	and.w	r3, r3, #31
 800b296:	2b02      	cmp	r3, #2
 800b298:	d014      	beq.n	800b2c4 <USBD_LL_DataOutStage+0x98>
 800b29a:	2b02      	cmp	r3, #2
 800b29c:	d81d      	bhi.n	800b2da <USBD_LL_DataOutStage+0xae>
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d002      	beq.n	800b2a8 <USBD_LL_DataOutStage+0x7c>
 800b2a2:	2b01      	cmp	r3, #1
 800b2a4:	d003      	beq.n	800b2ae <USBD_LL_DataOutStage+0x82>
 800b2a6:	e018      	b.n	800b2da <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	75bb      	strb	r3, [r7, #22]
            break;
 800b2ac:	e018      	b.n	800b2e0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b2b4:	b2db      	uxtb	r3, r3
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	68f8      	ldr	r0, [r7, #12]
 800b2ba:	f000 fa64 	bl	800b786 <USBD_CoreFindIF>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	75bb      	strb	r3, [r7, #22]
            break;
 800b2c2:	e00d      	b.n	800b2e0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	68f8      	ldr	r0, [r7, #12]
 800b2d0:	f000 fa66 	bl	800b7a0 <USBD_CoreFindEP>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	75bb      	strb	r3, [r7, #22]
            break;
 800b2d8:	e002      	b.n	800b2e0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	75bb      	strb	r3, [r7, #22]
            break;
 800b2de:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b2e0:	7dbb      	ldrb	r3, [r7, #22]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d119      	bne.n	800b31a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	2b03      	cmp	r3, #3
 800b2f0:	d113      	bne.n	800b31a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b2f2:	7dba      	ldrb	r2, [r7, #22]
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	32ae      	adds	r2, #174	@ 0xae
 800b2f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2fc:	691b      	ldr	r3, [r3, #16]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d00b      	beq.n	800b31a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b302:	7dba      	ldrb	r2, [r7, #22]
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b30a:	7dba      	ldrb	r2, [r7, #22]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	32ae      	adds	r2, #174	@ 0xae
 800b310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b314:	691b      	ldr	r3, [r3, #16]
 800b316:	68f8      	ldr	r0, [r7, #12]
 800b318:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b31a:	68f8      	ldr	r0, [r7, #12]
 800b31c:	f001 f95a 	bl	800c5d4 <USBD_CtlSendStatus>
 800b320:	e032      	b.n	800b388 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b322:	7afb      	ldrb	r3, [r7, #11]
 800b324:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b328:	b2db      	uxtb	r3, r3
 800b32a:	4619      	mov	r1, r3
 800b32c:	68f8      	ldr	r0, [r7, #12]
 800b32e:	f000 fa37 	bl	800b7a0 <USBD_CoreFindEP>
 800b332:	4603      	mov	r3, r0
 800b334:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b336:	7dbb      	ldrb	r3, [r7, #22]
 800b338:	2bff      	cmp	r3, #255	@ 0xff
 800b33a:	d025      	beq.n	800b388 <USBD_LL_DataOutStage+0x15c>
 800b33c:	7dbb      	ldrb	r3, [r7, #22]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d122      	bne.n	800b388 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	2b03      	cmp	r3, #3
 800b34c:	d117      	bne.n	800b37e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b34e:	7dba      	ldrb	r2, [r7, #22]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	32ae      	adds	r2, #174	@ 0xae
 800b354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b358:	699b      	ldr	r3, [r3, #24]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d00f      	beq.n	800b37e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b35e:	7dba      	ldrb	r2, [r7, #22]
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b366:	7dba      	ldrb	r2, [r7, #22]
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	32ae      	adds	r2, #174	@ 0xae
 800b36c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b370:	699b      	ldr	r3, [r3, #24]
 800b372:	7afa      	ldrb	r2, [r7, #11]
 800b374:	4611      	mov	r1, r2
 800b376:	68f8      	ldr	r0, [r7, #12]
 800b378:	4798      	blx	r3
 800b37a:	4603      	mov	r3, r0
 800b37c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b37e:	7dfb      	ldrb	r3, [r7, #23]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d001      	beq.n	800b388 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b384:	7dfb      	ldrb	r3, [r7, #23]
 800b386:	e000      	b.n	800b38a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3718      	adds	r7, #24
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b086      	sub	sp, #24
 800b396:	af00      	add	r7, sp, #0
 800b398:	60f8      	str	r0, [r7, #12]
 800b39a:	460b      	mov	r3, r1
 800b39c:	607a      	str	r2, [r7, #4]
 800b39e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b3a0:	7afb      	ldrb	r3, [r7, #11]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d16f      	bne.n	800b486 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	3314      	adds	r3, #20
 800b3aa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b3b2:	2b02      	cmp	r3, #2
 800b3b4:	d15a      	bne.n	800b46c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	689a      	ldr	r2, [r3, #8]
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	68db      	ldr	r3, [r3, #12]
 800b3be:	429a      	cmp	r2, r3
 800b3c0:	d914      	bls.n	800b3ec <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b3c2:	693b      	ldr	r3, [r7, #16]
 800b3c4:	689a      	ldr	r2, [r3, #8]
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	68db      	ldr	r3, [r3, #12]
 800b3ca:	1ad2      	subs	r2, r2, r3
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	689b      	ldr	r3, [r3, #8]
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	6879      	ldr	r1, [r7, #4]
 800b3d8:	68f8      	ldr	r0, [r7, #12]
 800b3da:	f001 f8bc 	bl	800c556 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b3de:	2300      	movs	r3, #0
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	2100      	movs	r1, #0
 800b3e4:	68f8      	ldr	r0, [r7, #12]
 800b3e6:	f001 fd97 	bl	800cf18 <USBD_LL_PrepareReceive>
 800b3ea:	e03f      	b.n	800b46c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	68da      	ldr	r2, [r3, #12]
 800b3f0:	693b      	ldr	r3, [r7, #16]
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	429a      	cmp	r2, r3
 800b3f6:	d11c      	bne.n	800b432 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	685a      	ldr	r2, [r3, #4]
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b400:	429a      	cmp	r2, r3
 800b402:	d316      	bcc.n	800b432 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	685a      	ldr	r2, [r3, #4]
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b40e:	429a      	cmp	r2, r3
 800b410:	d20f      	bcs.n	800b432 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b412:	2200      	movs	r2, #0
 800b414:	2100      	movs	r1, #0
 800b416:	68f8      	ldr	r0, [r7, #12]
 800b418:	f001 f89d 	bl	800c556 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b424:	2300      	movs	r3, #0
 800b426:	2200      	movs	r2, #0
 800b428:	2100      	movs	r1, #0
 800b42a:	68f8      	ldr	r0, [r7, #12]
 800b42c:	f001 fd74 	bl	800cf18 <USBD_LL_PrepareReceive>
 800b430:	e01c      	b.n	800b46c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b438:	b2db      	uxtb	r3, r3
 800b43a:	2b03      	cmp	r3, #3
 800b43c:	d10f      	bne.n	800b45e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b444:	68db      	ldr	r3, [r3, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d009      	beq.n	800b45e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b458:	68db      	ldr	r3, [r3, #12]
 800b45a:	68f8      	ldr	r0, [r7, #12]
 800b45c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b45e:	2180      	movs	r1, #128	@ 0x80
 800b460:	68f8      	ldr	r0, [r7, #12]
 800b462:	f001 fcaf 	bl	800cdc4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b466:	68f8      	ldr	r0, [r7, #12]
 800b468:	f001 f8c7 	bl	800c5fa <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b472:	2b00      	cmp	r3, #0
 800b474:	d03a      	beq.n	800b4ec <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b476:	68f8      	ldr	r0, [r7, #12]
 800b478:	f7ff fe42 	bl	800b100 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	2200      	movs	r2, #0
 800b480:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b484:	e032      	b.n	800b4ec <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b486:	7afb      	ldrb	r3, [r7, #11]
 800b488:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b48c:	b2db      	uxtb	r3, r3
 800b48e:	4619      	mov	r1, r3
 800b490:	68f8      	ldr	r0, [r7, #12]
 800b492:	f000 f985 	bl	800b7a0 <USBD_CoreFindEP>
 800b496:	4603      	mov	r3, r0
 800b498:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b49a:	7dfb      	ldrb	r3, [r7, #23]
 800b49c:	2bff      	cmp	r3, #255	@ 0xff
 800b49e:	d025      	beq.n	800b4ec <USBD_LL_DataInStage+0x15a>
 800b4a0:	7dfb      	ldrb	r3, [r7, #23]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d122      	bne.n	800b4ec <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	2b03      	cmp	r3, #3
 800b4b0:	d11c      	bne.n	800b4ec <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b4b2:	7dfa      	ldrb	r2, [r7, #23]
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	32ae      	adds	r2, #174	@ 0xae
 800b4b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4bc:	695b      	ldr	r3, [r3, #20]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d014      	beq.n	800b4ec <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b4c2:	7dfa      	ldrb	r2, [r7, #23]
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b4ca:	7dfa      	ldrb	r2, [r7, #23]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	32ae      	adds	r2, #174	@ 0xae
 800b4d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4d4:	695b      	ldr	r3, [r3, #20]
 800b4d6:	7afa      	ldrb	r2, [r7, #11]
 800b4d8:	4611      	mov	r1, r2
 800b4da:	68f8      	ldr	r0, [r7, #12]
 800b4dc:	4798      	blx	r3
 800b4de:	4603      	mov	r3, r0
 800b4e0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b4e2:	7dbb      	ldrb	r3, [r7, #22]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d001      	beq.n	800b4ec <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b4e8:	7dbb      	ldrb	r3, [r7, #22]
 800b4ea:	e000      	b.n	800b4ee <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b4ec:	2300      	movs	r3, #0
}
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	3718      	adds	r7, #24
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}

0800b4f6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b4f6:	b580      	push	{r7, lr}
 800b4f8:	b084      	sub	sp, #16
 800b4fa:	af00      	add	r7, sp, #0
 800b4fc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4fe:	2300      	movs	r3, #0
 800b500:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2201      	movs	r2, #1
 800b506:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2200      	movs	r2, #0
 800b50e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2200      	movs	r2, #0
 800b516:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	2200      	movs	r2, #0
 800b51c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2200      	movs	r2, #0
 800b524:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d014      	beq.n	800b55c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d00e      	beq.n	800b55c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	687a      	ldr	r2, [r7, #4]
 800b548:	6852      	ldr	r2, [r2, #4]
 800b54a:	b2d2      	uxtb	r2, r2
 800b54c:	4611      	mov	r1, r2
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	4798      	blx	r3
 800b552:	4603      	mov	r3, r0
 800b554:	2b00      	cmp	r3, #0
 800b556:	d001      	beq.n	800b55c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b558:	2303      	movs	r3, #3
 800b55a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b55c:	2340      	movs	r3, #64	@ 0x40
 800b55e:	2200      	movs	r2, #0
 800b560:	2100      	movs	r1, #0
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f001 fbe9 	bl	800cd3a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2201      	movs	r2, #1
 800b56c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2240      	movs	r2, #64	@ 0x40
 800b574:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b578:	2340      	movs	r3, #64	@ 0x40
 800b57a:	2200      	movs	r2, #0
 800b57c:	2180      	movs	r1, #128	@ 0x80
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f001 fbdb 	bl	800cd3a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2201      	movs	r2, #1
 800b588:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2240      	movs	r2, #64	@ 0x40
 800b58e:	621a      	str	r2, [r3, #32]

  return ret;
 800b590:	7bfb      	ldrb	r3, [r7, #15]
}
 800b592:	4618      	mov	r0, r3
 800b594:	3710      	adds	r7, #16
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b59a:	b480      	push	{r7}
 800b59c:	b083      	sub	sp, #12
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
 800b5a2:	460b      	mov	r3, r1
 800b5a4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	78fa      	ldrb	r2, [r7, #3]
 800b5aa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	370c      	adds	r7, #12
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr

0800b5ba <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b5ba:	b480      	push	{r7}
 800b5bc:	b083      	sub	sp, #12
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5c8:	b2db      	uxtb	r3, r3
 800b5ca:	2b04      	cmp	r3, #4
 800b5cc:	d006      	beq.n	800b5dc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5d4:	b2da      	uxtb	r2, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2204      	movs	r2, #4
 800b5e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b5e4:	2300      	movs	r3, #0
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	370c      	adds	r7, #12
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr

0800b5f2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b5f2:	b480      	push	{r7}
 800b5f4:	b083      	sub	sp, #12
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b600:	b2db      	uxtb	r3, r3
 800b602:	2b04      	cmp	r3, #4
 800b604:	d106      	bne.n	800b614 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b60c:	b2da      	uxtb	r2, r3
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b614:	2300      	movs	r3, #0
}
 800b616:	4618      	mov	r0, r3
 800b618:	370c      	adds	r7, #12
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr

0800b622 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b622:	b580      	push	{r7, lr}
 800b624:	b082      	sub	sp, #8
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b630:	b2db      	uxtb	r3, r3
 800b632:	2b03      	cmp	r3, #3
 800b634:	d110      	bne.n	800b658 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d00b      	beq.n	800b658 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b646:	69db      	ldr	r3, [r3, #28]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d005      	beq.n	800b658 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b652:	69db      	ldr	r3, [r3, #28]
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b658:	2300      	movs	r3, #0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3708      	adds	r7, #8
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b082      	sub	sp, #8
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	460b      	mov	r3, r1
 800b66c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	32ae      	adds	r2, #174	@ 0xae
 800b678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d101      	bne.n	800b684 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b680:	2303      	movs	r3, #3
 800b682:	e01c      	b.n	800b6be <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b68a:	b2db      	uxtb	r3, r3
 800b68c:	2b03      	cmp	r3, #3
 800b68e:	d115      	bne.n	800b6bc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	32ae      	adds	r2, #174	@ 0xae
 800b69a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b69e:	6a1b      	ldr	r3, [r3, #32]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d00b      	beq.n	800b6bc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	32ae      	adds	r2, #174	@ 0xae
 800b6ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6b2:	6a1b      	ldr	r3, [r3, #32]
 800b6b4:	78fa      	ldrb	r2, [r7, #3]
 800b6b6:	4611      	mov	r1, r2
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b6bc:	2300      	movs	r3, #0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3708      	adds	r7, #8
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}

0800b6c6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b6c6:	b580      	push	{r7, lr}
 800b6c8:	b082      	sub	sp, #8
 800b6ca:	af00      	add	r7, sp, #0
 800b6cc:	6078      	str	r0, [r7, #4]
 800b6ce:	460b      	mov	r3, r1
 800b6d0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	32ae      	adds	r2, #174	@ 0xae
 800b6dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d101      	bne.n	800b6e8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b6e4:	2303      	movs	r3, #3
 800b6e6:	e01c      	b.n	800b722 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6ee:	b2db      	uxtb	r3, r3
 800b6f0:	2b03      	cmp	r3, #3
 800b6f2:	d115      	bne.n	800b720 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	32ae      	adds	r2, #174	@ 0xae
 800b6fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b704:	2b00      	cmp	r3, #0
 800b706:	d00b      	beq.n	800b720 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	32ae      	adds	r2, #174	@ 0xae
 800b712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b718:	78fa      	ldrb	r2, [r7, #3]
 800b71a:	4611      	mov	r1, r2
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3708      	adds	r7, #8
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b72a:	b480      	push	{r7}
 800b72c:	b083      	sub	sp, #12
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b732:	2300      	movs	r3, #0
}
 800b734:	4618      	mov	r0, r3
 800b736:	370c      	adds	r7, #12
 800b738:	46bd      	mov	sp, r7
 800b73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73e:	4770      	bx	lr

0800b740 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b084      	sub	sp, #16
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b748:	2300      	movs	r3, #0
 800b74a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2201      	movs	r2, #1
 800b750:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00e      	beq.n	800b77c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	687a      	ldr	r2, [r7, #4]
 800b768:	6852      	ldr	r2, [r2, #4]
 800b76a:	b2d2      	uxtb	r2, r2
 800b76c:	4611      	mov	r1, r2
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	4798      	blx	r3
 800b772:	4603      	mov	r3, r0
 800b774:	2b00      	cmp	r3, #0
 800b776:	d001      	beq.n	800b77c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b778:	2303      	movs	r3, #3
 800b77a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b77c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3710      	adds	r7, #16
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}

0800b786 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b786:	b480      	push	{r7}
 800b788:	b083      	sub	sp, #12
 800b78a:	af00      	add	r7, sp, #0
 800b78c:	6078      	str	r0, [r7, #4]
 800b78e:	460b      	mov	r3, r1
 800b790:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b792:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b794:	4618      	mov	r0, r3
 800b796:	370c      	adds	r7, #12
 800b798:	46bd      	mov	sp, r7
 800b79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79e:	4770      	bx	lr

0800b7a0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b083      	sub	sp, #12
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b7ac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	370c      	adds	r7, #12
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b8:	4770      	bx	lr

0800b7ba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b7ba:	b580      	push	{r7, lr}
 800b7bc:	b086      	sub	sp, #24
 800b7be:	af00      	add	r7, sp, #0
 800b7c0:	6078      	str	r0, [r7, #4]
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	885b      	ldrh	r3, [r3, #2]
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	7812      	ldrb	r2, [r2, #0]
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d91f      	bls.n	800b820 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	781b      	ldrb	r3, [r3, #0]
 800b7e4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b7e6:	e013      	b.n	800b810 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b7e8:	f107 030a 	add.w	r3, r7, #10
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	6978      	ldr	r0, [r7, #20]
 800b7f0:	f000 f81b 	bl	800b82a <USBD_GetNextDesc>
 800b7f4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	785b      	ldrb	r3, [r3, #1]
 800b7fa:	2b05      	cmp	r3, #5
 800b7fc:	d108      	bne.n	800b810 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	789b      	ldrb	r3, [r3, #2]
 800b806:	78fa      	ldrb	r2, [r7, #3]
 800b808:	429a      	cmp	r2, r3
 800b80a:	d008      	beq.n	800b81e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b80c:	2300      	movs	r3, #0
 800b80e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	885b      	ldrh	r3, [r3, #2]
 800b814:	b29a      	uxth	r2, r3
 800b816:	897b      	ldrh	r3, [r7, #10]
 800b818:	429a      	cmp	r2, r3
 800b81a:	d8e5      	bhi.n	800b7e8 <USBD_GetEpDesc+0x2e>
 800b81c:	e000      	b.n	800b820 <USBD_GetEpDesc+0x66>
          break;
 800b81e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b820:	693b      	ldr	r3, [r7, #16]
}
 800b822:	4618      	mov	r0, r3
 800b824:	3718      	adds	r7, #24
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}

0800b82a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b82a:	b480      	push	{r7}
 800b82c:	b085      	sub	sp, #20
 800b82e:	af00      	add	r7, sp, #0
 800b830:	6078      	str	r0, [r7, #4]
 800b832:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	881b      	ldrh	r3, [r3, #0]
 800b83c:	68fa      	ldr	r2, [r7, #12]
 800b83e:	7812      	ldrb	r2, [r2, #0]
 800b840:	4413      	add	r3, r2
 800b842:	b29a      	uxth	r2, r3
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	461a      	mov	r2, r3
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	4413      	add	r3, r2
 800b852:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b854:	68fb      	ldr	r3, [r7, #12]
}
 800b856:	4618      	mov	r0, r3
 800b858:	3714      	adds	r7, #20
 800b85a:	46bd      	mov	sp, r7
 800b85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b860:	4770      	bx	lr

0800b862 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b862:	b480      	push	{r7}
 800b864:	b087      	sub	sp, #28
 800b866:	af00      	add	r7, sp, #0
 800b868:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b874:	697b      	ldr	r3, [r7, #20]
 800b876:	3301      	adds	r3, #1
 800b878:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b880:	8a3b      	ldrh	r3, [r7, #16]
 800b882:	021b      	lsls	r3, r3, #8
 800b884:	b21a      	sxth	r2, r3
 800b886:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b88a:	4313      	orrs	r3, r2
 800b88c:	b21b      	sxth	r3, r3
 800b88e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b890:	89fb      	ldrh	r3, [r7, #14]
}
 800b892:	4618      	mov	r0, r3
 800b894:	371c      	adds	r7, #28
 800b896:	46bd      	mov	sp, r7
 800b898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89c:	4770      	bx	lr
	...

0800b8a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b084      	sub	sp, #16
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
 800b8a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b8b6:	2b40      	cmp	r3, #64	@ 0x40
 800b8b8:	d005      	beq.n	800b8c6 <USBD_StdDevReq+0x26>
 800b8ba:	2b40      	cmp	r3, #64	@ 0x40
 800b8bc:	d857      	bhi.n	800b96e <USBD_StdDevReq+0xce>
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d00f      	beq.n	800b8e2 <USBD_StdDevReq+0x42>
 800b8c2:	2b20      	cmp	r3, #32
 800b8c4:	d153      	bne.n	800b96e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	32ae      	adds	r2, #174	@ 0xae
 800b8d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	6839      	ldr	r1, [r7, #0]
 800b8d8:	6878      	ldr	r0, [r7, #4]
 800b8da:	4798      	blx	r3
 800b8dc:	4603      	mov	r3, r0
 800b8de:	73fb      	strb	r3, [r7, #15]
      break;
 800b8e0:	e04a      	b.n	800b978 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	785b      	ldrb	r3, [r3, #1]
 800b8e6:	2b09      	cmp	r3, #9
 800b8e8:	d83b      	bhi.n	800b962 <USBD_StdDevReq+0xc2>
 800b8ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b8f0 <USBD_StdDevReq+0x50>)
 800b8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f0:	0800b945 	.word	0x0800b945
 800b8f4:	0800b959 	.word	0x0800b959
 800b8f8:	0800b963 	.word	0x0800b963
 800b8fc:	0800b94f 	.word	0x0800b94f
 800b900:	0800b963 	.word	0x0800b963
 800b904:	0800b923 	.word	0x0800b923
 800b908:	0800b919 	.word	0x0800b919
 800b90c:	0800b963 	.word	0x0800b963
 800b910:	0800b93b 	.word	0x0800b93b
 800b914:	0800b92d 	.word	0x0800b92d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b918:	6839      	ldr	r1, [r7, #0]
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 fa3c 	bl	800bd98 <USBD_GetDescriptor>
          break;
 800b920:	e024      	b.n	800b96c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b922:	6839      	ldr	r1, [r7, #0]
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f000 fba1 	bl	800c06c <USBD_SetAddress>
          break;
 800b92a:	e01f      	b.n	800b96c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b92c:	6839      	ldr	r1, [r7, #0]
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f000 fbe0 	bl	800c0f4 <USBD_SetConfig>
 800b934:	4603      	mov	r3, r0
 800b936:	73fb      	strb	r3, [r7, #15]
          break;
 800b938:	e018      	b.n	800b96c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b93a:	6839      	ldr	r1, [r7, #0]
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f000 fc83 	bl	800c248 <USBD_GetConfig>
          break;
 800b942:	e013      	b.n	800b96c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b944:	6839      	ldr	r1, [r7, #0]
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f000 fcb4 	bl	800c2b4 <USBD_GetStatus>
          break;
 800b94c:	e00e      	b.n	800b96c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b94e:	6839      	ldr	r1, [r7, #0]
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	f000 fce3 	bl	800c31c <USBD_SetFeature>
          break;
 800b956:	e009      	b.n	800b96c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b958:	6839      	ldr	r1, [r7, #0]
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f000 fd07 	bl	800c36e <USBD_ClrFeature>
          break;
 800b960:	e004      	b.n	800b96c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b962:	6839      	ldr	r1, [r7, #0]
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f000 fd5e 	bl	800c426 <USBD_CtlError>
          break;
 800b96a:	bf00      	nop
      }
      break;
 800b96c:	e004      	b.n	800b978 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b96e:	6839      	ldr	r1, [r7, #0]
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f000 fd58 	bl	800c426 <USBD_CtlError>
      break;
 800b976:	bf00      	nop
  }

  return ret;
 800b978:	7bfb      	ldrb	r3, [r7, #15]
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3710      	adds	r7, #16
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop

0800b984 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b98e:	2300      	movs	r3, #0
 800b990:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b99a:	2b40      	cmp	r3, #64	@ 0x40
 800b99c:	d005      	beq.n	800b9aa <USBD_StdItfReq+0x26>
 800b99e:	2b40      	cmp	r3, #64	@ 0x40
 800b9a0:	d852      	bhi.n	800ba48 <USBD_StdItfReq+0xc4>
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d001      	beq.n	800b9aa <USBD_StdItfReq+0x26>
 800b9a6:	2b20      	cmp	r3, #32
 800b9a8:	d14e      	bne.n	800ba48 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	3b01      	subs	r3, #1
 800b9b4:	2b02      	cmp	r3, #2
 800b9b6:	d840      	bhi.n	800ba3a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	889b      	ldrh	r3, [r3, #4]
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	d836      	bhi.n	800ba30 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	889b      	ldrh	r3, [r3, #4]
 800b9c6:	b2db      	uxtb	r3, r3
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f7ff fedb 	bl	800b786 <USBD_CoreFindIF>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b9d4:	7bbb      	ldrb	r3, [r7, #14]
 800b9d6:	2bff      	cmp	r3, #255	@ 0xff
 800b9d8:	d01d      	beq.n	800ba16 <USBD_StdItfReq+0x92>
 800b9da:	7bbb      	ldrb	r3, [r7, #14]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d11a      	bne.n	800ba16 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b9e0:	7bba      	ldrb	r2, [r7, #14]
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	32ae      	adds	r2, #174	@ 0xae
 800b9e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d00f      	beq.n	800ba10 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b9f0:	7bba      	ldrb	r2, [r7, #14]
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b9f8:	7bba      	ldrb	r2, [r7, #14]
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	32ae      	adds	r2, #174	@ 0xae
 800b9fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba02:	689b      	ldr	r3, [r3, #8]
 800ba04:	6839      	ldr	r1, [r7, #0]
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	4798      	blx	r3
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ba0e:	e004      	b.n	800ba1a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ba10:	2303      	movs	r3, #3
 800ba12:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ba14:	e001      	b.n	800ba1a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ba16:	2303      	movs	r3, #3
 800ba18:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	88db      	ldrh	r3, [r3, #6]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d110      	bne.n	800ba44 <USBD_StdItfReq+0xc0>
 800ba22:	7bfb      	ldrb	r3, [r7, #15]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d10d      	bne.n	800ba44 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f000 fdd3 	bl	800c5d4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ba2e:	e009      	b.n	800ba44 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ba30:	6839      	ldr	r1, [r7, #0]
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 fcf7 	bl	800c426 <USBD_CtlError>
          break;
 800ba38:	e004      	b.n	800ba44 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ba3a:	6839      	ldr	r1, [r7, #0]
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 fcf2 	bl	800c426 <USBD_CtlError>
          break;
 800ba42:	e000      	b.n	800ba46 <USBD_StdItfReq+0xc2>
          break;
 800ba44:	bf00      	nop
      }
      break;
 800ba46:	e004      	b.n	800ba52 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ba48:	6839      	ldr	r1, [r7, #0]
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 fceb 	bl	800c426 <USBD_CtlError>
      break;
 800ba50:	bf00      	nop
  }

  return ret;
 800ba52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3710      	adds	r7, #16
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b084      	sub	sp, #16
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ba66:	2300      	movs	r3, #0
 800ba68:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	889b      	ldrh	r3, [r3, #4]
 800ba6e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	781b      	ldrb	r3, [r3, #0]
 800ba74:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ba78:	2b40      	cmp	r3, #64	@ 0x40
 800ba7a:	d007      	beq.n	800ba8c <USBD_StdEPReq+0x30>
 800ba7c:	2b40      	cmp	r3, #64	@ 0x40
 800ba7e:	f200 817f 	bhi.w	800bd80 <USBD_StdEPReq+0x324>
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d02a      	beq.n	800badc <USBD_StdEPReq+0x80>
 800ba86:	2b20      	cmp	r3, #32
 800ba88:	f040 817a 	bne.w	800bd80 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ba8c:	7bbb      	ldrb	r3, [r7, #14]
 800ba8e:	4619      	mov	r1, r3
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f7ff fe85 	bl	800b7a0 <USBD_CoreFindEP>
 800ba96:	4603      	mov	r3, r0
 800ba98:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba9a:	7b7b      	ldrb	r3, [r7, #13]
 800ba9c:	2bff      	cmp	r3, #255	@ 0xff
 800ba9e:	f000 8174 	beq.w	800bd8a <USBD_StdEPReq+0x32e>
 800baa2:	7b7b      	ldrb	r3, [r7, #13]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	f040 8170 	bne.w	800bd8a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800baaa:	7b7a      	ldrb	r2, [r7, #13]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bab2:	7b7a      	ldrb	r2, [r7, #13]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	32ae      	adds	r2, #174	@ 0xae
 800bab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800babc:	689b      	ldr	r3, [r3, #8]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	f000 8163 	beq.w	800bd8a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bac4:	7b7a      	ldrb	r2, [r7, #13]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	32ae      	adds	r2, #174	@ 0xae
 800baca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bace:	689b      	ldr	r3, [r3, #8]
 800bad0:	6839      	ldr	r1, [r7, #0]
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	4798      	blx	r3
 800bad6:	4603      	mov	r3, r0
 800bad8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bada:	e156      	b.n	800bd8a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	785b      	ldrb	r3, [r3, #1]
 800bae0:	2b03      	cmp	r3, #3
 800bae2:	d008      	beq.n	800baf6 <USBD_StdEPReq+0x9a>
 800bae4:	2b03      	cmp	r3, #3
 800bae6:	f300 8145 	bgt.w	800bd74 <USBD_StdEPReq+0x318>
 800baea:	2b00      	cmp	r3, #0
 800baec:	f000 809b 	beq.w	800bc26 <USBD_StdEPReq+0x1ca>
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d03c      	beq.n	800bb6e <USBD_StdEPReq+0x112>
 800baf4:	e13e      	b.n	800bd74 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bafc:	b2db      	uxtb	r3, r3
 800bafe:	2b02      	cmp	r3, #2
 800bb00:	d002      	beq.n	800bb08 <USBD_StdEPReq+0xac>
 800bb02:	2b03      	cmp	r3, #3
 800bb04:	d016      	beq.n	800bb34 <USBD_StdEPReq+0xd8>
 800bb06:	e02c      	b.n	800bb62 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb08:	7bbb      	ldrb	r3, [r7, #14]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d00d      	beq.n	800bb2a <USBD_StdEPReq+0xce>
 800bb0e:	7bbb      	ldrb	r3, [r7, #14]
 800bb10:	2b80      	cmp	r3, #128	@ 0x80
 800bb12:	d00a      	beq.n	800bb2a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bb14:	7bbb      	ldrb	r3, [r7, #14]
 800bb16:	4619      	mov	r1, r3
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f001 f953 	bl	800cdc4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb1e:	2180      	movs	r1, #128	@ 0x80
 800bb20:	6878      	ldr	r0, [r7, #4]
 800bb22:	f001 f94f 	bl	800cdc4 <USBD_LL_StallEP>
 800bb26:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bb28:	e020      	b.n	800bb6c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bb2a:	6839      	ldr	r1, [r7, #0]
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 fc7a 	bl	800c426 <USBD_CtlError>
              break;
 800bb32:	e01b      	b.n	800bb6c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	885b      	ldrh	r3, [r3, #2]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d10e      	bne.n	800bb5a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bb3c:	7bbb      	ldrb	r3, [r7, #14]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d00b      	beq.n	800bb5a <USBD_StdEPReq+0xfe>
 800bb42:	7bbb      	ldrb	r3, [r7, #14]
 800bb44:	2b80      	cmp	r3, #128	@ 0x80
 800bb46:	d008      	beq.n	800bb5a <USBD_StdEPReq+0xfe>
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	88db      	ldrh	r3, [r3, #6]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d104      	bne.n	800bb5a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bb50:	7bbb      	ldrb	r3, [r7, #14]
 800bb52:	4619      	mov	r1, r3
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f001 f935 	bl	800cdc4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f000 fd3a 	bl	800c5d4 <USBD_CtlSendStatus>

              break;
 800bb60:	e004      	b.n	800bb6c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bb62:	6839      	ldr	r1, [r7, #0]
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 fc5e 	bl	800c426 <USBD_CtlError>
              break;
 800bb6a:	bf00      	nop
          }
          break;
 800bb6c:	e107      	b.n	800bd7e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	2b02      	cmp	r3, #2
 800bb78:	d002      	beq.n	800bb80 <USBD_StdEPReq+0x124>
 800bb7a:	2b03      	cmp	r3, #3
 800bb7c:	d016      	beq.n	800bbac <USBD_StdEPReq+0x150>
 800bb7e:	e04b      	b.n	800bc18 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb80:	7bbb      	ldrb	r3, [r7, #14]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d00d      	beq.n	800bba2 <USBD_StdEPReq+0x146>
 800bb86:	7bbb      	ldrb	r3, [r7, #14]
 800bb88:	2b80      	cmp	r3, #128	@ 0x80
 800bb8a:	d00a      	beq.n	800bba2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bb8c:	7bbb      	ldrb	r3, [r7, #14]
 800bb8e:	4619      	mov	r1, r3
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f001 f917 	bl	800cdc4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb96:	2180      	movs	r1, #128	@ 0x80
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f001 f913 	bl	800cdc4 <USBD_LL_StallEP>
 800bb9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bba0:	e040      	b.n	800bc24 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bba2:	6839      	ldr	r1, [r7, #0]
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f000 fc3e 	bl	800c426 <USBD_CtlError>
              break;
 800bbaa:	e03b      	b.n	800bc24 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	885b      	ldrh	r3, [r3, #2]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d136      	bne.n	800bc22 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bbb4:	7bbb      	ldrb	r3, [r7, #14]
 800bbb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d004      	beq.n	800bbc8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bbbe:	7bbb      	ldrb	r3, [r7, #14]
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f001 f91d 	bl	800ce02 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f000 fd03 	bl	800c5d4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bbce:	7bbb      	ldrb	r3, [r7, #14]
 800bbd0:	4619      	mov	r1, r3
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f7ff fde4 	bl	800b7a0 <USBD_CoreFindEP>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bbdc:	7b7b      	ldrb	r3, [r7, #13]
 800bbde:	2bff      	cmp	r3, #255	@ 0xff
 800bbe0:	d01f      	beq.n	800bc22 <USBD_StdEPReq+0x1c6>
 800bbe2:	7b7b      	ldrb	r3, [r7, #13]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d11c      	bne.n	800bc22 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bbe8:	7b7a      	ldrb	r2, [r7, #13]
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bbf0:	7b7a      	ldrb	r2, [r7, #13]
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	32ae      	adds	r2, #174	@ 0xae
 800bbf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbfa:	689b      	ldr	r3, [r3, #8]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d010      	beq.n	800bc22 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bc00:	7b7a      	ldrb	r2, [r7, #13]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	32ae      	adds	r2, #174	@ 0xae
 800bc06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	6839      	ldr	r1, [r7, #0]
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	4798      	blx	r3
 800bc12:	4603      	mov	r3, r0
 800bc14:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bc16:	e004      	b.n	800bc22 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bc18:	6839      	ldr	r1, [r7, #0]
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f000 fc03 	bl	800c426 <USBD_CtlError>
              break;
 800bc20:	e000      	b.n	800bc24 <USBD_StdEPReq+0x1c8>
              break;
 800bc22:	bf00      	nop
          }
          break;
 800bc24:	e0ab      	b.n	800bd7e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc2c:	b2db      	uxtb	r3, r3
 800bc2e:	2b02      	cmp	r3, #2
 800bc30:	d002      	beq.n	800bc38 <USBD_StdEPReq+0x1dc>
 800bc32:	2b03      	cmp	r3, #3
 800bc34:	d032      	beq.n	800bc9c <USBD_StdEPReq+0x240>
 800bc36:	e097      	b.n	800bd68 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bc38:	7bbb      	ldrb	r3, [r7, #14]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d007      	beq.n	800bc4e <USBD_StdEPReq+0x1f2>
 800bc3e:	7bbb      	ldrb	r3, [r7, #14]
 800bc40:	2b80      	cmp	r3, #128	@ 0x80
 800bc42:	d004      	beq.n	800bc4e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bc44:	6839      	ldr	r1, [r7, #0]
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f000 fbed 	bl	800c426 <USBD_CtlError>
                break;
 800bc4c:	e091      	b.n	800bd72 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	da0b      	bge.n	800bc6e <USBD_StdEPReq+0x212>
 800bc56:	7bbb      	ldrb	r3, [r7, #14]
 800bc58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bc5c:	4613      	mov	r3, r2
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	4413      	add	r3, r2
 800bc62:	009b      	lsls	r3, r3, #2
 800bc64:	3310      	adds	r3, #16
 800bc66:	687a      	ldr	r2, [r7, #4]
 800bc68:	4413      	add	r3, r2
 800bc6a:	3304      	adds	r3, #4
 800bc6c:	e00b      	b.n	800bc86 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bc6e:	7bbb      	ldrb	r3, [r7, #14]
 800bc70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc74:	4613      	mov	r3, r2
 800bc76:	009b      	lsls	r3, r3, #2
 800bc78:	4413      	add	r3, r2
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	4413      	add	r3, r2
 800bc84:	3304      	adds	r3, #4
 800bc86:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	2202      	movs	r2, #2
 800bc92:	4619      	mov	r1, r3
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	f000 fc43 	bl	800c520 <USBD_CtlSendData>
              break;
 800bc9a:	e06a      	b.n	800bd72 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bc9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	da11      	bge.n	800bcc8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bca4:	7bbb      	ldrb	r3, [r7, #14]
 800bca6:	f003 020f 	and.w	r2, r3, #15
 800bcaa:	6879      	ldr	r1, [r7, #4]
 800bcac:	4613      	mov	r3, r2
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	4413      	add	r3, r2
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	440b      	add	r3, r1
 800bcb6:	3324      	adds	r3, #36	@ 0x24
 800bcb8:	881b      	ldrh	r3, [r3, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d117      	bne.n	800bcee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bcbe:	6839      	ldr	r1, [r7, #0]
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f000 fbb0 	bl	800c426 <USBD_CtlError>
                  break;
 800bcc6:	e054      	b.n	800bd72 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bcc8:	7bbb      	ldrb	r3, [r7, #14]
 800bcca:	f003 020f 	and.w	r2, r3, #15
 800bcce:	6879      	ldr	r1, [r7, #4]
 800bcd0:	4613      	mov	r3, r2
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	4413      	add	r3, r2
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	440b      	add	r3, r1
 800bcda:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bcde:	881b      	ldrh	r3, [r3, #0]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d104      	bne.n	800bcee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bce4:	6839      	ldr	r1, [r7, #0]
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f000 fb9d 	bl	800c426 <USBD_CtlError>
                  break;
 800bcec:	e041      	b.n	800bd72 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	da0b      	bge.n	800bd0e <USBD_StdEPReq+0x2b2>
 800bcf6:	7bbb      	ldrb	r3, [r7, #14]
 800bcf8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bcfc:	4613      	mov	r3, r2
 800bcfe:	009b      	lsls	r3, r3, #2
 800bd00:	4413      	add	r3, r2
 800bd02:	009b      	lsls	r3, r3, #2
 800bd04:	3310      	adds	r3, #16
 800bd06:	687a      	ldr	r2, [r7, #4]
 800bd08:	4413      	add	r3, r2
 800bd0a:	3304      	adds	r3, #4
 800bd0c:	e00b      	b.n	800bd26 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bd0e:	7bbb      	ldrb	r3, [r7, #14]
 800bd10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd14:	4613      	mov	r3, r2
 800bd16:	009b      	lsls	r3, r3, #2
 800bd18:	4413      	add	r3, r2
 800bd1a:	009b      	lsls	r3, r3, #2
 800bd1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bd20:	687a      	ldr	r2, [r7, #4]
 800bd22:	4413      	add	r3, r2
 800bd24:	3304      	adds	r3, #4
 800bd26:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bd28:	7bbb      	ldrb	r3, [r7, #14]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d002      	beq.n	800bd34 <USBD_StdEPReq+0x2d8>
 800bd2e:	7bbb      	ldrb	r3, [r7, #14]
 800bd30:	2b80      	cmp	r3, #128	@ 0x80
 800bd32:	d103      	bne.n	800bd3c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	2200      	movs	r2, #0
 800bd38:	601a      	str	r2, [r3, #0]
 800bd3a:	e00e      	b.n	800bd5a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bd3c:	7bbb      	ldrb	r3, [r7, #14]
 800bd3e:	4619      	mov	r1, r3
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f001 f87d 	bl	800ce40 <USBD_LL_IsStallEP>
 800bd46:	4603      	mov	r3, r0
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d003      	beq.n	800bd54 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	2201      	movs	r2, #1
 800bd50:	601a      	str	r2, [r3, #0]
 800bd52:	e002      	b.n	800bd5a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800bd54:	68bb      	ldr	r3, [r7, #8]
 800bd56:	2200      	movs	r2, #0
 800bd58:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2202      	movs	r2, #2
 800bd5e:	4619      	mov	r1, r3
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f000 fbdd 	bl	800c520 <USBD_CtlSendData>
              break;
 800bd66:	e004      	b.n	800bd72 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800bd68:	6839      	ldr	r1, [r7, #0]
 800bd6a:	6878      	ldr	r0, [r7, #4]
 800bd6c:	f000 fb5b 	bl	800c426 <USBD_CtlError>
              break;
 800bd70:	bf00      	nop
          }
          break;
 800bd72:	e004      	b.n	800bd7e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800bd74:	6839      	ldr	r1, [r7, #0]
 800bd76:	6878      	ldr	r0, [r7, #4]
 800bd78:	f000 fb55 	bl	800c426 <USBD_CtlError>
          break;
 800bd7c:	bf00      	nop
      }
      break;
 800bd7e:	e005      	b.n	800bd8c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800bd80:	6839      	ldr	r1, [r7, #0]
 800bd82:	6878      	ldr	r0, [r7, #4]
 800bd84:	f000 fb4f 	bl	800c426 <USBD_CtlError>
      break;
 800bd88:	e000      	b.n	800bd8c <USBD_StdEPReq+0x330>
      break;
 800bd8a:	bf00      	nop
  }

  return ret;
 800bd8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3710      	adds	r7, #16
 800bd92:	46bd      	mov	sp, r7
 800bd94:	bd80      	pop	{r7, pc}
	...

0800bd98 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b084      	sub	sp, #16
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
 800bda0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bda2:	2300      	movs	r3, #0
 800bda4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bda6:	2300      	movs	r3, #0
 800bda8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	885b      	ldrh	r3, [r3, #2]
 800bdb2:	0a1b      	lsrs	r3, r3, #8
 800bdb4:	b29b      	uxth	r3, r3
 800bdb6:	3b01      	subs	r3, #1
 800bdb8:	2b06      	cmp	r3, #6
 800bdba:	f200 8128 	bhi.w	800c00e <USBD_GetDescriptor+0x276>
 800bdbe:	a201      	add	r2, pc, #4	@ (adr r2, 800bdc4 <USBD_GetDescriptor+0x2c>)
 800bdc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc4:	0800bde1 	.word	0x0800bde1
 800bdc8:	0800bdf9 	.word	0x0800bdf9
 800bdcc:	0800be39 	.word	0x0800be39
 800bdd0:	0800c00f 	.word	0x0800c00f
 800bdd4:	0800c00f 	.word	0x0800c00f
 800bdd8:	0800bfaf 	.word	0x0800bfaf
 800bddc:	0800bfdb 	.word	0x0800bfdb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	687a      	ldr	r2, [r7, #4]
 800bdea:	7c12      	ldrb	r2, [r2, #16]
 800bdec:	f107 0108 	add.w	r1, r7, #8
 800bdf0:	4610      	mov	r0, r2
 800bdf2:	4798      	blx	r3
 800bdf4:	60f8      	str	r0, [r7, #12]
      break;
 800bdf6:	e112      	b.n	800c01e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	7c1b      	ldrb	r3, [r3, #16]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d10d      	bne.n	800be1c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be08:	f107 0208 	add.w	r2, r7, #8
 800be0c:	4610      	mov	r0, r2
 800be0e:	4798      	blx	r3
 800be10:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	3301      	adds	r3, #1
 800be16:	2202      	movs	r2, #2
 800be18:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800be1a:	e100      	b.n	800c01e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be24:	f107 0208 	add.w	r2, r7, #8
 800be28:	4610      	mov	r0, r2
 800be2a:	4798      	blx	r3
 800be2c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	3301      	adds	r3, #1
 800be32:	2202      	movs	r2, #2
 800be34:	701a      	strb	r2, [r3, #0]
      break;
 800be36:	e0f2      	b.n	800c01e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	885b      	ldrh	r3, [r3, #2]
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	2b05      	cmp	r3, #5
 800be40:	f200 80ac 	bhi.w	800bf9c <USBD_GetDescriptor+0x204>
 800be44:	a201      	add	r2, pc, #4	@ (adr r2, 800be4c <USBD_GetDescriptor+0xb4>)
 800be46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be4a:	bf00      	nop
 800be4c:	0800be65 	.word	0x0800be65
 800be50:	0800be99 	.word	0x0800be99
 800be54:	0800becd 	.word	0x0800becd
 800be58:	0800bf01 	.word	0x0800bf01
 800be5c:	0800bf35 	.word	0x0800bf35
 800be60:	0800bf69 	.word	0x0800bf69
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d00b      	beq.n	800be88 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	687a      	ldr	r2, [r7, #4]
 800be7a:	7c12      	ldrb	r2, [r2, #16]
 800be7c:	f107 0108 	add.w	r1, r7, #8
 800be80:	4610      	mov	r0, r2
 800be82:	4798      	blx	r3
 800be84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be86:	e091      	b.n	800bfac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be88:	6839      	ldr	r1, [r7, #0]
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 facb 	bl	800c426 <USBD_CtlError>
            err++;
 800be90:	7afb      	ldrb	r3, [r7, #11]
 800be92:	3301      	adds	r3, #1
 800be94:	72fb      	strb	r3, [r7, #11]
          break;
 800be96:	e089      	b.n	800bfac <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800be9e:	689b      	ldr	r3, [r3, #8]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d00b      	beq.n	800bebc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800beaa:	689b      	ldr	r3, [r3, #8]
 800beac:	687a      	ldr	r2, [r7, #4]
 800beae:	7c12      	ldrb	r2, [r2, #16]
 800beb0:	f107 0108 	add.w	r1, r7, #8
 800beb4:	4610      	mov	r0, r2
 800beb6:	4798      	blx	r3
 800beb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800beba:	e077      	b.n	800bfac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bebc:	6839      	ldr	r1, [r7, #0]
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 fab1 	bl	800c426 <USBD_CtlError>
            err++;
 800bec4:	7afb      	ldrb	r3, [r7, #11]
 800bec6:	3301      	adds	r3, #1
 800bec8:	72fb      	strb	r3, [r7, #11]
          break;
 800beca:	e06f      	b.n	800bfac <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bed2:	68db      	ldr	r3, [r3, #12]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d00b      	beq.n	800bef0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	687a      	ldr	r2, [r7, #4]
 800bee2:	7c12      	ldrb	r2, [r2, #16]
 800bee4:	f107 0108 	add.w	r1, r7, #8
 800bee8:	4610      	mov	r0, r2
 800beea:	4798      	blx	r3
 800beec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800beee:	e05d      	b.n	800bfac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bef0:	6839      	ldr	r1, [r7, #0]
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 fa97 	bl	800c426 <USBD_CtlError>
            err++;
 800bef8:	7afb      	ldrb	r3, [r7, #11]
 800befa:	3301      	adds	r3, #1
 800befc:	72fb      	strb	r3, [r7, #11]
          break;
 800befe:	e055      	b.n	800bfac <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf06:	691b      	ldr	r3, [r3, #16]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d00b      	beq.n	800bf24 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf12:	691b      	ldr	r3, [r3, #16]
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	7c12      	ldrb	r2, [r2, #16]
 800bf18:	f107 0108 	add.w	r1, r7, #8
 800bf1c:	4610      	mov	r0, r2
 800bf1e:	4798      	blx	r3
 800bf20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf22:	e043      	b.n	800bfac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf24:	6839      	ldr	r1, [r7, #0]
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f000 fa7d 	bl	800c426 <USBD_CtlError>
            err++;
 800bf2c:	7afb      	ldrb	r3, [r7, #11]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	72fb      	strb	r3, [r7, #11]
          break;
 800bf32:	e03b      	b.n	800bfac <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf3a:	695b      	ldr	r3, [r3, #20]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d00b      	beq.n	800bf58 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf46:	695b      	ldr	r3, [r3, #20]
 800bf48:	687a      	ldr	r2, [r7, #4]
 800bf4a:	7c12      	ldrb	r2, [r2, #16]
 800bf4c:	f107 0108 	add.w	r1, r7, #8
 800bf50:	4610      	mov	r0, r2
 800bf52:	4798      	blx	r3
 800bf54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf56:	e029      	b.n	800bfac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf58:	6839      	ldr	r1, [r7, #0]
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 fa63 	bl	800c426 <USBD_CtlError>
            err++;
 800bf60:	7afb      	ldrb	r3, [r7, #11]
 800bf62:	3301      	adds	r3, #1
 800bf64:	72fb      	strb	r3, [r7, #11]
          break;
 800bf66:	e021      	b.n	800bfac <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf6e:	699b      	ldr	r3, [r3, #24]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d00b      	beq.n	800bf8c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf7a:	699b      	ldr	r3, [r3, #24]
 800bf7c:	687a      	ldr	r2, [r7, #4]
 800bf7e:	7c12      	ldrb	r2, [r2, #16]
 800bf80:	f107 0108 	add.w	r1, r7, #8
 800bf84:	4610      	mov	r0, r2
 800bf86:	4798      	blx	r3
 800bf88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf8a:	e00f      	b.n	800bfac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf8c:	6839      	ldr	r1, [r7, #0]
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f000 fa49 	bl	800c426 <USBD_CtlError>
            err++;
 800bf94:	7afb      	ldrb	r3, [r7, #11]
 800bf96:	3301      	adds	r3, #1
 800bf98:	72fb      	strb	r3, [r7, #11]
          break;
 800bf9a:	e007      	b.n	800bfac <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bf9c:	6839      	ldr	r1, [r7, #0]
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f000 fa41 	bl	800c426 <USBD_CtlError>
          err++;
 800bfa4:	7afb      	ldrb	r3, [r7, #11]
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bfaa:	bf00      	nop
      }
      break;
 800bfac:	e037      	b.n	800c01e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	7c1b      	ldrb	r3, [r3, #16]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d109      	bne.n	800bfca <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfbe:	f107 0208 	add.w	r2, r7, #8
 800bfc2:	4610      	mov	r0, r2
 800bfc4:	4798      	blx	r3
 800bfc6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bfc8:	e029      	b.n	800c01e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bfca:	6839      	ldr	r1, [r7, #0]
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f000 fa2a 	bl	800c426 <USBD_CtlError>
        err++;
 800bfd2:	7afb      	ldrb	r3, [r7, #11]
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	72fb      	strb	r3, [r7, #11]
      break;
 800bfd8:	e021      	b.n	800c01e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	7c1b      	ldrb	r3, [r3, #16]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d10d      	bne.n	800bffe <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfea:	f107 0208 	add.w	r2, r7, #8
 800bfee:	4610      	mov	r0, r2
 800bff0:	4798      	blx	r3
 800bff2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	3301      	adds	r3, #1
 800bff8:	2207      	movs	r2, #7
 800bffa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bffc:	e00f      	b.n	800c01e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bffe:	6839      	ldr	r1, [r7, #0]
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f000 fa10 	bl	800c426 <USBD_CtlError>
        err++;
 800c006:	7afb      	ldrb	r3, [r7, #11]
 800c008:	3301      	adds	r3, #1
 800c00a:	72fb      	strb	r3, [r7, #11]
      break;
 800c00c:	e007      	b.n	800c01e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c00e:	6839      	ldr	r1, [r7, #0]
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f000 fa08 	bl	800c426 <USBD_CtlError>
      err++;
 800c016:	7afb      	ldrb	r3, [r7, #11]
 800c018:	3301      	adds	r3, #1
 800c01a:	72fb      	strb	r3, [r7, #11]
      break;
 800c01c:	bf00      	nop
  }

  if (err != 0U)
 800c01e:	7afb      	ldrb	r3, [r7, #11]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d11e      	bne.n	800c062 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	88db      	ldrh	r3, [r3, #6]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d016      	beq.n	800c05a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c02c:	893b      	ldrh	r3, [r7, #8]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d00e      	beq.n	800c050 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	88da      	ldrh	r2, [r3, #6]
 800c036:	893b      	ldrh	r3, [r7, #8]
 800c038:	4293      	cmp	r3, r2
 800c03a:	bf28      	it	cs
 800c03c:	4613      	movcs	r3, r2
 800c03e:	b29b      	uxth	r3, r3
 800c040:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c042:	893b      	ldrh	r3, [r7, #8]
 800c044:	461a      	mov	r2, r3
 800c046:	68f9      	ldr	r1, [r7, #12]
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f000 fa69 	bl	800c520 <USBD_CtlSendData>
 800c04e:	e009      	b.n	800c064 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c050:	6839      	ldr	r1, [r7, #0]
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f000 f9e7 	bl	800c426 <USBD_CtlError>
 800c058:	e004      	b.n	800c064 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f000 faba 	bl	800c5d4 <USBD_CtlSendStatus>
 800c060:	e000      	b.n	800c064 <USBD_GetDescriptor+0x2cc>
    return;
 800c062:	bf00      	nop
  }
}
 800c064:	3710      	adds	r7, #16
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop

0800c06c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b084      	sub	sp, #16
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
 800c074:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c076:	683b      	ldr	r3, [r7, #0]
 800c078:	889b      	ldrh	r3, [r3, #4]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d131      	bne.n	800c0e2 <USBD_SetAddress+0x76>
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	88db      	ldrh	r3, [r3, #6]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d12d      	bne.n	800c0e2 <USBD_SetAddress+0x76>
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	885b      	ldrh	r3, [r3, #2]
 800c08a:	2b7f      	cmp	r3, #127	@ 0x7f
 800c08c:	d829      	bhi.n	800c0e2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	885b      	ldrh	r3, [r3, #2]
 800c092:	b2db      	uxtb	r3, r3
 800c094:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c098:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0a0:	b2db      	uxtb	r3, r3
 800c0a2:	2b03      	cmp	r3, #3
 800c0a4:	d104      	bne.n	800c0b0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c0a6:	6839      	ldr	r1, [r7, #0]
 800c0a8:	6878      	ldr	r0, [r7, #4]
 800c0aa:	f000 f9bc 	bl	800c426 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0ae:	e01d      	b.n	800c0ec <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	7bfa      	ldrb	r2, [r7, #15]
 800c0b4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c0b8:	7bfb      	ldrb	r3, [r7, #15]
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	6878      	ldr	r0, [r7, #4]
 800c0be:	f000 feeb 	bl	800ce98 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c0c2:	6878      	ldr	r0, [r7, #4]
 800c0c4:	f000 fa86 	bl	800c5d4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c0c8:	7bfb      	ldrb	r3, [r7, #15]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d004      	beq.n	800c0d8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2202      	movs	r2, #2
 800c0d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0d6:	e009      	b.n	800c0ec <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2201      	movs	r2, #1
 800c0dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0e0:	e004      	b.n	800c0ec <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c0e2:	6839      	ldr	r1, [r7, #0]
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f000 f99e 	bl	800c426 <USBD_CtlError>
  }
}
 800c0ea:	bf00      	nop
 800c0ec:	bf00      	nop
 800c0ee:	3710      	adds	r7, #16
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}

0800c0f4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b084      	sub	sp, #16
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c0fe:	2300      	movs	r3, #0
 800c100:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	885b      	ldrh	r3, [r3, #2]
 800c106:	b2da      	uxtb	r2, r3
 800c108:	4b4e      	ldr	r3, [pc, #312]	@ (800c244 <USBD_SetConfig+0x150>)
 800c10a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c10c:	4b4d      	ldr	r3, [pc, #308]	@ (800c244 <USBD_SetConfig+0x150>)
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	2b01      	cmp	r3, #1
 800c112:	d905      	bls.n	800c120 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c114:	6839      	ldr	r1, [r7, #0]
 800c116:	6878      	ldr	r0, [r7, #4]
 800c118:	f000 f985 	bl	800c426 <USBD_CtlError>
    return USBD_FAIL;
 800c11c:	2303      	movs	r3, #3
 800c11e:	e08c      	b.n	800c23a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c126:	b2db      	uxtb	r3, r3
 800c128:	2b02      	cmp	r3, #2
 800c12a:	d002      	beq.n	800c132 <USBD_SetConfig+0x3e>
 800c12c:	2b03      	cmp	r3, #3
 800c12e:	d029      	beq.n	800c184 <USBD_SetConfig+0x90>
 800c130:	e075      	b.n	800c21e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c132:	4b44      	ldr	r3, [pc, #272]	@ (800c244 <USBD_SetConfig+0x150>)
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d020      	beq.n	800c17c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c13a:	4b42      	ldr	r3, [pc, #264]	@ (800c244 <USBD_SetConfig+0x150>)
 800c13c:	781b      	ldrb	r3, [r3, #0]
 800c13e:	461a      	mov	r2, r3
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c144:	4b3f      	ldr	r3, [pc, #252]	@ (800c244 <USBD_SetConfig+0x150>)
 800c146:	781b      	ldrb	r3, [r3, #0]
 800c148:	4619      	mov	r1, r3
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f7fe ffe3 	bl	800b116 <USBD_SetClassConfig>
 800c150:	4603      	mov	r3, r0
 800c152:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c154:	7bfb      	ldrb	r3, [r7, #15]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d008      	beq.n	800c16c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c15a:	6839      	ldr	r1, [r7, #0]
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f000 f962 	bl	800c426 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2202      	movs	r2, #2
 800c166:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c16a:	e065      	b.n	800c238 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f000 fa31 	bl	800c5d4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2203      	movs	r2, #3
 800c176:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c17a:	e05d      	b.n	800c238 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	f000 fa29 	bl	800c5d4 <USBD_CtlSendStatus>
      break;
 800c182:	e059      	b.n	800c238 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c184:	4b2f      	ldr	r3, [pc, #188]	@ (800c244 <USBD_SetConfig+0x150>)
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d112      	bne.n	800c1b2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2202      	movs	r2, #2
 800c190:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c194:	4b2b      	ldr	r3, [pc, #172]	@ (800c244 <USBD_SetConfig+0x150>)
 800c196:	781b      	ldrb	r3, [r3, #0]
 800c198:	461a      	mov	r2, r3
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c19e:	4b29      	ldr	r3, [pc, #164]	@ (800c244 <USBD_SetConfig+0x150>)
 800c1a0:	781b      	ldrb	r3, [r3, #0]
 800c1a2:	4619      	mov	r1, r3
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f7fe ffd2 	bl	800b14e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c1aa:	6878      	ldr	r0, [r7, #4]
 800c1ac:	f000 fa12 	bl	800c5d4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c1b0:	e042      	b.n	800c238 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c1b2:	4b24      	ldr	r3, [pc, #144]	@ (800c244 <USBD_SetConfig+0x150>)
 800c1b4:	781b      	ldrb	r3, [r3, #0]
 800c1b6:	461a      	mov	r2, r3
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d02a      	beq.n	800c216 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	685b      	ldr	r3, [r3, #4]
 800c1c4:	b2db      	uxtb	r3, r3
 800c1c6:	4619      	mov	r1, r3
 800c1c8:	6878      	ldr	r0, [r7, #4]
 800c1ca:	f7fe ffc0 	bl	800b14e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c1ce:	4b1d      	ldr	r3, [pc, #116]	@ (800c244 <USBD_SetConfig+0x150>)
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c1d8:	4b1a      	ldr	r3, [pc, #104]	@ (800c244 <USBD_SetConfig+0x150>)
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	4619      	mov	r1, r3
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f7fe ff99 	bl	800b116 <USBD_SetClassConfig>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c1e8:	7bfb      	ldrb	r3, [r7, #15]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00f      	beq.n	800c20e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c1ee:	6839      	ldr	r1, [r7, #0]
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 f918 	bl	800c426 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	685b      	ldr	r3, [r3, #4]
 800c1fa:	b2db      	uxtb	r3, r3
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f7fe ffa5 	bl	800b14e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2202      	movs	r2, #2
 800c208:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c20c:	e014      	b.n	800c238 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 f9e0 	bl	800c5d4 <USBD_CtlSendStatus>
      break;
 800c214:	e010      	b.n	800c238 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	f000 f9dc 	bl	800c5d4 <USBD_CtlSendStatus>
      break;
 800c21c:	e00c      	b.n	800c238 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c21e:	6839      	ldr	r1, [r7, #0]
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f000 f900 	bl	800c426 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c226:	4b07      	ldr	r3, [pc, #28]	@ (800c244 <USBD_SetConfig+0x150>)
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	4619      	mov	r1, r3
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f7fe ff8e 	bl	800b14e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c232:	2303      	movs	r3, #3
 800c234:	73fb      	strb	r3, [r7, #15]
      break;
 800c236:	bf00      	nop
  }

  return ret;
 800c238:	7bfb      	ldrb	r3, [r7, #15]
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3710      	adds	r7, #16
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
 800c242:	bf00      	nop
 800c244:	200005a4 	.word	0x200005a4

0800c248 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b082      	sub	sp, #8
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
 800c250:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	88db      	ldrh	r3, [r3, #6]
 800c256:	2b01      	cmp	r3, #1
 800c258:	d004      	beq.n	800c264 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c25a:	6839      	ldr	r1, [r7, #0]
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f000 f8e2 	bl	800c426 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c262:	e023      	b.n	800c2ac <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c26a:	b2db      	uxtb	r3, r3
 800c26c:	2b02      	cmp	r3, #2
 800c26e:	dc02      	bgt.n	800c276 <USBD_GetConfig+0x2e>
 800c270:	2b00      	cmp	r3, #0
 800c272:	dc03      	bgt.n	800c27c <USBD_GetConfig+0x34>
 800c274:	e015      	b.n	800c2a2 <USBD_GetConfig+0x5a>
 800c276:	2b03      	cmp	r3, #3
 800c278:	d00b      	beq.n	800c292 <USBD_GetConfig+0x4a>
 800c27a:	e012      	b.n	800c2a2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2200      	movs	r2, #0
 800c280:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	3308      	adds	r3, #8
 800c286:	2201      	movs	r2, #1
 800c288:	4619      	mov	r1, r3
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f000 f948 	bl	800c520 <USBD_CtlSendData>
        break;
 800c290:	e00c      	b.n	800c2ac <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	3304      	adds	r3, #4
 800c296:	2201      	movs	r2, #1
 800c298:	4619      	mov	r1, r3
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f000 f940 	bl	800c520 <USBD_CtlSendData>
        break;
 800c2a0:	e004      	b.n	800c2ac <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c2a2:	6839      	ldr	r1, [r7, #0]
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 f8be 	bl	800c426 <USBD_CtlError>
        break;
 800c2aa:	bf00      	nop
}
 800c2ac:	bf00      	nop
 800c2ae:	3708      	adds	r7, #8
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}

0800c2b4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b082      	sub	sp, #8
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
 800c2bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2c4:	b2db      	uxtb	r3, r3
 800c2c6:	3b01      	subs	r3, #1
 800c2c8:	2b02      	cmp	r3, #2
 800c2ca:	d81e      	bhi.n	800c30a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	88db      	ldrh	r3, [r3, #6]
 800c2d0:	2b02      	cmp	r3, #2
 800c2d2:	d004      	beq.n	800c2de <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c2d4:	6839      	ldr	r1, [r7, #0]
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f000 f8a5 	bl	800c426 <USBD_CtlError>
        break;
 800c2dc:	e01a      	b.n	800c314 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2201      	movs	r2, #1
 800c2e2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d005      	beq.n	800c2fa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	68db      	ldr	r3, [r3, #12]
 800c2f2:	f043 0202 	orr.w	r2, r3, #2
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	330c      	adds	r3, #12
 800c2fe:	2202      	movs	r2, #2
 800c300:	4619      	mov	r1, r3
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f000 f90c 	bl	800c520 <USBD_CtlSendData>
      break;
 800c308:	e004      	b.n	800c314 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c30a:	6839      	ldr	r1, [r7, #0]
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f000 f88a 	bl	800c426 <USBD_CtlError>
      break;
 800c312:	bf00      	nop
  }
}
 800c314:	bf00      	nop
 800c316:	3708      	adds	r7, #8
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b082      	sub	sp, #8
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
 800c324:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	885b      	ldrh	r3, [r3, #2]
 800c32a:	2b01      	cmp	r3, #1
 800c32c:	d107      	bne.n	800c33e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2201      	movs	r2, #1
 800c332:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f000 f94c 	bl	800c5d4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c33c:	e013      	b.n	800c366 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	885b      	ldrh	r3, [r3, #2]
 800c342:	2b02      	cmp	r3, #2
 800c344:	d10b      	bne.n	800c35e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	889b      	ldrh	r3, [r3, #4]
 800c34a:	0a1b      	lsrs	r3, r3, #8
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	b2da      	uxtb	r2, r3
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f000 f93c 	bl	800c5d4 <USBD_CtlSendStatus>
}
 800c35c:	e003      	b.n	800c366 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c35e:	6839      	ldr	r1, [r7, #0]
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 f860 	bl	800c426 <USBD_CtlError>
}
 800c366:	bf00      	nop
 800c368:	3708      	adds	r7, #8
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c36e:	b580      	push	{r7, lr}
 800c370:	b082      	sub	sp, #8
 800c372:	af00      	add	r7, sp, #0
 800c374:	6078      	str	r0, [r7, #4]
 800c376:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c37e:	b2db      	uxtb	r3, r3
 800c380:	3b01      	subs	r3, #1
 800c382:	2b02      	cmp	r3, #2
 800c384:	d80b      	bhi.n	800c39e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	885b      	ldrh	r3, [r3, #2]
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d10c      	bne.n	800c3a8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2200      	movs	r2, #0
 800c392:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c396:	6878      	ldr	r0, [r7, #4]
 800c398:	f000 f91c 	bl	800c5d4 <USBD_CtlSendStatus>
      }
      break;
 800c39c:	e004      	b.n	800c3a8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c39e:	6839      	ldr	r1, [r7, #0]
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f000 f840 	bl	800c426 <USBD_CtlError>
      break;
 800c3a6:	e000      	b.n	800c3aa <USBD_ClrFeature+0x3c>
      break;
 800c3a8:	bf00      	nop
  }
}
 800c3aa:	bf00      	nop
 800c3ac:	3708      	adds	r7, #8
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	bd80      	pop	{r7, pc}

0800c3b2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c3b2:	b580      	push	{r7, lr}
 800c3b4:	b084      	sub	sp, #16
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	6078      	str	r0, [r7, #4]
 800c3ba:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	781a      	ldrb	r2, [r3, #0]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	3301      	adds	r3, #1
 800c3cc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	781a      	ldrb	r2, [r3, #0]
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	3301      	adds	r3, #1
 800c3da:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c3dc:	68f8      	ldr	r0, [r7, #12]
 800c3de:	f7ff fa40 	bl	800b862 <SWAPBYTE>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	461a      	mov	r2, r3
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	3301      	adds	r3, #1
 800c3ee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c3f6:	68f8      	ldr	r0, [r7, #12]
 800c3f8:	f7ff fa33 	bl	800b862 <SWAPBYTE>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	461a      	mov	r2, r3
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	3301      	adds	r3, #1
 800c408:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	3301      	adds	r3, #1
 800c40e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c410:	68f8      	ldr	r0, [r7, #12]
 800c412:	f7ff fa26 	bl	800b862 <SWAPBYTE>
 800c416:	4603      	mov	r3, r0
 800c418:	461a      	mov	r2, r3
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	80da      	strh	r2, [r3, #6]
}
 800c41e:	bf00      	nop
 800c420:	3710      	adds	r7, #16
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}

0800c426 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c426:	b580      	push	{r7, lr}
 800c428:	b082      	sub	sp, #8
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
 800c42e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c430:	2180      	movs	r1, #128	@ 0x80
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f000 fcc6 	bl	800cdc4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c438:	2100      	movs	r1, #0
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	f000 fcc2 	bl	800cdc4 <USBD_LL_StallEP>
}
 800c440:	bf00      	nop
 800c442:	3708      	adds	r7, #8
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b086      	sub	sp, #24
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	60f8      	str	r0, [r7, #12]
 800c450:	60b9      	str	r1, [r7, #8]
 800c452:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c454:	2300      	movs	r3, #0
 800c456:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d042      	beq.n	800c4e4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c462:	6938      	ldr	r0, [r7, #16]
 800c464:	f000 f842 	bl	800c4ec <USBD_GetLen>
 800c468:	4603      	mov	r3, r0
 800c46a:	3301      	adds	r3, #1
 800c46c:	005b      	lsls	r3, r3, #1
 800c46e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c472:	d808      	bhi.n	800c486 <USBD_GetString+0x3e>
 800c474:	6938      	ldr	r0, [r7, #16]
 800c476:	f000 f839 	bl	800c4ec <USBD_GetLen>
 800c47a:	4603      	mov	r3, r0
 800c47c:	3301      	adds	r3, #1
 800c47e:	b29b      	uxth	r3, r3
 800c480:	005b      	lsls	r3, r3, #1
 800c482:	b29a      	uxth	r2, r3
 800c484:	e001      	b.n	800c48a <USBD_GetString+0x42>
 800c486:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c48e:	7dfb      	ldrb	r3, [r7, #23]
 800c490:	68ba      	ldr	r2, [r7, #8]
 800c492:	4413      	add	r3, r2
 800c494:	687a      	ldr	r2, [r7, #4]
 800c496:	7812      	ldrb	r2, [r2, #0]
 800c498:	701a      	strb	r2, [r3, #0]
  idx++;
 800c49a:	7dfb      	ldrb	r3, [r7, #23]
 800c49c:	3301      	adds	r3, #1
 800c49e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c4a0:	7dfb      	ldrb	r3, [r7, #23]
 800c4a2:	68ba      	ldr	r2, [r7, #8]
 800c4a4:	4413      	add	r3, r2
 800c4a6:	2203      	movs	r2, #3
 800c4a8:	701a      	strb	r2, [r3, #0]
  idx++;
 800c4aa:	7dfb      	ldrb	r3, [r7, #23]
 800c4ac:	3301      	adds	r3, #1
 800c4ae:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c4b0:	e013      	b.n	800c4da <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c4b2:	7dfb      	ldrb	r3, [r7, #23]
 800c4b4:	68ba      	ldr	r2, [r7, #8]
 800c4b6:	4413      	add	r3, r2
 800c4b8:	693a      	ldr	r2, [r7, #16]
 800c4ba:	7812      	ldrb	r2, [r2, #0]
 800c4bc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	3301      	adds	r3, #1
 800c4c2:	613b      	str	r3, [r7, #16]
    idx++;
 800c4c4:	7dfb      	ldrb	r3, [r7, #23]
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c4ca:	7dfb      	ldrb	r3, [r7, #23]
 800c4cc:	68ba      	ldr	r2, [r7, #8]
 800c4ce:	4413      	add	r3, r2
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	701a      	strb	r2, [r3, #0]
    idx++;
 800c4d4:	7dfb      	ldrb	r3, [r7, #23]
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d1e7      	bne.n	800c4b2 <USBD_GetString+0x6a>
 800c4e2:	e000      	b.n	800c4e6 <USBD_GetString+0x9e>
    return;
 800c4e4:	bf00      	nop
  }
}
 800c4e6:	3718      	adds	r7, #24
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	bd80      	pop	{r7, pc}

0800c4ec <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c4ec:	b480      	push	{r7}
 800c4ee:	b085      	sub	sp, #20
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c4fc:	e005      	b.n	800c50a <USBD_GetLen+0x1e>
  {
    len++;
 800c4fe:	7bfb      	ldrb	r3, [r7, #15]
 800c500:	3301      	adds	r3, #1
 800c502:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	3301      	adds	r3, #1
 800c508:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	781b      	ldrb	r3, [r3, #0]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d1f5      	bne.n	800c4fe <USBD_GetLen+0x12>
  }

  return len;
 800c512:	7bfb      	ldrb	r3, [r7, #15]
}
 800c514:	4618      	mov	r0, r3
 800c516:	3714      	adds	r7, #20
 800c518:	46bd      	mov	sp, r7
 800c51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51e:	4770      	bx	lr

0800c520 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b084      	sub	sp, #16
 800c524:	af00      	add	r7, sp, #0
 800c526:	60f8      	str	r0, [r7, #12]
 800c528:	60b9      	str	r1, [r7, #8]
 800c52a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	2202      	movs	r2, #2
 800c530:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	68ba      	ldr	r2, [r7, #8]
 800c544:	2100      	movs	r1, #0
 800c546:	68f8      	ldr	r0, [r7, #12]
 800c548:	f000 fcc5 	bl	800ced6 <USBD_LL_Transmit>

  return USBD_OK;
 800c54c:	2300      	movs	r3, #0
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3710      	adds	r7, #16
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}

0800c556 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c556:	b580      	push	{r7, lr}
 800c558:	b084      	sub	sp, #16
 800c55a:	af00      	add	r7, sp, #0
 800c55c:	60f8      	str	r0, [r7, #12]
 800c55e:	60b9      	str	r1, [r7, #8]
 800c560:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	68ba      	ldr	r2, [r7, #8]
 800c566:	2100      	movs	r1, #0
 800c568:	68f8      	ldr	r0, [r7, #12]
 800c56a:	f000 fcb4 	bl	800ced6 <USBD_LL_Transmit>

  return USBD_OK;
 800c56e:	2300      	movs	r3, #0
}
 800c570:	4618      	mov	r0, r3
 800c572:	3710      	adds	r7, #16
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}

0800c578 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b084      	sub	sp, #16
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	60f8      	str	r0, [r7, #12]
 800c580:	60b9      	str	r1, [r7, #8]
 800c582:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	2203      	movs	r2, #3
 800c588:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	687a      	ldr	r2, [r7, #4]
 800c590:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	687a      	ldr	r2, [r7, #4]
 800c598:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	68ba      	ldr	r2, [r7, #8]
 800c5a0:	2100      	movs	r1, #0
 800c5a2:	68f8      	ldr	r0, [r7, #12]
 800c5a4:	f000 fcb8 	bl	800cf18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c5a8:	2300      	movs	r3, #0
}
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	3710      	adds	r7, #16
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}

0800c5b2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c5b2:	b580      	push	{r7, lr}
 800c5b4:	b084      	sub	sp, #16
 800c5b6:	af00      	add	r7, sp, #0
 800c5b8:	60f8      	str	r0, [r7, #12]
 800c5ba:	60b9      	str	r1, [r7, #8]
 800c5bc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	68ba      	ldr	r2, [r7, #8]
 800c5c2:	2100      	movs	r1, #0
 800c5c4:	68f8      	ldr	r0, [r7, #12]
 800c5c6:	f000 fca7 	bl	800cf18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c5ca:	2300      	movs	r3, #0
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3710      	adds	r7, #16
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b082      	sub	sp, #8
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2204      	movs	r2, #4
 800c5e0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	2100      	movs	r1, #0
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f000 fc73 	bl	800ced6 <USBD_LL_Transmit>

  return USBD_OK;
 800c5f0:	2300      	movs	r3, #0
}
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	3708      	adds	r7, #8
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	bd80      	pop	{r7, pc}

0800c5fa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c5fa:	b580      	push	{r7, lr}
 800c5fc:	b082      	sub	sp, #8
 800c5fe:	af00      	add	r7, sp, #0
 800c600:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2205      	movs	r2, #5
 800c606:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c60a:	2300      	movs	r3, #0
 800c60c:	2200      	movs	r2, #0
 800c60e:	2100      	movs	r1, #0
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f000 fc81 	bl	800cf18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c616:	2300      	movs	r3, #0
}
 800c618:	4618      	mov	r0, r3
 800c61a:	3708      	adds	r7, #8
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bd80      	pop	{r7, pc}

0800c620 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c624:	2200      	movs	r2, #0
 800c626:	4912      	ldr	r1, [pc, #72]	@ (800c670 <MX_USB_DEVICE_Init+0x50>)
 800c628:	4812      	ldr	r0, [pc, #72]	@ (800c674 <MX_USB_DEVICE_Init+0x54>)
 800c62a:	f7fe fcf7 	bl	800b01c <USBD_Init>
 800c62e:	4603      	mov	r3, r0
 800c630:	2b00      	cmp	r3, #0
 800c632:	d001      	beq.n	800c638 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c634:	f7f6 fbfc 	bl	8002e30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c638:	490f      	ldr	r1, [pc, #60]	@ (800c678 <MX_USB_DEVICE_Init+0x58>)
 800c63a:	480e      	ldr	r0, [pc, #56]	@ (800c674 <MX_USB_DEVICE_Init+0x54>)
 800c63c:	f7fe fd1e 	bl	800b07c <USBD_RegisterClass>
 800c640:	4603      	mov	r3, r0
 800c642:	2b00      	cmp	r3, #0
 800c644:	d001      	beq.n	800c64a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c646:	f7f6 fbf3 	bl	8002e30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c64a:	490c      	ldr	r1, [pc, #48]	@ (800c67c <MX_USB_DEVICE_Init+0x5c>)
 800c64c:	4809      	ldr	r0, [pc, #36]	@ (800c674 <MX_USB_DEVICE_Init+0x54>)
 800c64e:	f7fe fc55 	bl	800aefc <USBD_CDC_RegisterInterface>
 800c652:	4603      	mov	r3, r0
 800c654:	2b00      	cmp	r3, #0
 800c656:	d001      	beq.n	800c65c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c658:	f7f6 fbea 	bl	8002e30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c65c:	4805      	ldr	r0, [pc, #20]	@ (800c674 <MX_USB_DEVICE_Init+0x54>)
 800c65e:	f7fe fd43 	bl	800b0e8 <USBD_Start>
 800c662:	4603      	mov	r3, r0
 800c664:	2b00      	cmp	r3, #0
 800c666:	d001      	beq.n	800c66c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c668:	f7f6 fbe2 	bl	8002e30 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c66c:	bf00      	nop
 800c66e:	bd80      	pop	{r7, pc}
 800c670:	200000c4 	.word	0x200000c4
 800c674:	200005a8 	.word	0x200005a8
 800c678:	20000030 	.word	0x20000030
 800c67c:	200000b0 	.word	0x200000b0

0800c680 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c684:	2200      	movs	r2, #0
 800c686:	4905      	ldr	r1, [pc, #20]	@ (800c69c <CDC_Init_FS+0x1c>)
 800c688:	4805      	ldr	r0, [pc, #20]	@ (800c6a0 <CDC_Init_FS+0x20>)
 800c68a:	f7fe fc51 	bl	800af30 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c68e:	4905      	ldr	r1, [pc, #20]	@ (800c6a4 <CDC_Init_FS+0x24>)
 800c690:	4803      	ldr	r0, [pc, #12]	@ (800c6a0 <CDC_Init_FS+0x20>)
 800c692:	f7fe fc6f 	bl	800af74 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c696:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c698:	4618      	mov	r0, r3
 800c69a:	bd80      	pop	{r7, pc}
 800c69c:	20001084 	.word	0x20001084
 800c6a0:	200005a8 	.word	0x200005a8
 800c6a4:	20000884 	.word	0x20000884

0800c6a8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c6ac:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b6:	4770      	bx	lr

0800c6b8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b083      	sub	sp, #12
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	4603      	mov	r3, r0
 800c6c0:	6039      	str	r1, [r7, #0]
 800c6c2:	71fb      	strb	r3, [r7, #7]
 800c6c4:	4613      	mov	r3, r2
 800c6c6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c6c8:	79fb      	ldrb	r3, [r7, #7]
 800c6ca:	2b23      	cmp	r3, #35	@ 0x23
 800c6cc:	d84a      	bhi.n	800c764 <CDC_Control_FS+0xac>
 800c6ce:	a201      	add	r2, pc, #4	@ (adr r2, 800c6d4 <CDC_Control_FS+0x1c>)
 800c6d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6d4:	0800c765 	.word	0x0800c765
 800c6d8:	0800c765 	.word	0x0800c765
 800c6dc:	0800c765 	.word	0x0800c765
 800c6e0:	0800c765 	.word	0x0800c765
 800c6e4:	0800c765 	.word	0x0800c765
 800c6e8:	0800c765 	.word	0x0800c765
 800c6ec:	0800c765 	.word	0x0800c765
 800c6f0:	0800c765 	.word	0x0800c765
 800c6f4:	0800c765 	.word	0x0800c765
 800c6f8:	0800c765 	.word	0x0800c765
 800c6fc:	0800c765 	.word	0x0800c765
 800c700:	0800c765 	.word	0x0800c765
 800c704:	0800c765 	.word	0x0800c765
 800c708:	0800c765 	.word	0x0800c765
 800c70c:	0800c765 	.word	0x0800c765
 800c710:	0800c765 	.word	0x0800c765
 800c714:	0800c765 	.word	0x0800c765
 800c718:	0800c765 	.word	0x0800c765
 800c71c:	0800c765 	.word	0x0800c765
 800c720:	0800c765 	.word	0x0800c765
 800c724:	0800c765 	.word	0x0800c765
 800c728:	0800c765 	.word	0x0800c765
 800c72c:	0800c765 	.word	0x0800c765
 800c730:	0800c765 	.word	0x0800c765
 800c734:	0800c765 	.word	0x0800c765
 800c738:	0800c765 	.word	0x0800c765
 800c73c:	0800c765 	.word	0x0800c765
 800c740:	0800c765 	.word	0x0800c765
 800c744:	0800c765 	.word	0x0800c765
 800c748:	0800c765 	.word	0x0800c765
 800c74c:	0800c765 	.word	0x0800c765
 800c750:	0800c765 	.word	0x0800c765
 800c754:	0800c765 	.word	0x0800c765
 800c758:	0800c765 	.word	0x0800c765
 800c75c:	0800c765 	.word	0x0800c765
 800c760:	0800c765 	.word	0x0800c765
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c764:	bf00      	nop
  }

  return (USBD_OK);
 800c766:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c768:	4618      	mov	r0, r3
 800c76a:	370c      	adds	r7, #12
 800c76c:	46bd      	mov	sp, r7
 800c76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c772:	4770      	bx	lr

0800c774 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b082      	sub	sp, #8
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c77e:	6879      	ldr	r1, [r7, #4]
 800c780:	4805      	ldr	r0, [pc, #20]	@ (800c798 <CDC_Receive_FS+0x24>)
 800c782:	f7fe fbf7 	bl	800af74 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c786:	4804      	ldr	r0, [pc, #16]	@ (800c798 <CDC_Receive_FS+0x24>)
 800c788:	f7fe fc12 	bl	800afb0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c78c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3708      	adds	r7, #8
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
 800c796:	bf00      	nop
 800c798:	200005a8 	.word	0x200005a8

0800c79c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b087      	sub	sp, #28
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	60f8      	str	r0, [r7, #12]
 800c7a4:	60b9      	str	r1, [r7, #8]
 800c7a6:	4613      	mov	r3, r2
 800c7a8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c7ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	371c      	adds	r7, #28
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7bc:	4770      	bx	lr
	...

0800c7c0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b083      	sub	sp, #12
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	6039      	str	r1, [r7, #0]
 800c7ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	2212      	movs	r2, #18
 800c7d0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c7d2:	4b03      	ldr	r3, [pc, #12]	@ (800c7e0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	370c      	adds	r7, #12
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr
 800c7e0:	200000e0 	.word	0x200000e0

0800c7e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b083      	sub	sp, #12
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	6039      	str	r1, [r7, #0]
 800c7ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	2204      	movs	r2, #4
 800c7f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c7f6:	4b03      	ldr	r3, [pc, #12]	@ (800c804 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	370c      	adds	r7, #12
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c802:	4770      	bx	lr
 800c804:	200000f4 	.word	0x200000f4

0800c808 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b082      	sub	sp, #8
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	4603      	mov	r3, r0
 800c810:	6039      	str	r1, [r7, #0]
 800c812:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c814:	79fb      	ldrb	r3, [r7, #7]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d105      	bne.n	800c826 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c81a:	683a      	ldr	r2, [r7, #0]
 800c81c:	4907      	ldr	r1, [pc, #28]	@ (800c83c <USBD_FS_ProductStrDescriptor+0x34>)
 800c81e:	4808      	ldr	r0, [pc, #32]	@ (800c840 <USBD_FS_ProductStrDescriptor+0x38>)
 800c820:	f7ff fe12 	bl	800c448 <USBD_GetString>
 800c824:	e004      	b.n	800c830 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c826:	683a      	ldr	r2, [r7, #0]
 800c828:	4904      	ldr	r1, [pc, #16]	@ (800c83c <USBD_FS_ProductStrDescriptor+0x34>)
 800c82a:	4805      	ldr	r0, [pc, #20]	@ (800c840 <USBD_FS_ProductStrDescriptor+0x38>)
 800c82c:	f7ff fe0c 	bl	800c448 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c830:	4b02      	ldr	r3, [pc, #8]	@ (800c83c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c832:	4618      	mov	r0, r3
 800c834:	3708      	adds	r7, #8
 800c836:	46bd      	mov	sp, r7
 800c838:	bd80      	pop	{r7, pc}
 800c83a:	bf00      	nop
 800c83c:	20001884 	.word	0x20001884
 800c840:	080101d8 	.word	0x080101d8

0800c844 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b082      	sub	sp, #8
 800c848:	af00      	add	r7, sp, #0
 800c84a:	4603      	mov	r3, r0
 800c84c:	6039      	str	r1, [r7, #0]
 800c84e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c850:	683a      	ldr	r2, [r7, #0]
 800c852:	4904      	ldr	r1, [pc, #16]	@ (800c864 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c854:	4804      	ldr	r0, [pc, #16]	@ (800c868 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c856:	f7ff fdf7 	bl	800c448 <USBD_GetString>
  return USBD_StrDesc;
 800c85a:	4b02      	ldr	r3, [pc, #8]	@ (800c864 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3708      	adds	r7, #8
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}
 800c864:	20001884 	.word	0x20001884
 800c868:	080101f0 	.word	0x080101f0

0800c86c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b082      	sub	sp, #8
 800c870:	af00      	add	r7, sp, #0
 800c872:	4603      	mov	r3, r0
 800c874:	6039      	str	r1, [r7, #0]
 800c876:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	221a      	movs	r2, #26
 800c87c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c87e:	f000 f843 	bl	800c908 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c882:	4b02      	ldr	r3, [pc, #8]	@ (800c88c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c884:	4618      	mov	r0, r3
 800c886:	3708      	adds	r7, #8
 800c888:	46bd      	mov	sp, r7
 800c88a:	bd80      	pop	{r7, pc}
 800c88c:	200000f8 	.word	0x200000f8

0800c890 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b082      	sub	sp, #8
 800c894:	af00      	add	r7, sp, #0
 800c896:	4603      	mov	r3, r0
 800c898:	6039      	str	r1, [r7, #0]
 800c89a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c89c:	79fb      	ldrb	r3, [r7, #7]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d105      	bne.n	800c8ae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c8a2:	683a      	ldr	r2, [r7, #0]
 800c8a4:	4907      	ldr	r1, [pc, #28]	@ (800c8c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c8a6:	4808      	ldr	r0, [pc, #32]	@ (800c8c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c8a8:	f7ff fdce 	bl	800c448 <USBD_GetString>
 800c8ac:	e004      	b.n	800c8b8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c8ae:	683a      	ldr	r2, [r7, #0]
 800c8b0:	4904      	ldr	r1, [pc, #16]	@ (800c8c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c8b2:	4805      	ldr	r0, [pc, #20]	@ (800c8c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c8b4:	f7ff fdc8 	bl	800c448 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8b8:	4b02      	ldr	r3, [pc, #8]	@ (800c8c4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	3708      	adds	r7, #8
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}
 800c8c2:	bf00      	nop
 800c8c4:	20001884 	.word	0x20001884
 800c8c8:	08010204 	.word	0x08010204

0800c8cc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b082      	sub	sp, #8
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	6039      	str	r1, [r7, #0]
 800c8d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c8d8:	79fb      	ldrb	r3, [r7, #7]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d105      	bne.n	800c8ea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c8de:	683a      	ldr	r2, [r7, #0]
 800c8e0:	4907      	ldr	r1, [pc, #28]	@ (800c900 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c8e2:	4808      	ldr	r0, [pc, #32]	@ (800c904 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c8e4:	f7ff fdb0 	bl	800c448 <USBD_GetString>
 800c8e8:	e004      	b.n	800c8f4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c8ea:	683a      	ldr	r2, [r7, #0]
 800c8ec:	4904      	ldr	r1, [pc, #16]	@ (800c900 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c8ee:	4805      	ldr	r0, [pc, #20]	@ (800c904 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c8f0:	f7ff fdaa 	bl	800c448 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8f4:	4b02      	ldr	r3, [pc, #8]	@ (800c900 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	3708      	adds	r7, #8
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	bd80      	pop	{r7, pc}
 800c8fe:	bf00      	nop
 800c900:	20001884 	.word	0x20001884
 800c904:	08010210 	.word	0x08010210

0800c908 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c90e:	4b0f      	ldr	r3, [pc, #60]	@ (800c94c <Get_SerialNum+0x44>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c914:	4b0e      	ldr	r3, [pc, #56]	@ (800c950 <Get_SerialNum+0x48>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c91a:	4b0e      	ldr	r3, [pc, #56]	@ (800c954 <Get_SerialNum+0x4c>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c920:	68fa      	ldr	r2, [r7, #12]
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	4413      	add	r3, r2
 800c926:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d009      	beq.n	800c942 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c92e:	2208      	movs	r2, #8
 800c930:	4909      	ldr	r1, [pc, #36]	@ (800c958 <Get_SerialNum+0x50>)
 800c932:	68f8      	ldr	r0, [r7, #12]
 800c934:	f000 f814 	bl	800c960 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c938:	2204      	movs	r2, #4
 800c93a:	4908      	ldr	r1, [pc, #32]	@ (800c95c <Get_SerialNum+0x54>)
 800c93c:	68b8      	ldr	r0, [r7, #8]
 800c93e:	f000 f80f 	bl	800c960 <IntToUnicode>
  }
}
 800c942:	bf00      	nop
 800c944:	3710      	adds	r7, #16
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}
 800c94a:	bf00      	nop
 800c94c:	1fff7a10 	.word	0x1fff7a10
 800c950:	1fff7a14 	.word	0x1fff7a14
 800c954:	1fff7a18 	.word	0x1fff7a18
 800c958:	200000fa 	.word	0x200000fa
 800c95c:	2000010a 	.word	0x2000010a

0800c960 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c960:	b480      	push	{r7}
 800c962:	b087      	sub	sp, #28
 800c964:	af00      	add	r7, sp, #0
 800c966:	60f8      	str	r0, [r7, #12]
 800c968:	60b9      	str	r1, [r7, #8]
 800c96a:	4613      	mov	r3, r2
 800c96c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c96e:	2300      	movs	r3, #0
 800c970:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c972:	2300      	movs	r3, #0
 800c974:	75fb      	strb	r3, [r7, #23]
 800c976:	e027      	b.n	800c9c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	0f1b      	lsrs	r3, r3, #28
 800c97c:	2b09      	cmp	r3, #9
 800c97e:	d80b      	bhi.n	800c998 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	0f1b      	lsrs	r3, r3, #28
 800c984:	b2da      	uxtb	r2, r3
 800c986:	7dfb      	ldrb	r3, [r7, #23]
 800c988:	005b      	lsls	r3, r3, #1
 800c98a:	4619      	mov	r1, r3
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	440b      	add	r3, r1
 800c990:	3230      	adds	r2, #48	@ 0x30
 800c992:	b2d2      	uxtb	r2, r2
 800c994:	701a      	strb	r2, [r3, #0]
 800c996:	e00a      	b.n	800c9ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	0f1b      	lsrs	r3, r3, #28
 800c99c:	b2da      	uxtb	r2, r3
 800c99e:	7dfb      	ldrb	r3, [r7, #23]
 800c9a0:	005b      	lsls	r3, r3, #1
 800c9a2:	4619      	mov	r1, r3
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	440b      	add	r3, r1
 800c9a8:	3237      	adds	r2, #55	@ 0x37
 800c9aa:	b2d2      	uxtb	r2, r2
 800c9ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	011b      	lsls	r3, r3, #4
 800c9b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c9b4:	7dfb      	ldrb	r3, [r7, #23]
 800c9b6:	005b      	lsls	r3, r3, #1
 800c9b8:	3301      	adds	r3, #1
 800c9ba:	68ba      	ldr	r2, [r7, #8]
 800c9bc:	4413      	add	r3, r2
 800c9be:	2200      	movs	r2, #0
 800c9c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c9c2:	7dfb      	ldrb	r3, [r7, #23]
 800c9c4:	3301      	adds	r3, #1
 800c9c6:	75fb      	strb	r3, [r7, #23]
 800c9c8:	7dfa      	ldrb	r2, [r7, #23]
 800c9ca:	79fb      	ldrb	r3, [r7, #7]
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d3d3      	bcc.n	800c978 <IntToUnicode+0x18>
  }
}
 800c9d0:	bf00      	nop
 800c9d2:	bf00      	nop
 800c9d4:	371c      	adds	r7, #28
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr
	...

0800c9e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b08a      	sub	sp, #40	@ 0x28
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c9e8:	f107 0314 	add.w	r3, r7, #20
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	601a      	str	r2, [r3, #0]
 800c9f0:	605a      	str	r2, [r3, #4]
 800c9f2:	609a      	str	r2, [r3, #8]
 800c9f4:	60da      	str	r2, [r3, #12]
 800c9f6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ca00:	d13a      	bne.n	800ca78 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ca02:	2300      	movs	r3, #0
 800ca04:	613b      	str	r3, [r7, #16]
 800ca06:	4b1e      	ldr	r3, [pc, #120]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca0a:	4a1d      	ldr	r2, [pc, #116]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca0c:	f043 0301 	orr.w	r3, r3, #1
 800ca10:	6313      	str	r3, [r2, #48]	@ 0x30
 800ca12:	4b1b      	ldr	r3, [pc, #108]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca16:	f003 0301 	and.w	r3, r3, #1
 800ca1a:	613b      	str	r3, [r7, #16]
 800ca1c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ca1e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ca22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca24:	2302      	movs	r3, #2
 800ca26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca2c:	2303      	movs	r3, #3
 800ca2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ca30:	230a      	movs	r3, #10
 800ca32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca34:	f107 0314 	add.w	r3, r7, #20
 800ca38:	4619      	mov	r1, r3
 800ca3a:	4812      	ldr	r0, [pc, #72]	@ (800ca84 <HAL_PCD_MspInit+0xa4>)
 800ca3c:	f7f7 fd8c 	bl	8004558 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ca40:	4b0f      	ldr	r3, [pc, #60]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca44:	4a0e      	ldr	r2, [pc, #56]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca4a:	6353      	str	r3, [r2, #52]	@ 0x34
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	60fb      	str	r3, [r7, #12]
 800ca50:	4b0b      	ldr	r3, [pc, #44]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca54:	4a0a      	ldr	r2, [pc, #40]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ca5a:	6453      	str	r3, [r2, #68]	@ 0x44
 800ca5c:	4b08      	ldr	r3, [pc, #32]	@ (800ca80 <HAL_PCD_MspInit+0xa0>)
 800ca5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca64:	60fb      	str	r3, [r7, #12]
 800ca66:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ca68:	2200      	movs	r2, #0
 800ca6a:	2100      	movs	r1, #0
 800ca6c:	2043      	movs	r0, #67	@ 0x43
 800ca6e:	f7f7 fcaa 	bl	80043c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ca72:	2043      	movs	r0, #67	@ 0x43
 800ca74:	f7f7 fcc3 	bl	80043fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ca78:	bf00      	nop
 800ca7a:	3728      	adds	r7, #40	@ 0x28
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	bd80      	pop	{r7, pc}
 800ca80:	40023800 	.word	0x40023800
 800ca84:	40020000 	.word	0x40020000

0800ca88 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b082      	sub	sp, #8
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ca9c:	4619      	mov	r1, r3
 800ca9e:	4610      	mov	r0, r2
 800caa0:	f7fe fb6f 	bl	800b182 <USBD_LL_SetupStage>
}
 800caa4:	bf00      	nop
 800caa6:	3708      	adds	r7, #8
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}

0800caac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b082      	sub	sp, #8
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
 800cab4:	460b      	mov	r3, r1
 800cab6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cabe:	78fa      	ldrb	r2, [r7, #3]
 800cac0:	6879      	ldr	r1, [r7, #4]
 800cac2:	4613      	mov	r3, r2
 800cac4:	00db      	lsls	r3, r3, #3
 800cac6:	4413      	add	r3, r2
 800cac8:	009b      	lsls	r3, r3, #2
 800caca:	440b      	add	r3, r1
 800cacc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cad0:	681a      	ldr	r2, [r3, #0]
 800cad2:	78fb      	ldrb	r3, [r7, #3]
 800cad4:	4619      	mov	r1, r3
 800cad6:	f7fe fba9 	bl	800b22c <USBD_LL_DataOutStage>
}
 800cada:	bf00      	nop
 800cadc:	3708      	adds	r7, #8
 800cade:	46bd      	mov	sp, r7
 800cae0:	bd80      	pop	{r7, pc}

0800cae2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cae2:	b580      	push	{r7, lr}
 800cae4:	b082      	sub	sp, #8
 800cae6:	af00      	add	r7, sp, #0
 800cae8:	6078      	str	r0, [r7, #4]
 800caea:	460b      	mov	r3, r1
 800caec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800caf4:	78fa      	ldrb	r2, [r7, #3]
 800caf6:	6879      	ldr	r1, [r7, #4]
 800caf8:	4613      	mov	r3, r2
 800cafa:	00db      	lsls	r3, r3, #3
 800cafc:	4413      	add	r3, r2
 800cafe:	009b      	lsls	r3, r3, #2
 800cb00:	440b      	add	r3, r1
 800cb02:	3320      	adds	r3, #32
 800cb04:	681a      	ldr	r2, [r3, #0]
 800cb06:	78fb      	ldrb	r3, [r7, #3]
 800cb08:	4619      	mov	r1, r3
 800cb0a:	f7fe fc42 	bl	800b392 <USBD_LL_DataInStage>
}
 800cb0e:	bf00      	nop
 800cb10:	3708      	adds	r7, #8
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}

0800cb16 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb16:	b580      	push	{r7, lr}
 800cb18:	b082      	sub	sp, #8
 800cb1a:	af00      	add	r7, sp, #0
 800cb1c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cb24:	4618      	mov	r0, r3
 800cb26:	f7fe fd7c 	bl	800b622 <USBD_LL_SOF>
}
 800cb2a:	bf00      	nop
 800cb2c:	3708      	adds	r7, #8
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}

0800cb32 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb32:	b580      	push	{r7, lr}
 800cb34:	b084      	sub	sp, #16
 800cb36:	af00      	add	r7, sp, #0
 800cb38:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	79db      	ldrb	r3, [r3, #7]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d102      	bne.n	800cb4c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cb46:	2300      	movs	r3, #0
 800cb48:	73fb      	strb	r3, [r7, #15]
 800cb4a:	e008      	b.n	800cb5e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	79db      	ldrb	r3, [r3, #7]
 800cb50:	2b02      	cmp	r3, #2
 800cb52:	d102      	bne.n	800cb5a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cb54:	2301      	movs	r3, #1
 800cb56:	73fb      	strb	r3, [r7, #15]
 800cb58:	e001      	b.n	800cb5e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cb5a:	f7f6 f969 	bl	8002e30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cb64:	7bfa      	ldrb	r2, [r7, #15]
 800cb66:	4611      	mov	r1, r2
 800cb68:	4618      	mov	r0, r3
 800cb6a:	f7fe fd16 	bl	800b59a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cb74:	4618      	mov	r0, r3
 800cb76:	f7fe fcbe 	bl	800b4f6 <USBD_LL_Reset>
}
 800cb7a:	bf00      	nop
 800cb7c:	3710      	adds	r7, #16
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}
	...

0800cb84 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b082      	sub	sp, #8
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cb92:	4618      	mov	r0, r3
 800cb94:	f7fe fd11 	bl	800b5ba <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	6812      	ldr	r2, [r2, #0]
 800cba6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cbaa:	f043 0301 	orr.w	r3, r3, #1
 800cbae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	7adb      	ldrb	r3, [r3, #11]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d005      	beq.n	800cbc4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cbb8:	4b04      	ldr	r3, [pc, #16]	@ (800cbcc <HAL_PCD_SuspendCallback+0x48>)
 800cbba:	691b      	ldr	r3, [r3, #16]
 800cbbc:	4a03      	ldr	r2, [pc, #12]	@ (800cbcc <HAL_PCD_SuspendCallback+0x48>)
 800cbbe:	f043 0306 	orr.w	r3, r3, #6
 800cbc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cbc4:	bf00      	nop
 800cbc6:	3708      	adds	r7, #8
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd80      	pop	{r7, pc}
 800cbcc:	e000ed00 	.word	0xe000ed00

0800cbd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b082      	sub	sp, #8
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cbde:	4618      	mov	r0, r3
 800cbe0:	f7fe fd07 	bl	800b5f2 <USBD_LL_Resume>
}
 800cbe4:	bf00      	nop
 800cbe6:	3708      	adds	r7, #8
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	bd80      	pop	{r7, pc}

0800cbec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b082      	sub	sp, #8
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
 800cbf4:	460b      	mov	r3, r1
 800cbf6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cbfe:	78fa      	ldrb	r2, [r7, #3]
 800cc00:	4611      	mov	r1, r2
 800cc02:	4618      	mov	r0, r3
 800cc04:	f7fe fd5f 	bl	800b6c6 <USBD_LL_IsoOUTIncomplete>
}
 800cc08:	bf00      	nop
 800cc0a:	3708      	adds	r7, #8
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b082      	sub	sp, #8
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
 800cc18:	460b      	mov	r3, r1
 800cc1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc22:	78fa      	ldrb	r2, [r7, #3]
 800cc24:	4611      	mov	r1, r2
 800cc26:	4618      	mov	r0, r3
 800cc28:	f7fe fd1b 	bl	800b662 <USBD_LL_IsoINIncomplete>
}
 800cc2c:	bf00      	nop
 800cc2e:	3708      	adds	r7, #8
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}

0800cc34 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b082      	sub	sp, #8
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc42:	4618      	mov	r0, r3
 800cc44:	f7fe fd71 	bl	800b72a <USBD_LL_DevConnected>
}
 800cc48:	bf00      	nop
 800cc4a:	3708      	adds	r7, #8
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}

0800cc50 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b082      	sub	sp, #8
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f7fe fd6e 	bl	800b740 <USBD_LL_DevDisconnected>
}
 800cc64:	bf00      	nop
 800cc66:	3708      	adds	r7, #8
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}

0800cc6c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b082      	sub	sp, #8
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d13c      	bne.n	800ccf6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cc7c:	4a20      	ldr	r2, [pc, #128]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	4a1e      	ldr	r2, [pc, #120]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cc88:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cc8c:	4b1c      	ldr	r3, [pc, #112]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cc8e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800cc92:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800cc94:	4b1a      	ldr	r3, [pc, #104]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cc96:	2204      	movs	r2, #4
 800cc98:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800cc9a:	4b19      	ldr	r3, [pc, #100]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cc9c:	2202      	movs	r2, #2
 800cc9e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cca0:	4b17      	ldr	r3, [pc, #92]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cca2:	2200      	movs	r2, #0
 800cca4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cca6:	4b16      	ldr	r3, [pc, #88]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cca8:	2202      	movs	r2, #2
 800ccaa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ccac:	4b14      	ldr	r3, [pc, #80]	@ (800cd00 <USBD_LL_Init+0x94>)
 800ccae:	2200      	movs	r2, #0
 800ccb0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ccb2:	4b13      	ldr	r3, [pc, #76]	@ (800cd00 <USBD_LL_Init+0x94>)
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ccb8:	4b11      	ldr	r3, [pc, #68]	@ (800cd00 <USBD_LL_Init+0x94>)
 800ccba:	2200      	movs	r2, #0
 800ccbc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ccbe:	4b10      	ldr	r3, [pc, #64]	@ (800cd00 <USBD_LL_Init+0x94>)
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ccc4:	4b0e      	ldr	r3, [pc, #56]	@ (800cd00 <USBD_LL_Init+0x94>)
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ccca:	480d      	ldr	r0, [pc, #52]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cccc:	f7f8 fac9 	bl	8005262 <HAL_PCD_Init>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d001      	beq.n	800ccda <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ccd6:	f7f6 f8ab 	bl	8002e30 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ccda:	2180      	movs	r1, #128	@ 0x80
 800ccdc:	4808      	ldr	r0, [pc, #32]	@ (800cd00 <USBD_LL_Init+0x94>)
 800ccde:	f7f9 fcf6 	bl	80066ce <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cce2:	2240      	movs	r2, #64	@ 0x40
 800cce4:	2100      	movs	r1, #0
 800cce6:	4806      	ldr	r0, [pc, #24]	@ (800cd00 <USBD_LL_Init+0x94>)
 800cce8:	f7f9 fcaa 	bl	8006640 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ccec:	2280      	movs	r2, #128	@ 0x80
 800ccee:	2101      	movs	r1, #1
 800ccf0:	4803      	ldr	r0, [pc, #12]	@ (800cd00 <USBD_LL_Init+0x94>)
 800ccf2:	f7f9 fca5 	bl	8006640 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ccf6:	2300      	movs	r3, #0
}
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	3708      	adds	r7, #8
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	bd80      	pop	{r7, pc}
 800cd00:	20001a84 	.word	0x20001a84

0800cd04 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b084      	sub	sp, #16
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd10:	2300      	movs	r3, #0
 800cd12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f7f8 fbb0 	bl	8005480 <HAL_PCD_Start>
 800cd20:	4603      	mov	r3, r0
 800cd22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd24:	7bfb      	ldrb	r3, [r7, #15]
 800cd26:	4618      	mov	r0, r3
 800cd28:	f000 f942 	bl	800cfb0 <USBD_Get_USB_Status>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd30:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3710      	adds	r7, #16
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}

0800cd3a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cd3a:	b580      	push	{r7, lr}
 800cd3c:	b084      	sub	sp, #16
 800cd3e:	af00      	add	r7, sp, #0
 800cd40:	6078      	str	r0, [r7, #4]
 800cd42:	4608      	mov	r0, r1
 800cd44:	4611      	mov	r1, r2
 800cd46:	461a      	mov	r2, r3
 800cd48:	4603      	mov	r3, r0
 800cd4a:	70fb      	strb	r3, [r7, #3]
 800cd4c:	460b      	mov	r3, r1
 800cd4e:	70bb      	strb	r3, [r7, #2]
 800cd50:	4613      	mov	r3, r2
 800cd52:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd54:	2300      	movs	r3, #0
 800cd56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd58:	2300      	movs	r3, #0
 800cd5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cd62:	78bb      	ldrb	r3, [r7, #2]
 800cd64:	883a      	ldrh	r2, [r7, #0]
 800cd66:	78f9      	ldrb	r1, [r7, #3]
 800cd68:	f7f9 f884 	bl	8005e74 <HAL_PCD_EP_Open>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd70:	7bfb      	ldrb	r3, [r7, #15]
 800cd72:	4618      	mov	r0, r3
 800cd74:	f000 f91c 	bl	800cfb0 <USBD_Get_USB_Status>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3710      	adds	r7, #16
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}

0800cd86 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd86:	b580      	push	{r7, lr}
 800cd88:	b084      	sub	sp, #16
 800cd8a:	af00      	add	r7, sp, #0
 800cd8c:	6078      	str	r0, [r7, #4]
 800cd8e:	460b      	mov	r3, r1
 800cd90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd92:	2300      	movs	r3, #0
 800cd94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd96:	2300      	movs	r3, #0
 800cd98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cda0:	78fa      	ldrb	r2, [r7, #3]
 800cda2:	4611      	mov	r1, r2
 800cda4:	4618      	mov	r0, r3
 800cda6:	f7f9 f8cf 	bl	8005f48 <HAL_PCD_EP_Close>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdae:	7bfb      	ldrb	r3, [r7, #15]
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	f000 f8fd 	bl	800cfb0 <USBD_Get_USB_Status>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdba:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3710      	adds	r7, #16
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}

0800cdc4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b084      	sub	sp, #16
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
 800cdcc:	460b      	mov	r3, r1
 800cdce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cdde:	78fa      	ldrb	r2, [r7, #3]
 800cde0:	4611      	mov	r1, r2
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7f9 f987 	bl	80060f6 <HAL_PCD_EP_SetStall>
 800cde8:	4603      	mov	r3, r0
 800cdea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdec:	7bfb      	ldrb	r3, [r7, #15]
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f000 f8de 	bl	800cfb0 <USBD_Get_USB_Status>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdf8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3710      	adds	r7, #16
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}

0800ce02 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce02:	b580      	push	{r7, lr}
 800ce04:	b084      	sub	sp, #16
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
 800ce0a:	460b      	mov	r3, r1
 800ce0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce12:	2300      	movs	r3, #0
 800ce14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce1c:	78fa      	ldrb	r2, [r7, #3]
 800ce1e:	4611      	mov	r1, r2
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7f9 f9cb 	bl	80061bc <HAL_PCD_EP_ClrStall>
 800ce26:	4603      	mov	r3, r0
 800ce28:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce2a:	7bfb      	ldrb	r3, [r7, #15]
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f000 f8bf 	bl	800cfb0 <USBD_Get_USB_Status>
 800ce32:	4603      	mov	r3, r0
 800ce34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce36:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce38:	4618      	mov	r0, r3
 800ce3a:	3710      	adds	r7, #16
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}

0800ce40 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce40:	b480      	push	{r7}
 800ce42:	b085      	sub	sp, #20
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
 800ce48:	460b      	mov	r3, r1
 800ce4a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce52:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ce54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	da0b      	bge.n	800ce74 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ce5c:	78fb      	ldrb	r3, [r7, #3]
 800ce5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ce62:	68f9      	ldr	r1, [r7, #12]
 800ce64:	4613      	mov	r3, r2
 800ce66:	00db      	lsls	r3, r3, #3
 800ce68:	4413      	add	r3, r2
 800ce6a:	009b      	lsls	r3, r3, #2
 800ce6c:	440b      	add	r3, r1
 800ce6e:	3316      	adds	r3, #22
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	e00b      	b.n	800ce8c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ce74:	78fb      	ldrb	r3, [r7, #3]
 800ce76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ce7a:	68f9      	ldr	r1, [r7, #12]
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	00db      	lsls	r3, r3, #3
 800ce80:	4413      	add	r3, r2
 800ce82:	009b      	lsls	r3, r3, #2
 800ce84:	440b      	add	r3, r1
 800ce86:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ce8a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3714      	adds	r7, #20
 800ce90:	46bd      	mov	sp, r7
 800ce92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce96:	4770      	bx	lr

0800ce98 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b084      	sub	sp, #16
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
 800cea0:	460b      	mov	r3, r1
 800cea2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cea4:	2300      	movs	r3, #0
 800cea6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ceb2:	78fa      	ldrb	r2, [r7, #3]
 800ceb4:	4611      	mov	r1, r2
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	f7f8 ffb8 	bl	8005e2c <HAL_PCD_SetAddress>
 800cebc:	4603      	mov	r3, r0
 800cebe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cec0:	7bfb      	ldrb	r3, [r7, #15]
 800cec2:	4618      	mov	r0, r3
 800cec4:	f000 f874 	bl	800cfb0 <USBD_Get_USB_Status>
 800cec8:	4603      	mov	r3, r0
 800ceca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cecc:	7bbb      	ldrb	r3, [r7, #14]
}
 800cece:	4618      	mov	r0, r3
 800ced0:	3710      	adds	r7, #16
 800ced2:	46bd      	mov	sp, r7
 800ced4:	bd80      	pop	{r7, pc}

0800ced6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ced6:	b580      	push	{r7, lr}
 800ced8:	b086      	sub	sp, #24
 800ceda:	af00      	add	r7, sp, #0
 800cedc:	60f8      	str	r0, [r7, #12]
 800cede:	607a      	str	r2, [r7, #4]
 800cee0:	603b      	str	r3, [r7, #0]
 800cee2:	460b      	mov	r3, r1
 800cee4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cee6:	2300      	movs	r3, #0
 800cee8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ceea:	2300      	movs	r3, #0
 800ceec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cef4:	7af9      	ldrb	r1, [r7, #11]
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	687a      	ldr	r2, [r7, #4]
 800cefa:	f7f9 f8c2 	bl	8006082 <HAL_PCD_EP_Transmit>
 800cefe:	4603      	mov	r3, r0
 800cf00:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf02:	7dfb      	ldrb	r3, [r7, #23]
 800cf04:	4618      	mov	r0, r3
 800cf06:	f000 f853 	bl	800cfb0 <USBD_Get_USB_Status>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf0e:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf10:	4618      	mov	r0, r3
 800cf12:	3718      	adds	r7, #24
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}

0800cf18 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b086      	sub	sp, #24
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	60f8      	str	r0, [r7, #12]
 800cf20:	607a      	str	r2, [r7, #4]
 800cf22:	603b      	str	r3, [r7, #0]
 800cf24:	460b      	mov	r3, r1
 800cf26:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf28:	2300      	movs	r3, #0
 800cf2a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cf36:	7af9      	ldrb	r1, [r7, #11]
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	687a      	ldr	r2, [r7, #4]
 800cf3c:	f7f9 f84e 	bl	8005fdc <HAL_PCD_EP_Receive>
 800cf40:	4603      	mov	r3, r0
 800cf42:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf44:	7dfb      	ldrb	r3, [r7, #23]
 800cf46:	4618      	mov	r0, r3
 800cf48:	f000 f832 	bl	800cfb0 <USBD_Get_USB_Status>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf50:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3718      	adds	r7, #24
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}

0800cf5a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf5a:	b580      	push	{r7, lr}
 800cf5c:	b082      	sub	sp, #8
 800cf5e:	af00      	add	r7, sp, #0
 800cf60:	6078      	str	r0, [r7, #4]
 800cf62:	460b      	mov	r3, r1
 800cf64:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf6c:	78fa      	ldrb	r2, [r7, #3]
 800cf6e:	4611      	mov	r1, r2
 800cf70:	4618      	mov	r0, r3
 800cf72:	f7f9 f86e 	bl	8006052 <HAL_PCD_EP_GetRxCount>
 800cf76:	4603      	mov	r3, r0
}
 800cf78:	4618      	mov	r0, r3
 800cf7a:	3708      	adds	r7, #8
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	bd80      	pop	{r7, pc}

0800cf80 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cf80:	b480      	push	{r7}
 800cf82:	b083      	sub	sp, #12
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cf88:	4b03      	ldr	r3, [pc, #12]	@ (800cf98 <USBD_static_malloc+0x18>)
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	370c      	adds	r7, #12
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr
 800cf96:	bf00      	nop
 800cf98:	20001f68 	.word	0x20001f68

0800cf9c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b083      	sub	sp, #12
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]

}
 800cfa4:	bf00      	nop
 800cfa6:	370c      	adds	r7, #12
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfae:	4770      	bx	lr

0800cfb0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b085      	sub	sp, #20
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfba:	2300      	movs	r3, #0
 800cfbc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cfbe:	79fb      	ldrb	r3, [r7, #7]
 800cfc0:	2b03      	cmp	r3, #3
 800cfc2:	d817      	bhi.n	800cff4 <USBD_Get_USB_Status+0x44>
 800cfc4:	a201      	add	r2, pc, #4	@ (adr r2, 800cfcc <USBD_Get_USB_Status+0x1c>)
 800cfc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfca:	bf00      	nop
 800cfcc:	0800cfdd 	.word	0x0800cfdd
 800cfd0:	0800cfe3 	.word	0x0800cfe3
 800cfd4:	0800cfe9 	.word	0x0800cfe9
 800cfd8:	0800cfef 	.word	0x0800cfef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cfdc:	2300      	movs	r3, #0
 800cfde:	73fb      	strb	r3, [r7, #15]
    break;
 800cfe0:	e00b      	b.n	800cffa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cfe2:	2303      	movs	r3, #3
 800cfe4:	73fb      	strb	r3, [r7, #15]
    break;
 800cfe6:	e008      	b.n	800cffa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cfe8:	2301      	movs	r3, #1
 800cfea:	73fb      	strb	r3, [r7, #15]
    break;
 800cfec:	e005      	b.n	800cffa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cfee:	2303      	movs	r3, #3
 800cff0:	73fb      	strb	r3, [r7, #15]
    break;
 800cff2:	e002      	b.n	800cffa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cff4:	2303      	movs	r3, #3
 800cff6:	73fb      	strb	r3, [r7, #15]
    break;
 800cff8:	bf00      	nop
  }
  return usb_status;
 800cffa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3714      	adds	r7, #20
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <__cvt>:
 800d008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d00c:	ec57 6b10 	vmov	r6, r7, d0
 800d010:	2f00      	cmp	r7, #0
 800d012:	460c      	mov	r4, r1
 800d014:	4619      	mov	r1, r3
 800d016:	463b      	mov	r3, r7
 800d018:	bfbb      	ittet	lt
 800d01a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d01e:	461f      	movlt	r7, r3
 800d020:	2300      	movge	r3, #0
 800d022:	232d      	movlt	r3, #45	@ 0x2d
 800d024:	700b      	strb	r3, [r1, #0]
 800d026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d028:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d02c:	4691      	mov	r9, r2
 800d02e:	f023 0820 	bic.w	r8, r3, #32
 800d032:	bfbc      	itt	lt
 800d034:	4632      	movlt	r2, r6
 800d036:	4616      	movlt	r6, r2
 800d038:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d03c:	d005      	beq.n	800d04a <__cvt+0x42>
 800d03e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d042:	d100      	bne.n	800d046 <__cvt+0x3e>
 800d044:	3401      	adds	r4, #1
 800d046:	2102      	movs	r1, #2
 800d048:	e000      	b.n	800d04c <__cvt+0x44>
 800d04a:	2103      	movs	r1, #3
 800d04c:	ab03      	add	r3, sp, #12
 800d04e:	9301      	str	r3, [sp, #4]
 800d050:	ab02      	add	r3, sp, #8
 800d052:	9300      	str	r3, [sp, #0]
 800d054:	ec47 6b10 	vmov	d0, r6, r7
 800d058:	4653      	mov	r3, sl
 800d05a:	4622      	mov	r2, r4
 800d05c:	f000 fe70 	bl	800dd40 <_dtoa_r>
 800d060:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d064:	4605      	mov	r5, r0
 800d066:	d119      	bne.n	800d09c <__cvt+0x94>
 800d068:	f019 0f01 	tst.w	r9, #1
 800d06c:	d00e      	beq.n	800d08c <__cvt+0x84>
 800d06e:	eb00 0904 	add.w	r9, r0, r4
 800d072:	2200      	movs	r2, #0
 800d074:	2300      	movs	r3, #0
 800d076:	4630      	mov	r0, r6
 800d078:	4639      	mov	r1, r7
 800d07a:	f7f3 fd25 	bl	8000ac8 <__aeabi_dcmpeq>
 800d07e:	b108      	cbz	r0, 800d084 <__cvt+0x7c>
 800d080:	f8cd 900c 	str.w	r9, [sp, #12]
 800d084:	2230      	movs	r2, #48	@ 0x30
 800d086:	9b03      	ldr	r3, [sp, #12]
 800d088:	454b      	cmp	r3, r9
 800d08a:	d31e      	bcc.n	800d0ca <__cvt+0xc2>
 800d08c:	9b03      	ldr	r3, [sp, #12]
 800d08e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d090:	1b5b      	subs	r3, r3, r5
 800d092:	4628      	mov	r0, r5
 800d094:	6013      	str	r3, [r2, #0]
 800d096:	b004      	add	sp, #16
 800d098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d09c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d0a0:	eb00 0904 	add.w	r9, r0, r4
 800d0a4:	d1e5      	bne.n	800d072 <__cvt+0x6a>
 800d0a6:	7803      	ldrb	r3, [r0, #0]
 800d0a8:	2b30      	cmp	r3, #48	@ 0x30
 800d0aa:	d10a      	bne.n	800d0c2 <__cvt+0xba>
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	4630      	mov	r0, r6
 800d0b2:	4639      	mov	r1, r7
 800d0b4:	f7f3 fd08 	bl	8000ac8 <__aeabi_dcmpeq>
 800d0b8:	b918      	cbnz	r0, 800d0c2 <__cvt+0xba>
 800d0ba:	f1c4 0401 	rsb	r4, r4, #1
 800d0be:	f8ca 4000 	str.w	r4, [sl]
 800d0c2:	f8da 3000 	ldr.w	r3, [sl]
 800d0c6:	4499      	add	r9, r3
 800d0c8:	e7d3      	b.n	800d072 <__cvt+0x6a>
 800d0ca:	1c59      	adds	r1, r3, #1
 800d0cc:	9103      	str	r1, [sp, #12]
 800d0ce:	701a      	strb	r2, [r3, #0]
 800d0d0:	e7d9      	b.n	800d086 <__cvt+0x7e>

0800d0d2 <__exponent>:
 800d0d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0d4:	2900      	cmp	r1, #0
 800d0d6:	bfba      	itte	lt
 800d0d8:	4249      	neglt	r1, r1
 800d0da:	232d      	movlt	r3, #45	@ 0x2d
 800d0dc:	232b      	movge	r3, #43	@ 0x2b
 800d0de:	2909      	cmp	r1, #9
 800d0e0:	7002      	strb	r2, [r0, #0]
 800d0e2:	7043      	strb	r3, [r0, #1]
 800d0e4:	dd29      	ble.n	800d13a <__exponent+0x68>
 800d0e6:	f10d 0307 	add.w	r3, sp, #7
 800d0ea:	461d      	mov	r5, r3
 800d0ec:	270a      	movs	r7, #10
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800d0f4:	fb07 1416 	mls	r4, r7, r6, r1
 800d0f8:	3430      	adds	r4, #48	@ 0x30
 800d0fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d0fe:	460c      	mov	r4, r1
 800d100:	2c63      	cmp	r4, #99	@ 0x63
 800d102:	f103 33ff 	add.w	r3, r3, #4294967295
 800d106:	4631      	mov	r1, r6
 800d108:	dcf1      	bgt.n	800d0ee <__exponent+0x1c>
 800d10a:	3130      	adds	r1, #48	@ 0x30
 800d10c:	1e94      	subs	r4, r2, #2
 800d10e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d112:	1c41      	adds	r1, r0, #1
 800d114:	4623      	mov	r3, r4
 800d116:	42ab      	cmp	r3, r5
 800d118:	d30a      	bcc.n	800d130 <__exponent+0x5e>
 800d11a:	f10d 0309 	add.w	r3, sp, #9
 800d11e:	1a9b      	subs	r3, r3, r2
 800d120:	42ac      	cmp	r4, r5
 800d122:	bf88      	it	hi
 800d124:	2300      	movhi	r3, #0
 800d126:	3302      	adds	r3, #2
 800d128:	4403      	add	r3, r0
 800d12a:	1a18      	subs	r0, r3, r0
 800d12c:	b003      	add	sp, #12
 800d12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d130:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d134:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d138:	e7ed      	b.n	800d116 <__exponent+0x44>
 800d13a:	2330      	movs	r3, #48	@ 0x30
 800d13c:	3130      	adds	r1, #48	@ 0x30
 800d13e:	7083      	strb	r3, [r0, #2]
 800d140:	70c1      	strb	r1, [r0, #3]
 800d142:	1d03      	adds	r3, r0, #4
 800d144:	e7f1      	b.n	800d12a <__exponent+0x58>
	...

0800d148 <_printf_float>:
 800d148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d14c:	b08d      	sub	sp, #52	@ 0x34
 800d14e:	460c      	mov	r4, r1
 800d150:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d154:	4616      	mov	r6, r2
 800d156:	461f      	mov	r7, r3
 800d158:	4605      	mov	r5, r0
 800d15a:	f000 fcef 	bl	800db3c <_localeconv_r>
 800d15e:	6803      	ldr	r3, [r0, #0]
 800d160:	9304      	str	r3, [sp, #16]
 800d162:	4618      	mov	r0, r3
 800d164:	f7f3 f884 	bl	8000270 <strlen>
 800d168:	2300      	movs	r3, #0
 800d16a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d16c:	f8d8 3000 	ldr.w	r3, [r8]
 800d170:	9005      	str	r0, [sp, #20]
 800d172:	3307      	adds	r3, #7
 800d174:	f023 0307 	bic.w	r3, r3, #7
 800d178:	f103 0208 	add.w	r2, r3, #8
 800d17c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d180:	f8d4 b000 	ldr.w	fp, [r4]
 800d184:	f8c8 2000 	str.w	r2, [r8]
 800d188:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d18c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d190:	9307      	str	r3, [sp, #28]
 800d192:	f8cd 8018 	str.w	r8, [sp, #24]
 800d196:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d19a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d19e:	4b9c      	ldr	r3, [pc, #624]	@ (800d410 <_printf_float+0x2c8>)
 800d1a0:	f04f 32ff 	mov.w	r2, #4294967295
 800d1a4:	f7f3 fcc2 	bl	8000b2c <__aeabi_dcmpun>
 800d1a8:	bb70      	cbnz	r0, 800d208 <_printf_float+0xc0>
 800d1aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d1ae:	4b98      	ldr	r3, [pc, #608]	@ (800d410 <_printf_float+0x2c8>)
 800d1b0:	f04f 32ff 	mov.w	r2, #4294967295
 800d1b4:	f7f3 fc9c 	bl	8000af0 <__aeabi_dcmple>
 800d1b8:	bb30      	cbnz	r0, 800d208 <_printf_float+0xc0>
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	2300      	movs	r3, #0
 800d1be:	4640      	mov	r0, r8
 800d1c0:	4649      	mov	r1, r9
 800d1c2:	f7f3 fc8b 	bl	8000adc <__aeabi_dcmplt>
 800d1c6:	b110      	cbz	r0, 800d1ce <_printf_float+0x86>
 800d1c8:	232d      	movs	r3, #45	@ 0x2d
 800d1ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d1ce:	4a91      	ldr	r2, [pc, #580]	@ (800d414 <_printf_float+0x2cc>)
 800d1d0:	4b91      	ldr	r3, [pc, #580]	@ (800d418 <_printf_float+0x2d0>)
 800d1d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d1d6:	bf94      	ite	ls
 800d1d8:	4690      	movls	r8, r2
 800d1da:	4698      	movhi	r8, r3
 800d1dc:	2303      	movs	r3, #3
 800d1de:	6123      	str	r3, [r4, #16]
 800d1e0:	f02b 0304 	bic.w	r3, fp, #4
 800d1e4:	6023      	str	r3, [r4, #0]
 800d1e6:	f04f 0900 	mov.w	r9, #0
 800d1ea:	9700      	str	r7, [sp, #0]
 800d1ec:	4633      	mov	r3, r6
 800d1ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	4628      	mov	r0, r5
 800d1f4:	f000 f9d2 	bl	800d59c <_printf_common>
 800d1f8:	3001      	adds	r0, #1
 800d1fa:	f040 808d 	bne.w	800d318 <_printf_float+0x1d0>
 800d1fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d202:	b00d      	add	sp, #52	@ 0x34
 800d204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d208:	4642      	mov	r2, r8
 800d20a:	464b      	mov	r3, r9
 800d20c:	4640      	mov	r0, r8
 800d20e:	4649      	mov	r1, r9
 800d210:	f7f3 fc8c 	bl	8000b2c <__aeabi_dcmpun>
 800d214:	b140      	cbz	r0, 800d228 <_printf_float+0xe0>
 800d216:	464b      	mov	r3, r9
 800d218:	2b00      	cmp	r3, #0
 800d21a:	bfbc      	itt	lt
 800d21c:	232d      	movlt	r3, #45	@ 0x2d
 800d21e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d222:	4a7e      	ldr	r2, [pc, #504]	@ (800d41c <_printf_float+0x2d4>)
 800d224:	4b7e      	ldr	r3, [pc, #504]	@ (800d420 <_printf_float+0x2d8>)
 800d226:	e7d4      	b.n	800d1d2 <_printf_float+0x8a>
 800d228:	6863      	ldr	r3, [r4, #4]
 800d22a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d22e:	9206      	str	r2, [sp, #24]
 800d230:	1c5a      	adds	r2, r3, #1
 800d232:	d13b      	bne.n	800d2ac <_printf_float+0x164>
 800d234:	2306      	movs	r3, #6
 800d236:	6063      	str	r3, [r4, #4]
 800d238:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d23c:	2300      	movs	r3, #0
 800d23e:	6022      	str	r2, [r4, #0]
 800d240:	9303      	str	r3, [sp, #12]
 800d242:	ab0a      	add	r3, sp, #40	@ 0x28
 800d244:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d248:	ab09      	add	r3, sp, #36	@ 0x24
 800d24a:	9300      	str	r3, [sp, #0]
 800d24c:	6861      	ldr	r1, [r4, #4]
 800d24e:	ec49 8b10 	vmov	d0, r8, r9
 800d252:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d256:	4628      	mov	r0, r5
 800d258:	f7ff fed6 	bl	800d008 <__cvt>
 800d25c:	9b06      	ldr	r3, [sp, #24]
 800d25e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d260:	2b47      	cmp	r3, #71	@ 0x47
 800d262:	4680      	mov	r8, r0
 800d264:	d129      	bne.n	800d2ba <_printf_float+0x172>
 800d266:	1cc8      	adds	r0, r1, #3
 800d268:	db02      	blt.n	800d270 <_printf_float+0x128>
 800d26a:	6863      	ldr	r3, [r4, #4]
 800d26c:	4299      	cmp	r1, r3
 800d26e:	dd41      	ble.n	800d2f4 <_printf_float+0x1ac>
 800d270:	f1aa 0a02 	sub.w	sl, sl, #2
 800d274:	fa5f fa8a 	uxtb.w	sl, sl
 800d278:	3901      	subs	r1, #1
 800d27a:	4652      	mov	r2, sl
 800d27c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d280:	9109      	str	r1, [sp, #36]	@ 0x24
 800d282:	f7ff ff26 	bl	800d0d2 <__exponent>
 800d286:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d288:	1813      	adds	r3, r2, r0
 800d28a:	2a01      	cmp	r2, #1
 800d28c:	4681      	mov	r9, r0
 800d28e:	6123      	str	r3, [r4, #16]
 800d290:	dc02      	bgt.n	800d298 <_printf_float+0x150>
 800d292:	6822      	ldr	r2, [r4, #0]
 800d294:	07d2      	lsls	r2, r2, #31
 800d296:	d501      	bpl.n	800d29c <_printf_float+0x154>
 800d298:	3301      	adds	r3, #1
 800d29a:	6123      	str	r3, [r4, #16]
 800d29c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d0a2      	beq.n	800d1ea <_printf_float+0xa2>
 800d2a4:	232d      	movs	r3, #45	@ 0x2d
 800d2a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d2aa:	e79e      	b.n	800d1ea <_printf_float+0xa2>
 800d2ac:	9a06      	ldr	r2, [sp, #24]
 800d2ae:	2a47      	cmp	r2, #71	@ 0x47
 800d2b0:	d1c2      	bne.n	800d238 <_printf_float+0xf0>
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d1c0      	bne.n	800d238 <_printf_float+0xf0>
 800d2b6:	2301      	movs	r3, #1
 800d2b8:	e7bd      	b.n	800d236 <_printf_float+0xee>
 800d2ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d2be:	d9db      	bls.n	800d278 <_printf_float+0x130>
 800d2c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d2c4:	d118      	bne.n	800d2f8 <_printf_float+0x1b0>
 800d2c6:	2900      	cmp	r1, #0
 800d2c8:	6863      	ldr	r3, [r4, #4]
 800d2ca:	dd0b      	ble.n	800d2e4 <_printf_float+0x19c>
 800d2cc:	6121      	str	r1, [r4, #16]
 800d2ce:	b913      	cbnz	r3, 800d2d6 <_printf_float+0x18e>
 800d2d0:	6822      	ldr	r2, [r4, #0]
 800d2d2:	07d0      	lsls	r0, r2, #31
 800d2d4:	d502      	bpl.n	800d2dc <_printf_float+0x194>
 800d2d6:	3301      	adds	r3, #1
 800d2d8:	440b      	add	r3, r1
 800d2da:	6123      	str	r3, [r4, #16]
 800d2dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d2de:	f04f 0900 	mov.w	r9, #0
 800d2e2:	e7db      	b.n	800d29c <_printf_float+0x154>
 800d2e4:	b913      	cbnz	r3, 800d2ec <_printf_float+0x1a4>
 800d2e6:	6822      	ldr	r2, [r4, #0]
 800d2e8:	07d2      	lsls	r2, r2, #31
 800d2ea:	d501      	bpl.n	800d2f0 <_printf_float+0x1a8>
 800d2ec:	3302      	adds	r3, #2
 800d2ee:	e7f4      	b.n	800d2da <_printf_float+0x192>
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	e7f2      	b.n	800d2da <_printf_float+0x192>
 800d2f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d2f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2fa:	4299      	cmp	r1, r3
 800d2fc:	db05      	blt.n	800d30a <_printf_float+0x1c2>
 800d2fe:	6823      	ldr	r3, [r4, #0]
 800d300:	6121      	str	r1, [r4, #16]
 800d302:	07d8      	lsls	r0, r3, #31
 800d304:	d5ea      	bpl.n	800d2dc <_printf_float+0x194>
 800d306:	1c4b      	adds	r3, r1, #1
 800d308:	e7e7      	b.n	800d2da <_printf_float+0x192>
 800d30a:	2900      	cmp	r1, #0
 800d30c:	bfd4      	ite	le
 800d30e:	f1c1 0202 	rsble	r2, r1, #2
 800d312:	2201      	movgt	r2, #1
 800d314:	4413      	add	r3, r2
 800d316:	e7e0      	b.n	800d2da <_printf_float+0x192>
 800d318:	6823      	ldr	r3, [r4, #0]
 800d31a:	055a      	lsls	r2, r3, #21
 800d31c:	d407      	bmi.n	800d32e <_printf_float+0x1e6>
 800d31e:	6923      	ldr	r3, [r4, #16]
 800d320:	4642      	mov	r2, r8
 800d322:	4631      	mov	r1, r6
 800d324:	4628      	mov	r0, r5
 800d326:	47b8      	blx	r7
 800d328:	3001      	adds	r0, #1
 800d32a:	d12b      	bne.n	800d384 <_printf_float+0x23c>
 800d32c:	e767      	b.n	800d1fe <_printf_float+0xb6>
 800d32e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d332:	f240 80dd 	bls.w	800d4f0 <_printf_float+0x3a8>
 800d336:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d33a:	2200      	movs	r2, #0
 800d33c:	2300      	movs	r3, #0
 800d33e:	f7f3 fbc3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d342:	2800      	cmp	r0, #0
 800d344:	d033      	beq.n	800d3ae <_printf_float+0x266>
 800d346:	4a37      	ldr	r2, [pc, #220]	@ (800d424 <_printf_float+0x2dc>)
 800d348:	2301      	movs	r3, #1
 800d34a:	4631      	mov	r1, r6
 800d34c:	4628      	mov	r0, r5
 800d34e:	47b8      	blx	r7
 800d350:	3001      	adds	r0, #1
 800d352:	f43f af54 	beq.w	800d1fe <_printf_float+0xb6>
 800d356:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d35a:	4543      	cmp	r3, r8
 800d35c:	db02      	blt.n	800d364 <_printf_float+0x21c>
 800d35e:	6823      	ldr	r3, [r4, #0]
 800d360:	07d8      	lsls	r0, r3, #31
 800d362:	d50f      	bpl.n	800d384 <_printf_float+0x23c>
 800d364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d368:	4631      	mov	r1, r6
 800d36a:	4628      	mov	r0, r5
 800d36c:	47b8      	blx	r7
 800d36e:	3001      	adds	r0, #1
 800d370:	f43f af45 	beq.w	800d1fe <_printf_float+0xb6>
 800d374:	f04f 0900 	mov.w	r9, #0
 800d378:	f108 38ff 	add.w	r8, r8, #4294967295
 800d37c:	f104 0a1a 	add.w	sl, r4, #26
 800d380:	45c8      	cmp	r8, r9
 800d382:	dc09      	bgt.n	800d398 <_printf_float+0x250>
 800d384:	6823      	ldr	r3, [r4, #0]
 800d386:	079b      	lsls	r3, r3, #30
 800d388:	f100 8103 	bmi.w	800d592 <_printf_float+0x44a>
 800d38c:	68e0      	ldr	r0, [r4, #12]
 800d38e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d390:	4298      	cmp	r0, r3
 800d392:	bfb8      	it	lt
 800d394:	4618      	movlt	r0, r3
 800d396:	e734      	b.n	800d202 <_printf_float+0xba>
 800d398:	2301      	movs	r3, #1
 800d39a:	4652      	mov	r2, sl
 800d39c:	4631      	mov	r1, r6
 800d39e:	4628      	mov	r0, r5
 800d3a0:	47b8      	blx	r7
 800d3a2:	3001      	adds	r0, #1
 800d3a4:	f43f af2b 	beq.w	800d1fe <_printf_float+0xb6>
 800d3a8:	f109 0901 	add.w	r9, r9, #1
 800d3ac:	e7e8      	b.n	800d380 <_printf_float+0x238>
 800d3ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	dc39      	bgt.n	800d428 <_printf_float+0x2e0>
 800d3b4:	4a1b      	ldr	r2, [pc, #108]	@ (800d424 <_printf_float+0x2dc>)
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	4631      	mov	r1, r6
 800d3ba:	4628      	mov	r0, r5
 800d3bc:	47b8      	blx	r7
 800d3be:	3001      	adds	r0, #1
 800d3c0:	f43f af1d 	beq.w	800d1fe <_printf_float+0xb6>
 800d3c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d3c8:	ea59 0303 	orrs.w	r3, r9, r3
 800d3cc:	d102      	bne.n	800d3d4 <_printf_float+0x28c>
 800d3ce:	6823      	ldr	r3, [r4, #0]
 800d3d0:	07d9      	lsls	r1, r3, #31
 800d3d2:	d5d7      	bpl.n	800d384 <_printf_float+0x23c>
 800d3d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3d8:	4631      	mov	r1, r6
 800d3da:	4628      	mov	r0, r5
 800d3dc:	47b8      	blx	r7
 800d3de:	3001      	adds	r0, #1
 800d3e0:	f43f af0d 	beq.w	800d1fe <_printf_float+0xb6>
 800d3e4:	f04f 0a00 	mov.w	sl, #0
 800d3e8:	f104 0b1a 	add.w	fp, r4, #26
 800d3ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3ee:	425b      	negs	r3, r3
 800d3f0:	4553      	cmp	r3, sl
 800d3f2:	dc01      	bgt.n	800d3f8 <_printf_float+0x2b0>
 800d3f4:	464b      	mov	r3, r9
 800d3f6:	e793      	b.n	800d320 <_printf_float+0x1d8>
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	465a      	mov	r2, fp
 800d3fc:	4631      	mov	r1, r6
 800d3fe:	4628      	mov	r0, r5
 800d400:	47b8      	blx	r7
 800d402:	3001      	adds	r0, #1
 800d404:	f43f aefb 	beq.w	800d1fe <_printf_float+0xb6>
 800d408:	f10a 0a01 	add.w	sl, sl, #1
 800d40c:	e7ee      	b.n	800d3ec <_printf_float+0x2a4>
 800d40e:	bf00      	nop
 800d410:	7fefffff 	.word	0x7fefffff
 800d414:	08010238 	.word	0x08010238
 800d418:	0801023c 	.word	0x0801023c
 800d41c:	08010240 	.word	0x08010240
 800d420:	08010244 	.word	0x08010244
 800d424:	08010248 	.word	0x08010248
 800d428:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d42a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d42e:	4553      	cmp	r3, sl
 800d430:	bfa8      	it	ge
 800d432:	4653      	movge	r3, sl
 800d434:	2b00      	cmp	r3, #0
 800d436:	4699      	mov	r9, r3
 800d438:	dc36      	bgt.n	800d4a8 <_printf_float+0x360>
 800d43a:	f04f 0b00 	mov.w	fp, #0
 800d43e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d442:	f104 021a 	add.w	r2, r4, #26
 800d446:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d448:	9306      	str	r3, [sp, #24]
 800d44a:	eba3 0309 	sub.w	r3, r3, r9
 800d44e:	455b      	cmp	r3, fp
 800d450:	dc31      	bgt.n	800d4b6 <_printf_float+0x36e>
 800d452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d454:	459a      	cmp	sl, r3
 800d456:	dc3a      	bgt.n	800d4ce <_printf_float+0x386>
 800d458:	6823      	ldr	r3, [r4, #0]
 800d45a:	07da      	lsls	r2, r3, #31
 800d45c:	d437      	bmi.n	800d4ce <_printf_float+0x386>
 800d45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d460:	ebaa 0903 	sub.w	r9, sl, r3
 800d464:	9b06      	ldr	r3, [sp, #24]
 800d466:	ebaa 0303 	sub.w	r3, sl, r3
 800d46a:	4599      	cmp	r9, r3
 800d46c:	bfa8      	it	ge
 800d46e:	4699      	movge	r9, r3
 800d470:	f1b9 0f00 	cmp.w	r9, #0
 800d474:	dc33      	bgt.n	800d4de <_printf_float+0x396>
 800d476:	f04f 0800 	mov.w	r8, #0
 800d47a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d47e:	f104 0b1a 	add.w	fp, r4, #26
 800d482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d484:	ebaa 0303 	sub.w	r3, sl, r3
 800d488:	eba3 0309 	sub.w	r3, r3, r9
 800d48c:	4543      	cmp	r3, r8
 800d48e:	f77f af79 	ble.w	800d384 <_printf_float+0x23c>
 800d492:	2301      	movs	r3, #1
 800d494:	465a      	mov	r2, fp
 800d496:	4631      	mov	r1, r6
 800d498:	4628      	mov	r0, r5
 800d49a:	47b8      	blx	r7
 800d49c:	3001      	adds	r0, #1
 800d49e:	f43f aeae 	beq.w	800d1fe <_printf_float+0xb6>
 800d4a2:	f108 0801 	add.w	r8, r8, #1
 800d4a6:	e7ec      	b.n	800d482 <_printf_float+0x33a>
 800d4a8:	4642      	mov	r2, r8
 800d4aa:	4631      	mov	r1, r6
 800d4ac:	4628      	mov	r0, r5
 800d4ae:	47b8      	blx	r7
 800d4b0:	3001      	adds	r0, #1
 800d4b2:	d1c2      	bne.n	800d43a <_printf_float+0x2f2>
 800d4b4:	e6a3      	b.n	800d1fe <_printf_float+0xb6>
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	4631      	mov	r1, r6
 800d4ba:	4628      	mov	r0, r5
 800d4bc:	9206      	str	r2, [sp, #24]
 800d4be:	47b8      	blx	r7
 800d4c0:	3001      	adds	r0, #1
 800d4c2:	f43f ae9c 	beq.w	800d1fe <_printf_float+0xb6>
 800d4c6:	9a06      	ldr	r2, [sp, #24]
 800d4c8:	f10b 0b01 	add.w	fp, fp, #1
 800d4cc:	e7bb      	b.n	800d446 <_printf_float+0x2fe>
 800d4ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4d2:	4631      	mov	r1, r6
 800d4d4:	4628      	mov	r0, r5
 800d4d6:	47b8      	blx	r7
 800d4d8:	3001      	adds	r0, #1
 800d4da:	d1c0      	bne.n	800d45e <_printf_float+0x316>
 800d4dc:	e68f      	b.n	800d1fe <_printf_float+0xb6>
 800d4de:	9a06      	ldr	r2, [sp, #24]
 800d4e0:	464b      	mov	r3, r9
 800d4e2:	4442      	add	r2, r8
 800d4e4:	4631      	mov	r1, r6
 800d4e6:	4628      	mov	r0, r5
 800d4e8:	47b8      	blx	r7
 800d4ea:	3001      	adds	r0, #1
 800d4ec:	d1c3      	bne.n	800d476 <_printf_float+0x32e>
 800d4ee:	e686      	b.n	800d1fe <_printf_float+0xb6>
 800d4f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d4f4:	f1ba 0f01 	cmp.w	sl, #1
 800d4f8:	dc01      	bgt.n	800d4fe <_printf_float+0x3b6>
 800d4fa:	07db      	lsls	r3, r3, #31
 800d4fc:	d536      	bpl.n	800d56c <_printf_float+0x424>
 800d4fe:	2301      	movs	r3, #1
 800d500:	4642      	mov	r2, r8
 800d502:	4631      	mov	r1, r6
 800d504:	4628      	mov	r0, r5
 800d506:	47b8      	blx	r7
 800d508:	3001      	adds	r0, #1
 800d50a:	f43f ae78 	beq.w	800d1fe <_printf_float+0xb6>
 800d50e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d512:	4631      	mov	r1, r6
 800d514:	4628      	mov	r0, r5
 800d516:	47b8      	blx	r7
 800d518:	3001      	adds	r0, #1
 800d51a:	f43f ae70 	beq.w	800d1fe <_printf_float+0xb6>
 800d51e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d522:	2200      	movs	r2, #0
 800d524:	2300      	movs	r3, #0
 800d526:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d52a:	f7f3 facd 	bl	8000ac8 <__aeabi_dcmpeq>
 800d52e:	b9c0      	cbnz	r0, 800d562 <_printf_float+0x41a>
 800d530:	4653      	mov	r3, sl
 800d532:	f108 0201 	add.w	r2, r8, #1
 800d536:	4631      	mov	r1, r6
 800d538:	4628      	mov	r0, r5
 800d53a:	47b8      	blx	r7
 800d53c:	3001      	adds	r0, #1
 800d53e:	d10c      	bne.n	800d55a <_printf_float+0x412>
 800d540:	e65d      	b.n	800d1fe <_printf_float+0xb6>
 800d542:	2301      	movs	r3, #1
 800d544:	465a      	mov	r2, fp
 800d546:	4631      	mov	r1, r6
 800d548:	4628      	mov	r0, r5
 800d54a:	47b8      	blx	r7
 800d54c:	3001      	adds	r0, #1
 800d54e:	f43f ae56 	beq.w	800d1fe <_printf_float+0xb6>
 800d552:	f108 0801 	add.w	r8, r8, #1
 800d556:	45d0      	cmp	r8, sl
 800d558:	dbf3      	blt.n	800d542 <_printf_float+0x3fa>
 800d55a:	464b      	mov	r3, r9
 800d55c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d560:	e6df      	b.n	800d322 <_printf_float+0x1da>
 800d562:	f04f 0800 	mov.w	r8, #0
 800d566:	f104 0b1a 	add.w	fp, r4, #26
 800d56a:	e7f4      	b.n	800d556 <_printf_float+0x40e>
 800d56c:	2301      	movs	r3, #1
 800d56e:	4642      	mov	r2, r8
 800d570:	e7e1      	b.n	800d536 <_printf_float+0x3ee>
 800d572:	2301      	movs	r3, #1
 800d574:	464a      	mov	r2, r9
 800d576:	4631      	mov	r1, r6
 800d578:	4628      	mov	r0, r5
 800d57a:	47b8      	blx	r7
 800d57c:	3001      	adds	r0, #1
 800d57e:	f43f ae3e 	beq.w	800d1fe <_printf_float+0xb6>
 800d582:	f108 0801 	add.w	r8, r8, #1
 800d586:	68e3      	ldr	r3, [r4, #12]
 800d588:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d58a:	1a5b      	subs	r3, r3, r1
 800d58c:	4543      	cmp	r3, r8
 800d58e:	dcf0      	bgt.n	800d572 <_printf_float+0x42a>
 800d590:	e6fc      	b.n	800d38c <_printf_float+0x244>
 800d592:	f04f 0800 	mov.w	r8, #0
 800d596:	f104 0919 	add.w	r9, r4, #25
 800d59a:	e7f4      	b.n	800d586 <_printf_float+0x43e>

0800d59c <_printf_common>:
 800d59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5a0:	4616      	mov	r6, r2
 800d5a2:	4698      	mov	r8, r3
 800d5a4:	688a      	ldr	r2, [r1, #8]
 800d5a6:	690b      	ldr	r3, [r1, #16]
 800d5a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	bfb8      	it	lt
 800d5b0:	4613      	movlt	r3, r2
 800d5b2:	6033      	str	r3, [r6, #0]
 800d5b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d5b8:	4607      	mov	r7, r0
 800d5ba:	460c      	mov	r4, r1
 800d5bc:	b10a      	cbz	r2, 800d5c2 <_printf_common+0x26>
 800d5be:	3301      	adds	r3, #1
 800d5c0:	6033      	str	r3, [r6, #0]
 800d5c2:	6823      	ldr	r3, [r4, #0]
 800d5c4:	0699      	lsls	r1, r3, #26
 800d5c6:	bf42      	ittt	mi
 800d5c8:	6833      	ldrmi	r3, [r6, #0]
 800d5ca:	3302      	addmi	r3, #2
 800d5cc:	6033      	strmi	r3, [r6, #0]
 800d5ce:	6825      	ldr	r5, [r4, #0]
 800d5d0:	f015 0506 	ands.w	r5, r5, #6
 800d5d4:	d106      	bne.n	800d5e4 <_printf_common+0x48>
 800d5d6:	f104 0a19 	add.w	sl, r4, #25
 800d5da:	68e3      	ldr	r3, [r4, #12]
 800d5dc:	6832      	ldr	r2, [r6, #0]
 800d5de:	1a9b      	subs	r3, r3, r2
 800d5e0:	42ab      	cmp	r3, r5
 800d5e2:	dc26      	bgt.n	800d632 <_printf_common+0x96>
 800d5e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d5e8:	6822      	ldr	r2, [r4, #0]
 800d5ea:	3b00      	subs	r3, #0
 800d5ec:	bf18      	it	ne
 800d5ee:	2301      	movne	r3, #1
 800d5f0:	0692      	lsls	r2, r2, #26
 800d5f2:	d42b      	bmi.n	800d64c <_printf_common+0xb0>
 800d5f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d5f8:	4641      	mov	r1, r8
 800d5fa:	4638      	mov	r0, r7
 800d5fc:	47c8      	blx	r9
 800d5fe:	3001      	adds	r0, #1
 800d600:	d01e      	beq.n	800d640 <_printf_common+0xa4>
 800d602:	6823      	ldr	r3, [r4, #0]
 800d604:	6922      	ldr	r2, [r4, #16]
 800d606:	f003 0306 	and.w	r3, r3, #6
 800d60a:	2b04      	cmp	r3, #4
 800d60c:	bf02      	ittt	eq
 800d60e:	68e5      	ldreq	r5, [r4, #12]
 800d610:	6833      	ldreq	r3, [r6, #0]
 800d612:	1aed      	subeq	r5, r5, r3
 800d614:	68a3      	ldr	r3, [r4, #8]
 800d616:	bf0c      	ite	eq
 800d618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d61c:	2500      	movne	r5, #0
 800d61e:	4293      	cmp	r3, r2
 800d620:	bfc4      	itt	gt
 800d622:	1a9b      	subgt	r3, r3, r2
 800d624:	18ed      	addgt	r5, r5, r3
 800d626:	2600      	movs	r6, #0
 800d628:	341a      	adds	r4, #26
 800d62a:	42b5      	cmp	r5, r6
 800d62c:	d11a      	bne.n	800d664 <_printf_common+0xc8>
 800d62e:	2000      	movs	r0, #0
 800d630:	e008      	b.n	800d644 <_printf_common+0xa8>
 800d632:	2301      	movs	r3, #1
 800d634:	4652      	mov	r2, sl
 800d636:	4641      	mov	r1, r8
 800d638:	4638      	mov	r0, r7
 800d63a:	47c8      	blx	r9
 800d63c:	3001      	adds	r0, #1
 800d63e:	d103      	bne.n	800d648 <_printf_common+0xac>
 800d640:	f04f 30ff 	mov.w	r0, #4294967295
 800d644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d648:	3501      	adds	r5, #1
 800d64a:	e7c6      	b.n	800d5da <_printf_common+0x3e>
 800d64c:	18e1      	adds	r1, r4, r3
 800d64e:	1c5a      	adds	r2, r3, #1
 800d650:	2030      	movs	r0, #48	@ 0x30
 800d652:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d656:	4422      	add	r2, r4
 800d658:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d65c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d660:	3302      	adds	r3, #2
 800d662:	e7c7      	b.n	800d5f4 <_printf_common+0x58>
 800d664:	2301      	movs	r3, #1
 800d666:	4622      	mov	r2, r4
 800d668:	4641      	mov	r1, r8
 800d66a:	4638      	mov	r0, r7
 800d66c:	47c8      	blx	r9
 800d66e:	3001      	adds	r0, #1
 800d670:	d0e6      	beq.n	800d640 <_printf_common+0xa4>
 800d672:	3601      	adds	r6, #1
 800d674:	e7d9      	b.n	800d62a <_printf_common+0x8e>
	...

0800d678 <_printf_i>:
 800d678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d67c:	7e0f      	ldrb	r7, [r1, #24]
 800d67e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d680:	2f78      	cmp	r7, #120	@ 0x78
 800d682:	4691      	mov	r9, r2
 800d684:	4680      	mov	r8, r0
 800d686:	460c      	mov	r4, r1
 800d688:	469a      	mov	sl, r3
 800d68a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d68e:	d807      	bhi.n	800d6a0 <_printf_i+0x28>
 800d690:	2f62      	cmp	r7, #98	@ 0x62
 800d692:	d80a      	bhi.n	800d6aa <_printf_i+0x32>
 800d694:	2f00      	cmp	r7, #0
 800d696:	f000 80d2 	beq.w	800d83e <_printf_i+0x1c6>
 800d69a:	2f58      	cmp	r7, #88	@ 0x58
 800d69c:	f000 80b9 	beq.w	800d812 <_printf_i+0x19a>
 800d6a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d6a8:	e03a      	b.n	800d720 <_printf_i+0xa8>
 800d6aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d6ae:	2b15      	cmp	r3, #21
 800d6b0:	d8f6      	bhi.n	800d6a0 <_printf_i+0x28>
 800d6b2:	a101      	add	r1, pc, #4	@ (adr r1, 800d6b8 <_printf_i+0x40>)
 800d6b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d6b8:	0800d711 	.word	0x0800d711
 800d6bc:	0800d725 	.word	0x0800d725
 800d6c0:	0800d6a1 	.word	0x0800d6a1
 800d6c4:	0800d6a1 	.word	0x0800d6a1
 800d6c8:	0800d6a1 	.word	0x0800d6a1
 800d6cc:	0800d6a1 	.word	0x0800d6a1
 800d6d0:	0800d725 	.word	0x0800d725
 800d6d4:	0800d6a1 	.word	0x0800d6a1
 800d6d8:	0800d6a1 	.word	0x0800d6a1
 800d6dc:	0800d6a1 	.word	0x0800d6a1
 800d6e0:	0800d6a1 	.word	0x0800d6a1
 800d6e4:	0800d825 	.word	0x0800d825
 800d6e8:	0800d74f 	.word	0x0800d74f
 800d6ec:	0800d7df 	.word	0x0800d7df
 800d6f0:	0800d6a1 	.word	0x0800d6a1
 800d6f4:	0800d6a1 	.word	0x0800d6a1
 800d6f8:	0800d847 	.word	0x0800d847
 800d6fc:	0800d6a1 	.word	0x0800d6a1
 800d700:	0800d74f 	.word	0x0800d74f
 800d704:	0800d6a1 	.word	0x0800d6a1
 800d708:	0800d6a1 	.word	0x0800d6a1
 800d70c:	0800d7e7 	.word	0x0800d7e7
 800d710:	6833      	ldr	r3, [r6, #0]
 800d712:	1d1a      	adds	r2, r3, #4
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	6032      	str	r2, [r6, #0]
 800d718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d71c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d720:	2301      	movs	r3, #1
 800d722:	e09d      	b.n	800d860 <_printf_i+0x1e8>
 800d724:	6833      	ldr	r3, [r6, #0]
 800d726:	6820      	ldr	r0, [r4, #0]
 800d728:	1d19      	adds	r1, r3, #4
 800d72a:	6031      	str	r1, [r6, #0]
 800d72c:	0606      	lsls	r6, r0, #24
 800d72e:	d501      	bpl.n	800d734 <_printf_i+0xbc>
 800d730:	681d      	ldr	r5, [r3, #0]
 800d732:	e003      	b.n	800d73c <_printf_i+0xc4>
 800d734:	0645      	lsls	r5, r0, #25
 800d736:	d5fb      	bpl.n	800d730 <_printf_i+0xb8>
 800d738:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d73c:	2d00      	cmp	r5, #0
 800d73e:	da03      	bge.n	800d748 <_printf_i+0xd0>
 800d740:	232d      	movs	r3, #45	@ 0x2d
 800d742:	426d      	negs	r5, r5
 800d744:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d748:	4859      	ldr	r0, [pc, #356]	@ (800d8b0 <_printf_i+0x238>)
 800d74a:	230a      	movs	r3, #10
 800d74c:	e011      	b.n	800d772 <_printf_i+0xfa>
 800d74e:	6821      	ldr	r1, [r4, #0]
 800d750:	6833      	ldr	r3, [r6, #0]
 800d752:	0608      	lsls	r0, r1, #24
 800d754:	f853 5b04 	ldr.w	r5, [r3], #4
 800d758:	d402      	bmi.n	800d760 <_printf_i+0xe8>
 800d75a:	0649      	lsls	r1, r1, #25
 800d75c:	bf48      	it	mi
 800d75e:	b2ad      	uxthmi	r5, r5
 800d760:	2f6f      	cmp	r7, #111	@ 0x6f
 800d762:	4853      	ldr	r0, [pc, #332]	@ (800d8b0 <_printf_i+0x238>)
 800d764:	6033      	str	r3, [r6, #0]
 800d766:	bf14      	ite	ne
 800d768:	230a      	movne	r3, #10
 800d76a:	2308      	moveq	r3, #8
 800d76c:	2100      	movs	r1, #0
 800d76e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d772:	6866      	ldr	r6, [r4, #4]
 800d774:	60a6      	str	r6, [r4, #8]
 800d776:	2e00      	cmp	r6, #0
 800d778:	bfa2      	ittt	ge
 800d77a:	6821      	ldrge	r1, [r4, #0]
 800d77c:	f021 0104 	bicge.w	r1, r1, #4
 800d780:	6021      	strge	r1, [r4, #0]
 800d782:	b90d      	cbnz	r5, 800d788 <_printf_i+0x110>
 800d784:	2e00      	cmp	r6, #0
 800d786:	d04b      	beq.n	800d820 <_printf_i+0x1a8>
 800d788:	4616      	mov	r6, r2
 800d78a:	fbb5 f1f3 	udiv	r1, r5, r3
 800d78e:	fb03 5711 	mls	r7, r3, r1, r5
 800d792:	5dc7      	ldrb	r7, [r0, r7]
 800d794:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d798:	462f      	mov	r7, r5
 800d79a:	42bb      	cmp	r3, r7
 800d79c:	460d      	mov	r5, r1
 800d79e:	d9f4      	bls.n	800d78a <_printf_i+0x112>
 800d7a0:	2b08      	cmp	r3, #8
 800d7a2:	d10b      	bne.n	800d7bc <_printf_i+0x144>
 800d7a4:	6823      	ldr	r3, [r4, #0]
 800d7a6:	07df      	lsls	r7, r3, #31
 800d7a8:	d508      	bpl.n	800d7bc <_printf_i+0x144>
 800d7aa:	6923      	ldr	r3, [r4, #16]
 800d7ac:	6861      	ldr	r1, [r4, #4]
 800d7ae:	4299      	cmp	r1, r3
 800d7b0:	bfde      	ittt	le
 800d7b2:	2330      	movle	r3, #48	@ 0x30
 800d7b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d7b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d7bc:	1b92      	subs	r2, r2, r6
 800d7be:	6122      	str	r2, [r4, #16]
 800d7c0:	f8cd a000 	str.w	sl, [sp]
 800d7c4:	464b      	mov	r3, r9
 800d7c6:	aa03      	add	r2, sp, #12
 800d7c8:	4621      	mov	r1, r4
 800d7ca:	4640      	mov	r0, r8
 800d7cc:	f7ff fee6 	bl	800d59c <_printf_common>
 800d7d0:	3001      	adds	r0, #1
 800d7d2:	d14a      	bne.n	800d86a <_printf_i+0x1f2>
 800d7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d7d8:	b004      	add	sp, #16
 800d7da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7de:	6823      	ldr	r3, [r4, #0]
 800d7e0:	f043 0320 	orr.w	r3, r3, #32
 800d7e4:	6023      	str	r3, [r4, #0]
 800d7e6:	4833      	ldr	r0, [pc, #204]	@ (800d8b4 <_printf_i+0x23c>)
 800d7e8:	2778      	movs	r7, #120	@ 0x78
 800d7ea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d7ee:	6823      	ldr	r3, [r4, #0]
 800d7f0:	6831      	ldr	r1, [r6, #0]
 800d7f2:	061f      	lsls	r7, r3, #24
 800d7f4:	f851 5b04 	ldr.w	r5, [r1], #4
 800d7f8:	d402      	bmi.n	800d800 <_printf_i+0x188>
 800d7fa:	065f      	lsls	r7, r3, #25
 800d7fc:	bf48      	it	mi
 800d7fe:	b2ad      	uxthmi	r5, r5
 800d800:	6031      	str	r1, [r6, #0]
 800d802:	07d9      	lsls	r1, r3, #31
 800d804:	bf44      	itt	mi
 800d806:	f043 0320 	orrmi.w	r3, r3, #32
 800d80a:	6023      	strmi	r3, [r4, #0]
 800d80c:	b11d      	cbz	r5, 800d816 <_printf_i+0x19e>
 800d80e:	2310      	movs	r3, #16
 800d810:	e7ac      	b.n	800d76c <_printf_i+0xf4>
 800d812:	4827      	ldr	r0, [pc, #156]	@ (800d8b0 <_printf_i+0x238>)
 800d814:	e7e9      	b.n	800d7ea <_printf_i+0x172>
 800d816:	6823      	ldr	r3, [r4, #0]
 800d818:	f023 0320 	bic.w	r3, r3, #32
 800d81c:	6023      	str	r3, [r4, #0]
 800d81e:	e7f6      	b.n	800d80e <_printf_i+0x196>
 800d820:	4616      	mov	r6, r2
 800d822:	e7bd      	b.n	800d7a0 <_printf_i+0x128>
 800d824:	6833      	ldr	r3, [r6, #0]
 800d826:	6825      	ldr	r5, [r4, #0]
 800d828:	6961      	ldr	r1, [r4, #20]
 800d82a:	1d18      	adds	r0, r3, #4
 800d82c:	6030      	str	r0, [r6, #0]
 800d82e:	062e      	lsls	r6, r5, #24
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	d501      	bpl.n	800d838 <_printf_i+0x1c0>
 800d834:	6019      	str	r1, [r3, #0]
 800d836:	e002      	b.n	800d83e <_printf_i+0x1c6>
 800d838:	0668      	lsls	r0, r5, #25
 800d83a:	d5fb      	bpl.n	800d834 <_printf_i+0x1bc>
 800d83c:	8019      	strh	r1, [r3, #0]
 800d83e:	2300      	movs	r3, #0
 800d840:	6123      	str	r3, [r4, #16]
 800d842:	4616      	mov	r6, r2
 800d844:	e7bc      	b.n	800d7c0 <_printf_i+0x148>
 800d846:	6833      	ldr	r3, [r6, #0]
 800d848:	1d1a      	adds	r2, r3, #4
 800d84a:	6032      	str	r2, [r6, #0]
 800d84c:	681e      	ldr	r6, [r3, #0]
 800d84e:	6862      	ldr	r2, [r4, #4]
 800d850:	2100      	movs	r1, #0
 800d852:	4630      	mov	r0, r6
 800d854:	f7f2 fcbc 	bl	80001d0 <memchr>
 800d858:	b108      	cbz	r0, 800d85e <_printf_i+0x1e6>
 800d85a:	1b80      	subs	r0, r0, r6
 800d85c:	6060      	str	r0, [r4, #4]
 800d85e:	6863      	ldr	r3, [r4, #4]
 800d860:	6123      	str	r3, [r4, #16]
 800d862:	2300      	movs	r3, #0
 800d864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d868:	e7aa      	b.n	800d7c0 <_printf_i+0x148>
 800d86a:	6923      	ldr	r3, [r4, #16]
 800d86c:	4632      	mov	r2, r6
 800d86e:	4649      	mov	r1, r9
 800d870:	4640      	mov	r0, r8
 800d872:	47d0      	blx	sl
 800d874:	3001      	adds	r0, #1
 800d876:	d0ad      	beq.n	800d7d4 <_printf_i+0x15c>
 800d878:	6823      	ldr	r3, [r4, #0]
 800d87a:	079b      	lsls	r3, r3, #30
 800d87c:	d413      	bmi.n	800d8a6 <_printf_i+0x22e>
 800d87e:	68e0      	ldr	r0, [r4, #12]
 800d880:	9b03      	ldr	r3, [sp, #12]
 800d882:	4298      	cmp	r0, r3
 800d884:	bfb8      	it	lt
 800d886:	4618      	movlt	r0, r3
 800d888:	e7a6      	b.n	800d7d8 <_printf_i+0x160>
 800d88a:	2301      	movs	r3, #1
 800d88c:	4632      	mov	r2, r6
 800d88e:	4649      	mov	r1, r9
 800d890:	4640      	mov	r0, r8
 800d892:	47d0      	blx	sl
 800d894:	3001      	adds	r0, #1
 800d896:	d09d      	beq.n	800d7d4 <_printf_i+0x15c>
 800d898:	3501      	adds	r5, #1
 800d89a:	68e3      	ldr	r3, [r4, #12]
 800d89c:	9903      	ldr	r1, [sp, #12]
 800d89e:	1a5b      	subs	r3, r3, r1
 800d8a0:	42ab      	cmp	r3, r5
 800d8a2:	dcf2      	bgt.n	800d88a <_printf_i+0x212>
 800d8a4:	e7eb      	b.n	800d87e <_printf_i+0x206>
 800d8a6:	2500      	movs	r5, #0
 800d8a8:	f104 0619 	add.w	r6, r4, #25
 800d8ac:	e7f5      	b.n	800d89a <_printf_i+0x222>
 800d8ae:	bf00      	nop
 800d8b0:	0801024a 	.word	0x0801024a
 800d8b4:	0801025b 	.word	0x0801025b

0800d8b8 <std>:
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	b510      	push	{r4, lr}
 800d8bc:	4604      	mov	r4, r0
 800d8be:	e9c0 3300 	strd	r3, r3, [r0]
 800d8c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d8c6:	6083      	str	r3, [r0, #8]
 800d8c8:	8181      	strh	r1, [r0, #12]
 800d8ca:	6643      	str	r3, [r0, #100]	@ 0x64
 800d8cc:	81c2      	strh	r2, [r0, #14]
 800d8ce:	6183      	str	r3, [r0, #24]
 800d8d0:	4619      	mov	r1, r3
 800d8d2:	2208      	movs	r2, #8
 800d8d4:	305c      	adds	r0, #92	@ 0x5c
 800d8d6:	f000 f928 	bl	800db2a <memset>
 800d8da:	4b0d      	ldr	r3, [pc, #52]	@ (800d910 <std+0x58>)
 800d8dc:	6263      	str	r3, [r4, #36]	@ 0x24
 800d8de:	4b0d      	ldr	r3, [pc, #52]	@ (800d914 <std+0x5c>)
 800d8e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d8e2:	4b0d      	ldr	r3, [pc, #52]	@ (800d918 <std+0x60>)
 800d8e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d8e6:	4b0d      	ldr	r3, [pc, #52]	@ (800d91c <std+0x64>)
 800d8e8:	6323      	str	r3, [r4, #48]	@ 0x30
 800d8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d920 <std+0x68>)
 800d8ec:	6224      	str	r4, [r4, #32]
 800d8ee:	429c      	cmp	r4, r3
 800d8f0:	d006      	beq.n	800d900 <std+0x48>
 800d8f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d8f6:	4294      	cmp	r4, r2
 800d8f8:	d002      	beq.n	800d900 <std+0x48>
 800d8fa:	33d0      	adds	r3, #208	@ 0xd0
 800d8fc:	429c      	cmp	r4, r3
 800d8fe:	d105      	bne.n	800d90c <std+0x54>
 800d900:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d908:	f000 b98c 	b.w	800dc24 <__retarget_lock_init_recursive>
 800d90c:	bd10      	pop	{r4, pc}
 800d90e:	bf00      	nop
 800d910:	0800daa5 	.word	0x0800daa5
 800d914:	0800dac7 	.word	0x0800dac7
 800d918:	0800daff 	.word	0x0800daff
 800d91c:	0800db23 	.word	0x0800db23
 800d920:	20002188 	.word	0x20002188

0800d924 <stdio_exit_handler>:
 800d924:	4a02      	ldr	r2, [pc, #8]	@ (800d930 <stdio_exit_handler+0xc>)
 800d926:	4903      	ldr	r1, [pc, #12]	@ (800d934 <stdio_exit_handler+0x10>)
 800d928:	4803      	ldr	r0, [pc, #12]	@ (800d938 <stdio_exit_handler+0x14>)
 800d92a:	f000 b869 	b.w	800da00 <_fwalk_sglue>
 800d92e:	bf00      	nop
 800d930:	20000114 	.word	0x20000114
 800d934:	0800f585 	.word	0x0800f585
 800d938:	20000124 	.word	0x20000124

0800d93c <cleanup_stdio>:
 800d93c:	6841      	ldr	r1, [r0, #4]
 800d93e:	4b0c      	ldr	r3, [pc, #48]	@ (800d970 <cleanup_stdio+0x34>)
 800d940:	4299      	cmp	r1, r3
 800d942:	b510      	push	{r4, lr}
 800d944:	4604      	mov	r4, r0
 800d946:	d001      	beq.n	800d94c <cleanup_stdio+0x10>
 800d948:	f001 fe1c 	bl	800f584 <_fflush_r>
 800d94c:	68a1      	ldr	r1, [r4, #8]
 800d94e:	4b09      	ldr	r3, [pc, #36]	@ (800d974 <cleanup_stdio+0x38>)
 800d950:	4299      	cmp	r1, r3
 800d952:	d002      	beq.n	800d95a <cleanup_stdio+0x1e>
 800d954:	4620      	mov	r0, r4
 800d956:	f001 fe15 	bl	800f584 <_fflush_r>
 800d95a:	68e1      	ldr	r1, [r4, #12]
 800d95c:	4b06      	ldr	r3, [pc, #24]	@ (800d978 <cleanup_stdio+0x3c>)
 800d95e:	4299      	cmp	r1, r3
 800d960:	d004      	beq.n	800d96c <cleanup_stdio+0x30>
 800d962:	4620      	mov	r0, r4
 800d964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d968:	f001 be0c 	b.w	800f584 <_fflush_r>
 800d96c:	bd10      	pop	{r4, pc}
 800d96e:	bf00      	nop
 800d970:	20002188 	.word	0x20002188
 800d974:	200021f0 	.word	0x200021f0
 800d978:	20002258 	.word	0x20002258

0800d97c <global_stdio_init.part.0>:
 800d97c:	b510      	push	{r4, lr}
 800d97e:	4b0b      	ldr	r3, [pc, #44]	@ (800d9ac <global_stdio_init.part.0+0x30>)
 800d980:	4c0b      	ldr	r4, [pc, #44]	@ (800d9b0 <global_stdio_init.part.0+0x34>)
 800d982:	4a0c      	ldr	r2, [pc, #48]	@ (800d9b4 <global_stdio_init.part.0+0x38>)
 800d984:	601a      	str	r2, [r3, #0]
 800d986:	4620      	mov	r0, r4
 800d988:	2200      	movs	r2, #0
 800d98a:	2104      	movs	r1, #4
 800d98c:	f7ff ff94 	bl	800d8b8 <std>
 800d990:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d994:	2201      	movs	r2, #1
 800d996:	2109      	movs	r1, #9
 800d998:	f7ff ff8e 	bl	800d8b8 <std>
 800d99c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d9a0:	2202      	movs	r2, #2
 800d9a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9a6:	2112      	movs	r1, #18
 800d9a8:	f7ff bf86 	b.w	800d8b8 <std>
 800d9ac:	200022c0 	.word	0x200022c0
 800d9b0:	20002188 	.word	0x20002188
 800d9b4:	0800d925 	.word	0x0800d925

0800d9b8 <__sfp_lock_acquire>:
 800d9b8:	4801      	ldr	r0, [pc, #4]	@ (800d9c0 <__sfp_lock_acquire+0x8>)
 800d9ba:	f000 b934 	b.w	800dc26 <__retarget_lock_acquire_recursive>
 800d9be:	bf00      	nop
 800d9c0:	200022c9 	.word	0x200022c9

0800d9c4 <__sfp_lock_release>:
 800d9c4:	4801      	ldr	r0, [pc, #4]	@ (800d9cc <__sfp_lock_release+0x8>)
 800d9c6:	f000 b92f 	b.w	800dc28 <__retarget_lock_release_recursive>
 800d9ca:	bf00      	nop
 800d9cc:	200022c9 	.word	0x200022c9

0800d9d0 <__sinit>:
 800d9d0:	b510      	push	{r4, lr}
 800d9d2:	4604      	mov	r4, r0
 800d9d4:	f7ff fff0 	bl	800d9b8 <__sfp_lock_acquire>
 800d9d8:	6a23      	ldr	r3, [r4, #32]
 800d9da:	b11b      	cbz	r3, 800d9e4 <__sinit+0x14>
 800d9dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9e0:	f7ff bff0 	b.w	800d9c4 <__sfp_lock_release>
 800d9e4:	4b04      	ldr	r3, [pc, #16]	@ (800d9f8 <__sinit+0x28>)
 800d9e6:	6223      	str	r3, [r4, #32]
 800d9e8:	4b04      	ldr	r3, [pc, #16]	@ (800d9fc <__sinit+0x2c>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d1f5      	bne.n	800d9dc <__sinit+0xc>
 800d9f0:	f7ff ffc4 	bl	800d97c <global_stdio_init.part.0>
 800d9f4:	e7f2      	b.n	800d9dc <__sinit+0xc>
 800d9f6:	bf00      	nop
 800d9f8:	0800d93d 	.word	0x0800d93d
 800d9fc:	200022c0 	.word	0x200022c0

0800da00 <_fwalk_sglue>:
 800da00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da04:	4607      	mov	r7, r0
 800da06:	4688      	mov	r8, r1
 800da08:	4614      	mov	r4, r2
 800da0a:	2600      	movs	r6, #0
 800da0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800da10:	f1b9 0901 	subs.w	r9, r9, #1
 800da14:	d505      	bpl.n	800da22 <_fwalk_sglue+0x22>
 800da16:	6824      	ldr	r4, [r4, #0]
 800da18:	2c00      	cmp	r4, #0
 800da1a:	d1f7      	bne.n	800da0c <_fwalk_sglue+0xc>
 800da1c:	4630      	mov	r0, r6
 800da1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da22:	89ab      	ldrh	r3, [r5, #12]
 800da24:	2b01      	cmp	r3, #1
 800da26:	d907      	bls.n	800da38 <_fwalk_sglue+0x38>
 800da28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800da2c:	3301      	adds	r3, #1
 800da2e:	d003      	beq.n	800da38 <_fwalk_sglue+0x38>
 800da30:	4629      	mov	r1, r5
 800da32:	4638      	mov	r0, r7
 800da34:	47c0      	blx	r8
 800da36:	4306      	orrs	r6, r0
 800da38:	3568      	adds	r5, #104	@ 0x68
 800da3a:	e7e9      	b.n	800da10 <_fwalk_sglue+0x10>

0800da3c <sniprintf>:
 800da3c:	b40c      	push	{r2, r3}
 800da3e:	b530      	push	{r4, r5, lr}
 800da40:	4b17      	ldr	r3, [pc, #92]	@ (800daa0 <sniprintf+0x64>)
 800da42:	1e0c      	subs	r4, r1, #0
 800da44:	681d      	ldr	r5, [r3, #0]
 800da46:	b09d      	sub	sp, #116	@ 0x74
 800da48:	da08      	bge.n	800da5c <sniprintf+0x20>
 800da4a:	238b      	movs	r3, #139	@ 0x8b
 800da4c:	602b      	str	r3, [r5, #0]
 800da4e:	f04f 30ff 	mov.w	r0, #4294967295
 800da52:	b01d      	add	sp, #116	@ 0x74
 800da54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800da58:	b002      	add	sp, #8
 800da5a:	4770      	bx	lr
 800da5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800da60:	f8ad 3014 	strh.w	r3, [sp, #20]
 800da64:	bf14      	ite	ne
 800da66:	f104 33ff 	addne.w	r3, r4, #4294967295
 800da6a:	4623      	moveq	r3, r4
 800da6c:	9304      	str	r3, [sp, #16]
 800da6e:	9307      	str	r3, [sp, #28]
 800da70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800da74:	9002      	str	r0, [sp, #8]
 800da76:	9006      	str	r0, [sp, #24]
 800da78:	f8ad 3016 	strh.w	r3, [sp, #22]
 800da7c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800da7e:	ab21      	add	r3, sp, #132	@ 0x84
 800da80:	a902      	add	r1, sp, #8
 800da82:	4628      	mov	r0, r5
 800da84:	9301      	str	r3, [sp, #4]
 800da86:	f001 fbfd 	bl	800f284 <_svfiprintf_r>
 800da8a:	1c43      	adds	r3, r0, #1
 800da8c:	bfbc      	itt	lt
 800da8e:	238b      	movlt	r3, #139	@ 0x8b
 800da90:	602b      	strlt	r3, [r5, #0]
 800da92:	2c00      	cmp	r4, #0
 800da94:	d0dd      	beq.n	800da52 <sniprintf+0x16>
 800da96:	9b02      	ldr	r3, [sp, #8]
 800da98:	2200      	movs	r2, #0
 800da9a:	701a      	strb	r2, [r3, #0]
 800da9c:	e7d9      	b.n	800da52 <sniprintf+0x16>
 800da9e:	bf00      	nop
 800daa0:	20000120 	.word	0x20000120

0800daa4 <__sread>:
 800daa4:	b510      	push	{r4, lr}
 800daa6:	460c      	mov	r4, r1
 800daa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daac:	f000 f86c 	bl	800db88 <_read_r>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	bfab      	itete	ge
 800dab4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dab6:	89a3      	ldrhlt	r3, [r4, #12]
 800dab8:	181b      	addge	r3, r3, r0
 800daba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dabe:	bfac      	ite	ge
 800dac0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dac2:	81a3      	strhlt	r3, [r4, #12]
 800dac4:	bd10      	pop	{r4, pc}

0800dac6 <__swrite>:
 800dac6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daca:	461f      	mov	r7, r3
 800dacc:	898b      	ldrh	r3, [r1, #12]
 800dace:	05db      	lsls	r3, r3, #23
 800dad0:	4605      	mov	r5, r0
 800dad2:	460c      	mov	r4, r1
 800dad4:	4616      	mov	r6, r2
 800dad6:	d505      	bpl.n	800dae4 <__swrite+0x1e>
 800dad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dadc:	2302      	movs	r3, #2
 800dade:	2200      	movs	r2, #0
 800dae0:	f000 f840 	bl	800db64 <_lseek_r>
 800dae4:	89a3      	ldrh	r3, [r4, #12]
 800dae6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800daea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800daee:	81a3      	strh	r3, [r4, #12]
 800daf0:	4632      	mov	r2, r6
 800daf2:	463b      	mov	r3, r7
 800daf4:	4628      	mov	r0, r5
 800daf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dafa:	f000 b857 	b.w	800dbac <_write_r>

0800dafe <__sseek>:
 800dafe:	b510      	push	{r4, lr}
 800db00:	460c      	mov	r4, r1
 800db02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db06:	f000 f82d 	bl	800db64 <_lseek_r>
 800db0a:	1c43      	adds	r3, r0, #1
 800db0c:	89a3      	ldrh	r3, [r4, #12]
 800db0e:	bf15      	itete	ne
 800db10:	6560      	strne	r0, [r4, #84]	@ 0x54
 800db12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800db16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800db1a:	81a3      	strheq	r3, [r4, #12]
 800db1c:	bf18      	it	ne
 800db1e:	81a3      	strhne	r3, [r4, #12]
 800db20:	bd10      	pop	{r4, pc}

0800db22 <__sclose>:
 800db22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db26:	f000 b80d 	b.w	800db44 <_close_r>

0800db2a <memset>:
 800db2a:	4402      	add	r2, r0
 800db2c:	4603      	mov	r3, r0
 800db2e:	4293      	cmp	r3, r2
 800db30:	d100      	bne.n	800db34 <memset+0xa>
 800db32:	4770      	bx	lr
 800db34:	f803 1b01 	strb.w	r1, [r3], #1
 800db38:	e7f9      	b.n	800db2e <memset+0x4>
	...

0800db3c <_localeconv_r>:
 800db3c:	4800      	ldr	r0, [pc, #0]	@ (800db40 <_localeconv_r+0x4>)
 800db3e:	4770      	bx	lr
 800db40:	20000260 	.word	0x20000260

0800db44 <_close_r>:
 800db44:	b538      	push	{r3, r4, r5, lr}
 800db46:	4d06      	ldr	r5, [pc, #24]	@ (800db60 <_close_r+0x1c>)
 800db48:	2300      	movs	r3, #0
 800db4a:	4604      	mov	r4, r0
 800db4c:	4608      	mov	r0, r1
 800db4e:	602b      	str	r3, [r5, #0]
 800db50:	f7f5 fcea 	bl	8003528 <_close>
 800db54:	1c43      	adds	r3, r0, #1
 800db56:	d102      	bne.n	800db5e <_close_r+0x1a>
 800db58:	682b      	ldr	r3, [r5, #0]
 800db5a:	b103      	cbz	r3, 800db5e <_close_r+0x1a>
 800db5c:	6023      	str	r3, [r4, #0]
 800db5e:	bd38      	pop	{r3, r4, r5, pc}
 800db60:	200022c4 	.word	0x200022c4

0800db64 <_lseek_r>:
 800db64:	b538      	push	{r3, r4, r5, lr}
 800db66:	4d07      	ldr	r5, [pc, #28]	@ (800db84 <_lseek_r+0x20>)
 800db68:	4604      	mov	r4, r0
 800db6a:	4608      	mov	r0, r1
 800db6c:	4611      	mov	r1, r2
 800db6e:	2200      	movs	r2, #0
 800db70:	602a      	str	r2, [r5, #0]
 800db72:	461a      	mov	r2, r3
 800db74:	f7f5 fcff 	bl	8003576 <_lseek>
 800db78:	1c43      	adds	r3, r0, #1
 800db7a:	d102      	bne.n	800db82 <_lseek_r+0x1e>
 800db7c:	682b      	ldr	r3, [r5, #0]
 800db7e:	b103      	cbz	r3, 800db82 <_lseek_r+0x1e>
 800db80:	6023      	str	r3, [r4, #0]
 800db82:	bd38      	pop	{r3, r4, r5, pc}
 800db84:	200022c4 	.word	0x200022c4

0800db88 <_read_r>:
 800db88:	b538      	push	{r3, r4, r5, lr}
 800db8a:	4d07      	ldr	r5, [pc, #28]	@ (800dba8 <_read_r+0x20>)
 800db8c:	4604      	mov	r4, r0
 800db8e:	4608      	mov	r0, r1
 800db90:	4611      	mov	r1, r2
 800db92:	2200      	movs	r2, #0
 800db94:	602a      	str	r2, [r5, #0]
 800db96:	461a      	mov	r2, r3
 800db98:	f7f5 fc8d 	bl	80034b6 <_read>
 800db9c:	1c43      	adds	r3, r0, #1
 800db9e:	d102      	bne.n	800dba6 <_read_r+0x1e>
 800dba0:	682b      	ldr	r3, [r5, #0]
 800dba2:	b103      	cbz	r3, 800dba6 <_read_r+0x1e>
 800dba4:	6023      	str	r3, [r4, #0]
 800dba6:	bd38      	pop	{r3, r4, r5, pc}
 800dba8:	200022c4 	.word	0x200022c4

0800dbac <_write_r>:
 800dbac:	b538      	push	{r3, r4, r5, lr}
 800dbae:	4d07      	ldr	r5, [pc, #28]	@ (800dbcc <_write_r+0x20>)
 800dbb0:	4604      	mov	r4, r0
 800dbb2:	4608      	mov	r0, r1
 800dbb4:	4611      	mov	r1, r2
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	602a      	str	r2, [r5, #0]
 800dbba:	461a      	mov	r2, r3
 800dbbc:	f7f5 fc98 	bl	80034f0 <_write>
 800dbc0:	1c43      	adds	r3, r0, #1
 800dbc2:	d102      	bne.n	800dbca <_write_r+0x1e>
 800dbc4:	682b      	ldr	r3, [r5, #0]
 800dbc6:	b103      	cbz	r3, 800dbca <_write_r+0x1e>
 800dbc8:	6023      	str	r3, [r4, #0]
 800dbca:	bd38      	pop	{r3, r4, r5, pc}
 800dbcc:	200022c4 	.word	0x200022c4

0800dbd0 <__errno>:
 800dbd0:	4b01      	ldr	r3, [pc, #4]	@ (800dbd8 <__errno+0x8>)
 800dbd2:	6818      	ldr	r0, [r3, #0]
 800dbd4:	4770      	bx	lr
 800dbd6:	bf00      	nop
 800dbd8:	20000120 	.word	0x20000120

0800dbdc <__libc_init_array>:
 800dbdc:	b570      	push	{r4, r5, r6, lr}
 800dbde:	4d0d      	ldr	r5, [pc, #52]	@ (800dc14 <__libc_init_array+0x38>)
 800dbe0:	4c0d      	ldr	r4, [pc, #52]	@ (800dc18 <__libc_init_array+0x3c>)
 800dbe2:	1b64      	subs	r4, r4, r5
 800dbe4:	10a4      	asrs	r4, r4, #2
 800dbe6:	2600      	movs	r6, #0
 800dbe8:	42a6      	cmp	r6, r4
 800dbea:	d109      	bne.n	800dc00 <__libc_init_array+0x24>
 800dbec:	4d0b      	ldr	r5, [pc, #44]	@ (800dc1c <__libc_init_array+0x40>)
 800dbee:	4c0c      	ldr	r4, [pc, #48]	@ (800dc20 <__libc_init_array+0x44>)
 800dbf0:	f002 fa64 	bl	80100bc <_init>
 800dbf4:	1b64      	subs	r4, r4, r5
 800dbf6:	10a4      	asrs	r4, r4, #2
 800dbf8:	2600      	movs	r6, #0
 800dbfa:	42a6      	cmp	r6, r4
 800dbfc:	d105      	bne.n	800dc0a <__libc_init_array+0x2e>
 800dbfe:	bd70      	pop	{r4, r5, r6, pc}
 800dc00:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc04:	4798      	blx	r3
 800dc06:	3601      	adds	r6, #1
 800dc08:	e7ee      	b.n	800dbe8 <__libc_init_array+0xc>
 800dc0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc0e:	4798      	blx	r3
 800dc10:	3601      	adds	r6, #1
 800dc12:	e7f2      	b.n	800dbfa <__libc_init_array+0x1e>
 800dc14:	080105b0 	.word	0x080105b0
 800dc18:	080105b0 	.word	0x080105b0
 800dc1c:	080105b0 	.word	0x080105b0
 800dc20:	080105b4 	.word	0x080105b4

0800dc24 <__retarget_lock_init_recursive>:
 800dc24:	4770      	bx	lr

0800dc26 <__retarget_lock_acquire_recursive>:
 800dc26:	4770      	bx	lr

0800dc28 <__retarget_lock_release_recursive>:
 800dc28:	4770      	bx	lr

0800dc2a <quorem>:
 800dc2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc2e:	6903      	ldr	r3, [r0, #16]
 800dc30:	690c      	ldr	r4, [r1, #16]
 800dc32:	42a3      	cmp	r3, r4
 800dc34:	4607      	mov	r7, r0
 800dc36:	db7e      	blt.n	800dd36 <quorem+0x10c>
 800dc38:	3c01      	subs	r4, #1
 800dc3a:	f101 0814 	add.w	r8, r1, #20
 800dc3e:	00a3      	lsls	r3, r4, #2
 800dc40:	f100 0514 	add.w	r5, r0, #20
 800dc44:	9300      	str	r3, [sp, #0]
 800dc46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dc4a:	9301      	str	r3, [sp, #4]
 800dc4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dc50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dc54:	3301      	adds	r3, #1
 800dc56:	429a      	cmp	r2, r3
 800dc58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dc5c:	fbb2 f6f3 	udiv	r6, r2, r3
 800dc60:	d32e      	bcc.n	800dcc0 <quorem+0x96>
 800dc62:	f04f 0a00 	mov.w	sl, #0
 800dc66:	46c4      	mov	ip, r8
 800dc68:	46ae      	mov	lr, r5
 800dc6a:	46d3      	mov	fp, sl
 800dc6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dc70:	b298      	uxth	r0, r3
 800dc72:	fb06 a000 	mla	r0, r6, r0, sl
 800dc76:	0c02      	lsrs	r2, r0, #16
 800dc78:	0c1b      	lsrs	r3, r3, #16
 800dc7a:	fb06 2303 	mla	r3, r6, r3, r2
 800dc7e:	f8de 2000 	ldr.w	r2, [lr]
 800dc82:	b280      	uxth	r0, r0
 800dc84:	b292      	uxth	r2, r2
 800dc86:	1a12      	subs	r2, r2, r0
 800dc88:	445a      	add	r2, fp
 800dc8a:	f8de 0000 	ldr.w	r0, [lr]
 800dc8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dc92:	b29b      	uxth	r3, r3
 800dc94:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dc98:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dc9c:	b292      	uxth	r2, r2
 800dc9e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dca2:	45e1      	cmp	r9, ip
 800dca4:	f84e 2b04 	str.w	r2, [lr], #4
 800dca8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dcac:	d2de      	bcs.n	800dc6c <quorem+0x42>
 800dcae:	9b00      	ldr	r3, [sp, #0]
 800dcb0:	58eb      	ldr	r3, [r5, r3]
 800dcb2:	b92b      	cbnz	r3, 800dcc0 <quorem+0x96>
 800dcb4:	9b01      	ldr	r3, [sp, #4]
 800dcb6:	3b04      	subs	r3, #4
 800dcb8:	429d      	cmp	r5, r3
 800dcba:	461a      	mov	r2, r3
 800dcbc:	d32f      	bcc.n	800dd1e <quorem+0xf4>
 800dcbe:	613c      	str	r4, [r7, #16]
 800dcc0:	4638      	mov	r0, r7
 800dcc2:	f001 f97b 	bl	800efbc <__mcmp>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	db25      	blt.n	800dd16 <quorem+0xec>
 800dcca:	4629      	mov	r1, r5
 800dccc:	2000      	movs	r0, #0
 800dcce:	f858 2b04 	ldr.w	r2, [r8], #4
 800dcd2:	f8d1 c000 	ldr.w	ip, [r1]
 800dcd6:	fa1f fe82 	uxth.w	lr, r2
 800dcda:	fa1f f38c 	uxth.w	r3, ip
 800dcde:	eba3 030e 	sub.w	r3, r3, lr
 800dce2:	4403      	add	r3, r0
 800dce4:	0c12      	lsrs	r2, r2, #16
 800dce6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dcea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcf4:	45c1      	cmp	r9, r8
 800dcf6:	f841 3b04 	str.w	r3, [r1], #4
 800dcfa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dcfe:	d2e6      	bcs.n	800dcce <quorem+0xa4>
 800dd00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd08:	b922      	cbnz	r2, 800dd14 <quorem+0xea>
 800dd0a:	3b04      	subs	r3, #4
 800dd0c:	429d      	cmp	r5, r3
 800dd0e:	461a      	mov	r2, r3
 800dd10:	d30b      	bcc.n	800dd2a <quorem+0x100>
 800dd12:	613c      	str	r4, [r7, #16]
 800dd14:	3601      	adds	r6, #1
 800dd16:	4630      	mov	r0, r6
 800dd18:	b003      	add	sp, #12
 800dd1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd1e:	6812      	ldr	r2, [r2, #0]
 800dd20:	3b04      	subs	r3, #4
 800dd22:	2a00      	cmp	r2, #0
 800dd24:	d1cb      	bne.n	800dcbe <quorem+0x94>
 800dd26:	3c01      	subs	r4, #1
 800dd28:	e7c6      	b.n	800dcb8 <quorem+0x8e>
 800dd2a:	6812      	ldr	r2, [r2, #0]
 800dd2c:	3b04      	subs	r3, #4
 800dd2e:	2a00      	cmp	r2, #0
 800dd30:	d1ef      	bne.n	800dd12 <quorem+0xe8>
 800dd32:	3c01      	subs	r4, #1
 800dd34:	e7ea      	b.n	800dd0c <quorem+0xe2>
 800dd36:	2000      	movs	r0, #0
 800dd38:	e7ee      	b.n	800dd18 <quorem+0xee>
 800dd3a:	0000      	movs	r0, r0
 800dd3c:	0000      	movs	r0, r0
	...

0800dd40 <_dtoa_r>:
 800dd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd44:	69c7      	ldr	r7, [r0, #28]
 800dd46:	b099      	sub	sp, #100	@ 0x64
 800dd48:	ed8d 0b02 	vstr	d0, [sp, #8]
 800dd4c:	ec55 4b10 	vmov	r4, r5, d0
 800dd50:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800dd52:	9109      	str	r1, [sp, #36]	@ 0x24
 800dd54:	4683      	mov	fp, r0
 800dd56:	920e      	str	r2, [sp, #56]	@ 0x38
 800dd58:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd5a:	b97f      	cbnz	r7, 800dd7c <_dtoa_r+0x3c>
 800dd5c:	2010      	movs	r0, #16
 800dd5e:	f000 fdfd 	bl	800e95c <malloc>
 800dd62:	4602      	mov	r2, r0
 800dd64:	f8cb 001c 	str.w	r0, [fp, #28]
 800dd68:	b920      	cbnz	r0, 800dd74 <_dtoa_r+0x34>
 800dd6a:	4ba7      	ldr	r3, [pc, #668]	@ (800e008 <_dtoa_r+0x2c8>)
 800dd6c:	21ef      	movs	r1, #239	@ 0xef
 800dd6e:	48a7      	ldr	r0, [pc, #668]	@ (800e00c <_dtoa_r+0x2cc>)
 800dd70:	f001 fc68 	bl	800f644 <__assert_func>
 800dd74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dd78:	6007      	str	r7, [r0, #0]
 800dd7a:	60c7      	str	r7, [r0, #12]
 800dd7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dd80:	6819      	ldr	r1, [r3, #0]
 800dd82:	b159      	cbz	r1, 800dd9c <_dtoa_r+0x5c>
 800dd84:	685a      	ldr	r2, [r3, #4]
 800dd86:	604a      	str	r2, [r1, #4]
 800dd88:	2301      	movs	r3, #1
 800dd8a:	4093      	lsls	r3, r2
 800dd8c:	608b      	str	r3, [r1, #8]
 800dd8e:	4658      	mov	r0, fp
 800dd90:	f000 feda 	bl	800eb48 <_Bfree>
 800dd94:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	601a      	str	r2, [r3, #0]
 800dd9c:	1e2b      	subs	r3, r5, #0
 800dd9e:	bfb9      	ittee	lt
 800dda0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dda4:	9303      	strlt	r3, [sp, #12]
 800dda6:	2300      	movge	r3, #0
 800dda8:	6033      	strge	r3, [r6, #0]
 800ddaa:	9f03      	ldr	r7, [sp, #12]
 800ddac:	4b98      	ldr	r3, [pc, #608]	@ (800e010 <_dtoa_r+0x2d0>)
 800ddae:	bfbc      	itt	lt
 800ddb0:	2201      	movlt	r2, #1
 800ddb2:	6032      	strlt	r2, [r6, #0]
 800ddb4:	43bb      	bics	r3, r7
 800ddb6:	d112      	bne.n	800ddde <_dtoa_r+0x9e>
 800ddb8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ddba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ddbe:	6013      	str	r3, [r2, #0]
 800ddc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ddc4:	4323      	orrs	r3, r4
 800ddc6:	f000 854d 	beq.w	800e864 <_dtoa_r+0xb24>
 800ddca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ddcc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e024 <_dtoa_r+0x2e4>
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	f000 854f 	beq.w	800e874 <_dtoa_r+0xb34>
 800ddd6:	f10a 0303 	add.w	r3, sl, #3
 800ddda:	f000 bd49 	b.w	800e870 <_dtoa_r+0xb30>
 800ddde:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dde2:	2200      	movs	r2, #0
 800dde4:	ec51 0b17 	vmov	r0, r1, d7
 800dde8:	2300      	movs	r3, #0
 800ddea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ddee:	f7f2 fe6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ddf2:	4680      	mov	r8, r0
 800ddf4:	b158      	cbz	r0, 800de0e <_dtoa_r+0xce>
 800ddf6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	6013      	str	r3, [r2, #0]
 800ddfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ddfe:	b113      	cbz	r3, 800de06 <_dtoa_r+0xc6>
 800de00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800de02:	4b84      	ldr	r3, [pc, #528]	@ (800e014 <_dtoa_r+0x2d4>)
 800de04:	6013      	str	r3, [r2, #0]
 800de06:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e028 <_dtoa_r+0x2e8>
 800de0a:	f000 bd33 	b.w	800e874 <_dtoa_r+0xb34>
 800de0e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800de12:	aa16      	add	r2, sp, #88	@ 0x58
 800de14:	a917      	add	r1, sp, #92	@ 0x5c
 800de16:	4658      	mov	r0, fp
 800de18:	f001 f980 	bl	800f11c <__d2b>
 800de1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800de20:	4681      	mov	r9, r0
 800de22:	2e00      	cmp	r6, #0
 800de24:	d077      	beq.n	800df16 <_dtoa_r+0x1d6>
 800de26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800de28:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800de2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800de34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800de38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800de3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800de40:	4619      	mov	r1, r3
 800de42:	2200      	movs	r2, #0
 800de44:	4b74      	ldr	r3, [pc, #464]	@ (800e018 <_dtoa_r+0x2d8>)
 800de46:	f7f2 fa1f 	bl	8000288 <__aeabi_dsub>
 800de4a:	a369      	add	r3, pc, #420	@ (adr r3, 800dff0 <_dtoa_r+0x2b0>)
 800de4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de50:	f7f2 fbd2 	bl	80005f8 <__aeabi_dmul>
 800de54:	a368      	add	r3, pc, #416	@ (adr r3, 800dff8 <_dtoa_r+0x2b8>)
 800de56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de5a:	f7f2 fa17 	bl	800028c <__adddf3>
 800de5e:	4604      	mov	r4, r0
 800de60:	4630      	mov	r0, r6
 800de62:	460d      	mov	r5, r1
 800de64:	f7f2 fb5e 	bl	8000524 <__aeabi_i2d>
 800de68:	a365      	add	r3, pc, #404	@ (adr r3, 800e000 <_dtoa_r+0x2c0>)
 800de6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6e:	f7f2 fbc3 	bl	80005f8 <__aeabi_dmul>
 800de72:	4602      	mov	r2, r0
 800de74:	460b      	mov	r3, r1
 800de76:	4620      	mov	r0, r4
 800de78:	4629      	mov	r1, r5
 800de7a:	f7f2 fa07 	bl	800028c <__adddf3>
 800de7e:	4604      	mov	r4, r0
 800de80:	460d      	mov	r5, r1
 800de82:	f7f2 fe69 	bl	8000b58 <__aeabi_d2iz>
 800de86:	2200      	movs	r2, #0
 800de88:	4607      	mov	r7, r0
 800de8a:	2300      	movs	r3, #0
 800de8c:	4620      	mov	r0, r4
 800de8e:	4629      	mov	r1, r5
 800de90:	f7f2 fe24 	bl	8000adc <__aeabi_dcmplt>
 800de94:	b140      	cbz	r0, 800dea8 <_dtoa_r+0x168>
 800de96:	4638      	mov	r0, r7
 800de98:	f7f2 fb44 	bl	8000524 <__aeabi_i2d>
 800de9c:	4622      	mov	r2, r4
 800de9e:	462b      	mov	r3, r5
 800dea0:	f7f2 fe12 	bl	8000ac8 <__aeabi_dcmpeq>
 800dea4:	b900      	cbnz	r0, 800dea8 <_dtoa_r+0x168>
 800dea6:	3f01      	subs	r7, #1
 800dea8:	2f16      	cmp	r7, #22
 800deaa:	d851      	bhi.n	800df50 <_dtoa_r+0x210>
 800deac:	4b5b      	ldr	r3, [pc, #364]	@ (800e01c <_dtoa_r+0x2dc>)
 800deae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800deb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800deba:	f7f2 fe0f 	bl	8000adc <__aeabi_dcmplt>
 800debe:	2800      	cmp	r0, #0
 800dec0:	d048      	beq.n	800df54 <_dtoa_r+0x214>
 800dec2:	3f01      	subs	r7, #1
 800dec4:	2300      	movs	r3, #0
 800dec6:	9312      	str	r3, [sp, #72]	@ 0x48
 800dec8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800deca:	1b9b      	subs	r3, r3, r6
 800decc:	1e5a      	subs	r2, r3, #1
 800dece:	bf44      	itt	mi
 800ded0:	f1c3 0801 	rsbmi	r8, r3, #1
 800ded4:	2300      	movmi	r3, #0
 800ded6:	9208      	str	r2, [sp, #32]
 800ded8:	bf54      	ite	pl
 800deda:	f04f 0800 	movpl.w	r8, #0
 800dede:	9308      	strmi	r3, [sp, #32]
 800dee0:	2f00      	cmp	r7, #0
 800dee2:	db39      	blt.n	800df58 <_dtoa_r+0x218>
 800dee4:	9b08      	ldr	r3, [sp, #32]
 800dee6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800dee8:	443b      	add	r3, r7
 800deea:	9308      	str	r3, [sp, #32]
 800deec:	2300      	movs	r3, #0
 800deee:	930a      	str	r3, [sp, #40]	@ 0x28
 800def0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800def2:	2b09      	cmp	r3, #9
 800def4:	d864      	bhi.n	800dfc0 <_dtoa_r+0x280>
 800def6:	2b05      	cmp	r3, #5
 800def8:	bfc4      	itt	gt
 800defa:	3b04      	subgt	r3, #4
 800defc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800defe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df00:	f1a3 0302 	sub.w	r3, r3, #2
 800df04:	bfcc      	ite	gt
 800df06:	2400      	movgt	r4, #0
 800df08:	2401      	movle	r4, #1
 800df0a:	2b03      	cmp	r3, #3
 800df0c:	d863      	bhi.n	800dfd6 <_dtoa_r+0x296>
 800df0e:	e8df f003 	tbb	[pc, r3]
 800df12:	372a      	.short	0x372a
 800df14:	5535      	.short	0x5535
 800df16:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800df1a:	441e      	add	r6, r3
 800df1c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800df20:	2b20      	cmp	r3, #32
 800df22:	bfc1      	itttt	gt
 800df24:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800df28:	409f      	lslgt	r7, r3
 800df2a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800df2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800df32:	bfd6      	itet	le
 800df34:	f1c3 0320 	rsble	r3, r3, #32
 800df38:	ea47 0003 	orrgt.w	r0, r7, r3
 800df3c:	fa04 f003 	lslle.w	r0, r4, r3
 800df40:	f7f2 fae0 	bl	8000504 <__aeabi_ui2d>
 800df44:	2201      	movs	r2, #1
 800df46:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800df4a:	3e01      	subs	r6, #1
 800df4c:	9214      	str	r2, [sp, #80]	@ 0x50
 800df4e:	e777      	b.n	800de40 <_dtoa_r+0x100>
 800df50:	2301      	movs	r3, #1
 800df52:	e7b8      	b.n	800dec6 <_dtoa_r+0x186>
 800df54:	9012      	str	r0, [sp, #72]	@ 0x48
 800df56:	e7b7      	b.n	800dec8 <_dtoa_r+0x188>
 800df58:	427b      	negs	r3, r7
 800df5a:	930a      	str	r3, [sp, #40]	@ 0x28
 800df5c:	2300      	movs	r3, #0
 800df5e:	eba8 0807 	sub.w	r8, r8, r7
 800df62:	930f      	str	r3, [sp, #60]	@ 0x3c
 800df64:	e7c4      	b.n	800def0 <_dtoa_r+0x1b0>
 800df66:	2300      	movs	r3, #0
 800df68:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	dc35      	bgt.n	800dfdc <_dtoa_r+0x29c>
 800df70:	2301      	movs	r3, #1
 800df72:	9300      	str	r3, [sp, #0]
 800df74:	9307      	str	r3, [sp, #28]
 800df76:	461a      	mov	r2, r3
 800df78:	920e      	str	r2, [sp, #56]	@ 0x38
 800df7a:	e00b      	b.n	800df94 <_dtoa_r+0x254>
 800df7c:	2301      	movs	r3, #1
 800df7e:	e7f3      	b.n	800df68 <_dtoa_r+0x228>
 800df80:	2300      	movs	r3, #0
 800df82:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df86:	18fb      	adds	r3, r7, r3
 800df88:	9300      	str	r3, [sp, #0]
 800df8a:	3301      	adds	r3, #1
 800df8c:	2b01      	cmp	r3, #1
 800df8e:	9307      	str	r3, [sp, #28]
 800df90:	bfb8      	it	lt
 800df92:	2301      	movlt	r3, #1
 800df94:	f8db 001c 	ldr.w	r0, [fp, #28]
 800df98:	2100      	movs	r1, #0
 800df9a:	2204      	movs	r2, #4
 800df9c:	f102 0514 	add.w	r5, r2, #20
 800dfa0:	429d      	cmp	r5, r3
 800dfa2:	d91f      	bls.n	800dfe4 <_dtoa_r+0x2a4>
 800dfa4:	6041      	str	r1, [r0, #4]
 800dfa6:	4658      	mov	r0, fp
 800dfa8:	f000 fd8e 	bl	800eac8 <_Balloc>
 800dfac:	4682      	mov	sl, r0
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	d13c      	bne.n	800e02c <_dtoa_r+0x2ec>
 800dfb2:	4b1b      	ldr	r3, [pc, #108]	@ (800e020 <_dtoa_r+0x2e0>)
 800dfb4:	4602      	mov	r2, r0
 800dfb6:	f240 11af 	movw	r1, #431	@ 0x1af
 800dfba:	e6d8      	b.n	800dd6e <_dtoa_r+0x2e>
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	e7e0      	b.n	800df82 <_dtoa_r+0x242>
 800dfc0:	2401      	movs	r4, #1
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfc6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dfc8:	f04f 33ff 	mov.w	r3, #4294967295
 800dfcc:	9300      	str	r3, [sp, #0]
 800dfce:	9307      	str	r3, [sp, #28]
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	2312      	movs	r3, #18
 800dfd4:	e7d0      	b.n	800df78 <_dtoa_r+0x238>
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfda:	e7f5      	b.n	800dfc8 <_dtoa_r+0x288>
 800dfdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfde:	9300      	str	r3, [sp, #0]
 800dfe0:	9307      	str	r3, [sp, #28]
 800dfe2:	e7d7      	b.n	800df94 <_dtoa_r+0x254>
 800dfe4:	3101      	adds	r1, #1
 800dfe6:	0052      	lsls	r2, r2, #1
 800dfe8:	e7d8      	b.n	800df9c <_dtoa_r+0x25c>
 800dfea:	bf00      	nop
 800dfec:	f3af 8000 	nop.w
 800dff0:	636f4361 	.word	0x636f4361
 800dff4:	3fd287a7 	.word	0x3fd287a7
 800dff8:	8b60c8b3 	.word	0x8b60c8b3
 800dffc:	3fc68a28 	.word	0x3fc68a28
 800e000:	509f79fb 	.word	0x509f79fb
 800e004:	3fd34413 	.word	0x3fd34413
 800e008:	08010279 	.word	0x08010279
 800e00c:	08010290 	.word	0x08010290
 800e010:	7ff00000 	.word	0x7ff00000
 800e014:	08010249 	.word	0x08010249
 800e018:	3ff80000 	.word	0x3ff80000
 800e01c:	08010388 	.word	0x08010388
 800e020:	080102e8 	.word	0x080102e8
 800e024:	08010275 	.word	0x08010275
 800e028:	08010248 	.word	0x08010248
 800e02c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e030:	6018      	str	r0, [r3, #0]
 800e032:	9b07      	ldr	r3, [sp, #28]
 800e034:	2b0e      	cmp	r3, #14
 800e036:	f200 80a4 	bhi.w	800e182 <_dtoa_r+0x442>
 800e03a:	2c00      	cmp	r4, #0
 800e03c:	f000 80a1 	beq.w	800e182 <_dtoa_r+0x442>
 800e040:	2f00      	cmp	r7, #0
 800e042:	dd33      	ble.n	800e0ac <_dtoa_r+0x36c>
 800e044:	4bad      	ldr	r3, [pc, #692]	@ (800e2fc <_dtoa_r+0x5bc>)
 800e046:	f007 020f 	and.w	r2, r7, #15
 800e04a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e04e:	ed93 7b00 	vldr	d7, [r3]
 800e052:	05f8      	lsls	r0, r7, #23
 800e054:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e058:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e05c:	d516      	bpl.n	800e08c <_dtoa_r+0x34c>
 800e05e:	4ba8      	ldr	r3, [pc, #672]	@ (800e300 <_dtoa_r+0x5c0>)
 800e060:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e064:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e068:	f7f2 fbf0 	bl	800084c <__aeabi_ddiv>
 800e06c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e070:	f004 040f 	and.w	r4, r4, #15
 800e074:	2603      	movs	r6, #3
 800e076:	4da2      	ldr	r5, [pc, #648]	@ (800e300 <_dtoa_r+0x5c0>)
 800e078:	b954      	cbnz	r4, 800e090 <_dtoa_r+0x350>
 800e07a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e07e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e082:	f7f2 fbe3 	bl	800084c <__aeabi_ddiv>
 800e086:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e08a:	e028      	b.n	800e0de <_dtoa_r+0x39e>
 800e08c:	2602      	movs	r6, #2
 800e08e:	e7f2      	b.n	800e076 <_dtoa_r+0x336>
 800e090:	07e1      	lsls	r1, r4, #31
 800e092:	d508      	bpl.n	800e0a6 <_dtoa_r+0x366>
 800e094:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e098:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e09c:	f7f2 faac 	bl	80005f8 <__aeabi_dmul>
 800e0a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0a4:	3601      	adds	r6, #1
 800e0a6:	1064      	asrs	r4, r4, #1
 800e0a8:	3508      	adds	r5, #8
 800e0aa:	e7e5      	b.n	800e078 <_dtoa_r+0x338>
 800e0ac:	f000 80d2 	beq.w	800e254 <_dtoa_r+0x514>
 800e0b0:	427c      	negs	r4, r7
 800e0b2:	4b92      	ldr	r3, [pc, #584]	@ (800e2fc <_dtoa_r+0x5bc>)
 800e0b4:	4d92      	ldr	r5, [pc, #584]	@ (800e300 <_dtoa_r+0x5c0>)
 800e0b6:	f004 020f 	and.w	r2, r4, #15
 800e0ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0c6:	f7f2 fa97 	bl	80005f8 <__aeabi_dmul>
 800e0ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0ce:	1124      	asrs	r4, r4, #4
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	2602      	movs	r6, #2
 800e0d4:	2c00      	cmp	r4, #0
 800e0d6:	f040 80b2 	bne.w	800e23e <_dtoa_r+0x4fe>
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d1d3      	bne.n	800e086 <_dtoa_r+0x346>
 800e0de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e0e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	f000 80b7 	beq.w	800e258 <_dtoa_r+0x518>
 800e0ea:	4b86      	ldr	r3, [pc, #536]	@ (800e304 <_dtoa_r+0x5c4>)
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	4620      	mov	r0, r4
 800e0f0:	4629      	mov	r1, r5
 800e0f2:	f7f2 fcf3 	bl	8000adc <__aeabi_dcmplt>
 800e0f6:	2800      	cmp	r0, #0
 800e0f8:	f000 80ae 	beq.w	800e258 <_dtoa_r+0x518>
 800e0fc:	9b07      	ldr	r3, [sp, #28]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	f000 80aa 	beq.w	800e258 <_dtoa_r+0x518>
 800e104:	9b00      	ldr	r3, [sp, #0]
 800e106:	2b00      	cmp	r3, #0
 800e108:	dd37      	ble.n	800e17a <_dtoa_r+0x43a>
 800e10a:	1e7b      	subs	r3, r7, #1
 800e10c:	9304      	str	r3, [sp, #16]
 800e10e:	4620      	mov	r0, r4
 800e110:	4b7d      	ldr	r3, [pc, #500]	@ (800e308 <_dtoa_r+0x5c8>)
 800e112:	2200      	movs	r2, #0
 800e114:	4629      	mov	r1, r5
 800e116:	f7f2 fa6f 	bl	80005f8 <__aeabi_dmul>
 800e11a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e11e:	9c00      	ldr	r4, [sp, #0]
 800e120:	3601      	adds	r6, #1
 800e122:	4630      	mov	r0, r6
 800e124:	f7f2 f9fe 	bl	8000524 <__aeabi_i2d>
 800e128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e12c:	f7f2 fa64 	bl	80005f8 <__aeabi_dmul>
 800e130:	4b76      	ldr	r3, [pc, #472]	@ (800e30c <_dtoa_r+0x5cc>)
 800e132:	2200      	movs	r2, #0
 800e134:	f7f2 f8aa 	bl	800028c <__adddf3>
 800e138:	4605      	mov	r5, r0
 800e13a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e13e:	2c00      	cmp	r4, #0
 800e140:	f040 808d 	bne.w	800e25e <_dtoa_r+0x51e>
 800e144:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e148:	4b71      	ldr	r3, [pc, #452]	@ (800e310 <_dtoa_r+0x5d0>)
 800e14a:	2200      	movs	r2, #0
 800e14c:	f7f2 f89c 	bl	8000288 <__aeabi_dsub>
 800e150:	4602      	mov	r2, r0
 800e152:	460b      	mov	r3, r1
 800e154:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e158:	462a      	mov	r2, r5
 800e15a:	4633      	mov	r3, r6
 800e15c:	f7f2 fcdc 	bl	8000b18 <__aeabi_dcmpgt>
 800e160:	2800      	cmp	r0, #0
 800e162:	f040 828b 	bne.w	800e67c <_dtoa_r+0x93c>
 800e166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e16a:	462a      	mov	r2, r5
 800e16c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e170:	f7f2 fcb4 	bl	8000adc <__aeabi_dcmplt>
 800e174:	2800      	cmp	r0, #0
 800e176:	f040 8128 	bne.w	800e3ca <_dtoa_r+0x68a>
 800e17a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e17e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e182:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e184:	2b00      	cmp	r3, #0
 800e186:	f2c0 815a 	blt.w	800e43e <_dtoa_r+0x6fe>
 800e18a:	2f0e      	cmp	r7, #14
 800e18c:	f300 8157 	bgt.w	800e43e <_dtoa_r+0x6fe>
 800e190:	4b5a      	ldr	r3, [pc, #360]	@ (800e2fc <_dtoa_r+0x5bc>)
 800e192:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e196:	ed93 7b00 	vldr	d7, [r3]
 800e19a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	ed8d 7b00 	vstr	d7, [sp]
 800e1a2:	da03      	bge.n	800e1ac <_dtoa_r+0x46c>
 800e1a4:	9b07      	ldr	r3, [sp, #28]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	f340 8101 	ble.w	800e3ae <_dtoa_r+0x66e>
 800e1ac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e1b0:	4656      	mov	r6, sl
 800e1b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1b6:	4620      	mov	r0, r4
 800e1b8:	4629      	mov	r1, r5
 800e1ba:	f7f2 fb47 	bl	800084c <__aeabi_ddiv>
 800e1be:	f7f2 fccb 	bl	8000b58 <__aeabi_d2iz>
 800e1c2:	4680      	mov	r8, r0
 800e1c4:	f7f2 f9ae 	bl	8000524 <__aeabi_i2d>
 800e1c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1cc:	f7f2 fa14 	bl	80005f8 <__aeabi_dmul>
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	460b      	mov	r3, r1
 800e1d4:	4620      	mov	r0, r4
 800e1d6:	4629      	mov	r1, r5
 800e1d8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e1dc:	f7f2 f854 	bl	8000288 <__aeabi_dsub>
 800e1e0:	f806 4b01 	strb.w	r4, [r6], #1
 800e1e4:	9d07      	ldr	r5, [sp, #28]
 800e1e6:	eba6 040a 	sub.w	r4, r6, sl
 800e1ea:	42a5      	cmp	r5, r4
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	f040 8117 	bne.w	800e422 <_dtoa_r+0x6e2>
 800e1f4:	f7f2 f84a 	bl	800028c <__adddf3>
 800e1f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1fc:	4604      	mov	r4, r0
 800e1fe:	460d      	mov	r5, r1
 800e200:	f7f2 fc8a 	bl	8000b18 <__aeabi_dcmpgt>
 800e204:	2800      	cmp	r0, #0
 800e206:	f040 80f9 	bne.w	800e3fc <_dtoa_r+0x6bc>
 800e20a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e20e:	4620      	mov	r0, r4
 800e210:	4629      	mov	r1, r5
 800e212:	f7f2 fc59 	bl	8000ac8 <__aeabi_dcmpeq>
 800e216:	b118      	cbz	r0, 800e220 <_dtoa_r+0x4e0>
 800e218:	f018 0f01 	tst.w	r8, #1
 800e21c:	f040 80ee 	bne.w	800e3fc <_dtoa_r+0x6bc>
 800e220:	4649      	mov	r1, r9
 800e222:	4658      	mov	r0, fp
 800e224:	f000 fc90 	bl	800eb48 <_Bfree>
 800e228:	2300      	movs	r3, #0
 800e22a:	7033      	strb	r3, [r6, #0]
 800e22c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e22e:	3701      	adds	r7, #1
 800e230:	601f      	str	r7, [r3, #0]
 800e232:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e234:	2b00      	cmp	r3, #0
 800e236:	f000 831d 	beq.w	800e874 <_dtoa_r+0xb34>
 800e23a:	601e      	str	r6, [r3, #0]
 800e23c:	e31a      	b.n	800e874 <_dtoa_r+0xb34>
 800e23e:	07e2      	lsls	r2, r4, #31
 800e240:	d505      	bpl.n	800e24e <_dtoa_r+0x50e>
 800e242:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e246:	f7f2 f9d7 	bl	80005f8 <__aeabi_dmul>
 800e24a:	3601      	adds	r6, #1
 800e24c:	2301      	movs	r3, #1
 800e24e:	1064      	asrs	r4, r4, #1
 800e250:	3508      	adds	r5, #8
 800e252:	e73f      	b.n	800e0d4 <_dtoa_r+0x394>
 800e254:	2602      	movs	r6, #2
 800e256:	e742      	b.n	800e0de <_dtoa_r+0x39e>
 800e258:	9c07      	ldr	r4, [sp, #28]
 800e25a:	9704      	str	r7, [sp, #16]
 800e25c:	e761      	b.n	800e122 <_dtoa_r+0x3e2>
 800e25e:	4b27      	ldr	r3, [pc, #156]	@ (800e2fc <_dtoa_r+0x5bc>)
 800e260:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e262:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e266:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e26a:	4454      	add	r4, sl
 800e26c:	2900      	cmp	r1, #0
 800e26e:	d053      	beq.n	800e318 <_dtoa_r+0x5d8>
 800e270:	4928      	ldr	r1, [pc, #160]	@ (800e314 <_dtoa_r+0x5d4>)
 800e272:	2000      	movs	r0, #0
 800e274:	f7f2 faea 	bl	800084c <__aeabi_ddiv>
 800e278:	4633      	mov	r3, r6
 800e27a:	462a      	mov	r2, r5
 800e27c:	f7f2 f804 	bl	8000288 <__aeabi_dsub>
 800e280:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e284:	4656      	mov	r6, sl
 800e286:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e28a:	f7f2 fc65 	bl	8000b58 <__aeabi_d2iz>
 800e28e:	4605      	mov	r5, r0
 800e290:	f7f2 f948 	bl	8000524 <__aeabi_i2d>
 800e294:	4602      	mov	r2, r0
 800e296:	460b      	mov	r3, r1
 800e298:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e29c:	f7f1 fff4 	bl	8000288 <__aeabi_dsub>
 800e2a0:	3530      	adds	r5, #48	@ 0x30
 800e2a2:	4602      	mov	r2, r0
 800e2a4:	460b      	mov	r3, r1
 800e2a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e2aa:	f806 5b01 	strb.w	r5, [r6], #1
 800e2ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e2b2:	f7f2 fc13 	bl	8000adc <__aeabi_dcmplt>
 800e2b6:	2800      	cmp	r0, #0
 800e2b8:	d171      	bne.n	800e39e <_dtoa_r+0x65e>
 800e2ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e2be:	4911      	ldr	r1, [pc, #68]	@ (800e304 <_dtoa_r+0x5c4>)
 800e2c0:	2000      	movs	r0, #0
 800e2c2:	f7f1 ffe1 	bl	8000288 <__aeabi_dsub>
 800e2c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e2ca:	f7f2 fc07 	bl	8000adc <__aeabi_dcmplt>
 800e2ce:	2800      	cmp	r0, #0
 800e2d0:	f040 8095 	bne.w	800e3fe <_dtoa_r+0x6be>
 800e2d4:	42a6      	cmp	r6, r4
 800e2d6:	f43f af50 	beq.w	800e17a <_dtoa_r+0x43a>
 800e2da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e2de:	4b0a      	ldr	r3, [pc, #40]	@ (800e308 <_dtoa_r+0x5c8>)
 800e2e0:	2200      	movs	r2, #0
 800e2e2:	f7f2 f989 	bl	80005f8 <__aeabi_dmul>
 800e2e6:	4b08      	ldr	r3, [pc, #32]	@ (800e308 <_dtoa_r+0x5c8>)
 800e2e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e2f2:	f7f2 f981 	bl	80005f8 <__aeabi_dmul>
 800e2f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e2fa:	e7c4      	b.n	800e286 <_dtoa_r+0x546>
 800e2fc:	08010388 	.word	0x08010388
 800e300:	08010360 	.word	0x08010360
 800e304:	3ff00000 	.word	0x3ff00000
 800e308:	40240000 	.word	0x40240000
 800e30c:	401c0000 	.word	0x401c0000
 800e310:	40140000 	.word	0x40140000
 800e314:	3fe00000 	.word	0x3fe00000
 800e318:	4631      	mov	r1, r6
 800e31a:	4628      	mov	r0, r5
 800e31c:	f7f2 f96c 	bl	80005f8 <__aeabi_dmul>
 800e320:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e324:	9415      	str	r4, [sp, #84]	@ 0x54
 800e326:	4656      	mov	r6, sl
 800e328:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e32c:	f7f2 fc14 	bl	8000b58 <__aeabi_d2iz>
 800e330:	4605      	mov	r5, r0
 800e332:	f7f2 f8f7 	bl	8000524 <__aeabi_i2d>
 800e336:	4602      	mov	r2, r0
 800e338:	460b      	mov	r3, r1
 800e33a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e33e:	f7f1 ffa3 	bl	8000288 <__aeabi_dsub>
 800e342:	3530      	adds	r5, #48	@ 0x30
 800e344:	f806 5b01 	strb.w	r5, [r6], #1
 800e348:	4602      	mov	r2, r0
 800e34a:	460b      	mov	r3, r1
 800e34c:	42a6      	cmp	r6, r4
 800e34e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e352:	f04f 0200 	mov.w	r2, #0
 800e356:	d124      	bne.n	800e3a2 <_dtoa_r+0x662>
 800e358:	4bac      	ldr	r3, [pc, #688]	@ (800e60c <_dtoa_r+0x8cc>)
 800e35a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e35e:	f7f1 ff95 	bl	800028c <__adddf3>
 800e362:	4602      	mov	r2, r0
 800e364:	460b      	mov	r3, r1
 800e366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e36a:	f7f2 fbd5 	bl	8000b18 <__aeabi_dcmpgt>
 800e36e:	2800      	cmp	r0, #0
 800e370:	d145      	bne.n	800e3fe <_dtoa_r+0x6be>
 800e372:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e376:	49a5      	ldr	r1, [pc, #660]	@ (800e60c <_dtoa_r+0x8cc>)
 800e378:	2000      	movs	r0, #0
 800e37a:	f7f1 ff85 	bl	8000288 <__aeabi_dsub>
 800e37e:	4602      	mov	r2, r0
 800e380:	460b      	mov	r3, r1
 800e382:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e386:	f7f2 fba9 	bl	8000adc <__aeabi_dcmplt>
 800e38a:	2800      	cmp	r0, #0
 800e38c:	f43f aef5 	beq.w	800e17a <_dtoa_r+0x43a>
 800e390:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e392:	1e73      	subs	r3, r6, #1
 800e394:	9315      	str	r3, [sp, #84]	@ 0x54
 800e396:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e39a:	2b30      	cmp	r3, #48	@ 0x30
 800e39c:	d0f8      	beq.n	800e390 <_dtoa_r+0x650>
 800e39e:	9f04      	ldr	r7, [sp, #16]
 800e3a0:	e73e      	b.n	800e220 <_dtoa_r+0x4e0>
 800e3a2:	4b9b      	ldr	r3, [pc, #620]	@ (800e610 <_dtoa_r+0x8d0>)
 800e3a4:	f7f2 f928 	bl	80005f8 <__aeabi_dmul>
 800e3a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e3ac:	e7bc      	b.n	800e328 <_dtoa_r+0x5e8>
 800e3ae:	d10c      	bne.n	800e3ca <_dtoa_r+0x68a>
 800e3b0:	4b98      	ldr	r3, [pc, #608]	@ (800e614 <_dtoa_r+0x8d4>)
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3b8:	f7f2 f91e 	bl	80005f8 <__aeabi_dmul>
 800e3bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e3c0:	f7f2 fba0 	bl	8000b04 <__aeabi_dcmpge>
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	f000 8157 	beq.w	800e678 <_dtoa_r+0x938>
 800e3ca:	2400      	movs	r4, #0
 800e3cc:	4625      	mov	r5, r4
 800e3ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e3d0:	43db      	mvns	r3, r3
 800e3d2:	9304      	str	r3, [sp, #16]
 800e3d4:	4656      	mov	r6, sl
 800e3d6:	2700      	movs	r7, #0
 800e3d8:	4621      	mov	r1, r4
 800e3da:	4658      	mov	r0, fp
 800e3dc:	f000 fbb4 	bl	800eb48 <_Bfree>
 800e3e0:	2d00      	cmp	r5, #0
 800e3e2:	d0dc      	beq.n	800e39e <_dtoa_r+0x65e>
 800e3e4:	b12f      	cbz	r7, 800e3f2 <_dtoa_r+0x6b2>
 800e3e6:	42af      	cmp	r7, r5
 800e3e8:	d003      	beq.n	800e3f2 <_dtoa_r+0x6b2>
 800e3ea:	4639      	mov	r1, r7
 800e3ec:	4658      	mov	r0, fp
 800e3ee:	f000 fbab 	bl	800eb48 <_Bfree>
 800e3f2:	4629      	mov	r1, r5
 800e3f4:	4658      	mov	r0, fp
 800e3f6:	f000 fba7 	bl	800eb48 <_Bfree>
 800e3fa:	e7d0      	b.n	800e39e <_dtoa_r+0x65e>
 800e3fc:	9704      	str	r7, [sp, #16]
 800e3fe:	4633      	mov	r3, r6
 800e400:	461e      	mov	r6, r3
 800e402:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e406:	2a39      	cmp	r2, #57	@ 0x39
 800e408:	d107      	bne.n	800e41a <_dtoa_r+0x6da>
 800e40a:	459a      	cmp	sl, r3
 800e40c:	d1f8      	bne.n	800e400 <_dtoa_r+0x6c0>
 800e40e:	9a04      	ldr	r2, [sp, #16]
 800e410:	3201      	adds	r2, #1
 800e412:	9204      	str	r2, [sp, #16]
 800e414:	2230      	movs	r2, #48	@ 0x30
 800e416:	f88a 2000 	strb.w	r2, [sl]
 800e41a:	781a      	ldrb	r2, [r3, #0]
 800e41c:	3201      	adds	r2, #1
 800e41e:	701a      	strb	r2, [r3, #0]
 800e420:	e7bd      	b.n	800e39e <_dtoa_r+0x65e>
 800e422:	4b7b      	ldr	r3, [pc, #492]	@ (800e610 <_dtoa_r+0x8d0>)
 800e424:	2200      	movs	r2, #0
 800e426:	f7f2 f8e7 	bl	80005f8 <__aeabi_dmul>
 800e42a:	2200      	movs	r2, #0
 800e42c:	2300      	movs	r3, #0
 800e42e:	4604      	mov	r4, r0
 800e430:	460d      	mov	r5, r1
 800e432:	f7f2 fb49 	bl	8000ac8 <__aeabi_dcmpeq>
 800e436:	2800      	cmp	r0, #0
 800e438:	f43f aebb 	beq.w	800e1b2 <_dtoa_r+0x472>
 800e43c:	e6f0      	b.n	800e220 <_dtoa_r+0x4e0>
 800e43e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e440:	2a00      	cmp	r2, #0
 800e442:	f000 80db 	beq.w	800e5fc <_dtoa_r+0x8bc>
 800e446:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e448:	2a01      	cmp	r2, #1
 800e44a:	f300 80bf 	bgt.w	800e5cc <_dtoa_r+0x88c>
 800e44e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e450:	2a00      	cmp	r2, #0
 800e452:	f000 80b7 	beq.w	800e5c4 <_dtoa_r+0x884>
 800e456:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e45a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e45c:	4646      	mov	r6, r8
 800e45e:	9a08      	ldr	r2, [sp, #32]
 800e460:	2101      	movs	r1, #1
 800e462:	441a      	add	r2, r3
 800e464:	4658      	mov	r0, fp
 800e466:	4498      	add	r8, r3
 800e468:	9208      	str	r2, [sp, #32]
 800e46a:	f000 fc21 	bl	800ecb0 <__i2b>
 800e46e:	4605      	mov	r5, r0
 800e470:	b15e      	cbz	r6, 800e48a <_dtoa_r+0x74a>
 800e472:	9b08      	ldr	r3, [sp, #32]
 800e474:	2b00      	cmp	r3, #0
 800e476:	dd08      	ble.n	800e48a <_dtoa_r+0x74a>
 800e478:	42b3      	cmp	r3, r6
 800e47a:	9a08      	ldr	r2, [sp, #32]
 800e47c:	bfa8      	it	ge
 800e47e:	4633      	movge	r3, r6
 800e480:	eba8 0803 	sub.w	r8, r8, r3
 800e484:	1af6      	subs	r6, r6, r3
 800e486:	1ad3      	subs	r3, r2, r3
 800e488:	9308      	str	r3, [sp, #32]
 800e48a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e48c:	b1f3      	cbz	r3, 800e4cc <_dtoa_r+0x78c>
 800e48e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e490:	2b00      	cmp	r3, #0
 800e492:	f000 80b7 	beq.w	800e604 <_dtoa_r+0x8c4>
 800e496:	b18c      	cbz	r4, 800e4bc <_dtoa_r+0x77c>
 800e498:	4629      	mov	r1, r5
 800e49a:	4622      	mov	r2, r4
 800e49c:	4658      	mov	r0, fp
 800e49e:	f000 fcc7 	bl	800ee30 <__pow5mult>
 800e4a2:	464a      	mov	r2, r9
 800e4a4:	4601      	mov	r1, r0
 800e4a6:	4605      	mov	r5, r0
 800e4a8:	4658      	mov	r0, fp
 800e4aa:	f000 fc17 	bl	800ecdc <__multiply>
 800e4ae:	4649      	mov	r1, r9
 800e4b0:	9004      	str	r0, [sp, #16]
 800e4b2:	4658      	mov	r0, fp
 800e4b4:	f000 fb48 	bl	800eb48 <_Bfree>
 800e4b8:	9b04      	ldr	r3, [sp, #16]
 800e4ba:	4699      	mov	r9, r3
 800e4bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4be:	1b1a      	subs	r2, r3, r4
 800e4c0:	d004      	beq.n	800e4cc <_dtoa_r+0x78c>
 800e4c2:	4649      	mov	r1, r9
 800e4c4:	4658      	mov	r0, fp
 800e4c6:	f000 fcb3 	bl	800ee30 <__pow5mult>
 800e4ca:	4681      	mov	r9, r0
 800e4cc:	2101      	movs	r1, #1
 800e4ce:	4658      	mov	r0, fp
 800e4d0:	f000 fbee 	bl	800ecb0 <__i2b>
 800e4d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4d6:	4604      	mov	r4, r0
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	f000 81cf 	beq.w	800e87c <_dtoa_r+0xb3c>
 800e4de:	461a      	mov	r2, r3
 800e4e0:	4601      	mov	r1, r0
 800e4e2:	4658      	mov	r0, fp
 800e4e4:	f000 fca4 	bl	800ee30 <__pow5mult>
 800e4e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4ea:	2b01      	cmp	r3, #1
 800e4ec:	4604      	mov	r4, r0
 800e4ee:	f300 8095 	bgt.w	800e61c <_dtoa_r+0x8dc>
 800e4f2:	9b02      	ldr	r3, [sp, #8]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	f040 8087 	bne.w	800e608 <_dtoa_r+0x8c8>
 800e4fa:	9b03      	ldr	r3, [sp, #12]
 800e4fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e500:	2b00      	cmp	r3, #0
 800e502:	f040 8089 	bne.w	800e618 <_dtoa_r+0x8d8>
 800e506:	9b03      	ldr	r3, [sp, #12]
 800e508:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e50c:	0d1b      	lsrs	r3, r3, #20
 800e50e:	051b      	lsls	r3, r3, #20
 800e510:	b12b      	cbz	r3, 800e51e <_dtoa_r+0x7de>
 800e512:	9b08      	ldr	r3, [sp, #32]
 800e514:	3301      	adds	r3, #1
 800e516:	9308      	str	r3, [sp, #32]
 800e518:	f108 0801 	add.w	r8, r8, #1
 800e51c:	2301      	movs	r3, #1
 800e51e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e522:	2b00      	cmp	r3, #0
 800e524:	f000 81b0 	beq.w	800e888 <_dtoa_r+0xb48>
 800e528:	6923      	ldr	r3, [r4, #16]
 800e52a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e52e:	6918      	ldr	r0, [r3, #16]
 800e530:	f000 fb72 	bl	800ec18 <__hi0bits>
 800e534:	f1c0 0020 	rsb	r0, r0, #32
 800e538:	9b08      	ldr	r3, [sp, #32]
 800e53a:	4418      	add	r0, r3
 800e53c:	f010 001f 	ands.w	r0, r0, #31
 800e540:	d077      	beq.n	800e632 <_dtoa_r+0x8f2>
 800e542:	f1c0 0320 	rsb	r3, r0, #32
 800e546:	2b04      	cmp	r3, #4
 800e548:	dd6b      	ble.n	800e622 <_dtoa_r+0x8e2>
 800e54a:	9b08      	ldr	r3, [sp, #32]
 800e54c:	f1c0 001c 	rsb	r0, r0, #28
 800e550:	4403      	add	r3, r0
 800e552:	4480      	add	r8, r0
 800e554:	4406      	add	r6, r0
 800e556:	9308      	str	r3, [sp, #32]
 800e558:	f1b8 0f00 	cmp.w	r8, #0
 800e55c:	dd05      	ble.n	800e56a <_dtoa_r+0x82a>
 800e55e:	4649      	mov	r1, r9
 800e560:	4642      	mov	r2, r8
 800e562:	4658      	mov	r0, fp
 800e564:	f000 fcbe 	bl	800eee4 <__lshift>
 800e568:	4681      	mov	r9, r0
 800e56a:	9b08      	ldr	r3, [sp, #32]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	dd05      	ble.n	800e57c <_dtoa_r+0x83c>
 800e570:	4621      	mov	r1, r4
 800e572:	461a      	mov	r2, r3
 800e574:	4658      	mov	r0, fp
 800e576:	f000 fcb5 	bl	800eee4 <__lshift>
 800e57a:	4604      	mov	r4, r0
 800e57c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d059      	beq.n	800e636 <_dtoa_r+0x8f6>
 800e582:	4621      	mov	r1, r4
 800e584:	4648      	mov	r0, r9
 800e586:	f000 fd19 	bl	800efbc <__mcmp>
 800e58a:	2800      	cmp	r0, #0
 800e58c:	da53      	bge.n	800e636 <_dtoa_r+0x8f6>
 800e58e:	1e7b      	subs	r3, r7, #1
 800e590:	9304      	str	r3, [sp, #16]
 800e592:	4649      	mov	r1, r9
 800e594:	2300      	movs	r3, #0
 800e596:	220a      	movs	r2, #10
 800e598:	4658      	mov	r0, fp
 800e59a:	f000 faf7 	bl	800eb8c <__multadd>
 800e59e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5a0:	4681      	mov	r9, r0
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	f000 8172 	beq.w	800e88c <_dtoa_r+0xb4c>
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	4629      	mov	r1, r5
 800e5ac:	220a      	movs	r2, #10
 800e5ae:	4658      	mov	r0, fp
 800e5b0:	f000 faec 	bl	800eb8c <__multadd>
 800e5b4:	9b00      	ldr	r3, [sp, #0]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	4605      	mov	r5, r0
 800e5ba:	dc67      	bgt.n	800e68c <_dtoa_r+0x94c>
 800e5bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5be:	2b02      	cmp	r3, #2
 800e5c0:	dc41      	bgt.n	800e646 <_dtoa_r+0x906>
 800e5c2:	e063      	b.n	800e68c <_dtoa_r+0x94c>
 800e5c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e5c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e5ca:	e746      	b.n	800e45a <_dtoa_r+0x71a>
 800e5cc:	9b07      	ldr	r3, [sp, #28]
 800e5ce:	1e5c      	subs	r4, r3, #1
 800e5d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5d2:	42a3      	cmp	r3, r4
 800e5d4:	bfbf      	itttt	lt
 800e5d6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800e5d8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800e5da:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800e5dc:	1ae3      	sublt	r3, r4, r3
 800e5de:	bfb4      	ite	lt
 800e5e0:	18d2      	addlt	r2, r2, r3
 800e5e2:	1b1c      	subge	r4, r3, r4
 800e5e4:	9b07      	ldr	r3, [sp, #28]
 800e5e6:	bfbc      	itt	lt
 800e5e8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800e5ea:	2400      	movlt	r4, #0
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	bfb5      	itete	lt
 800e5f0:	eba8 0603 	sublt.w	r6, r8, r3
 800e5f4:	9b07      	ldrge	r3, [sp, #28]
 800e5f6:	2300      	movlt	r3, #0
 800e5f8:	4646      	movge	r6, r8
 800e5fa:	e730      	b.n	800e45e <_dtoa_r+0x71e>
 800e5fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e5fe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e600:	4646      	mov	r6, r8
 800e602:	e735      	b.n	800e470 <_dtoa_r+0x730>
 800e604:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e606:	e75c      	b.n	800e4c2 <_dtoa_r+0x782>
 800e608:	2300      	movs	r3, #0
 800e60a:	e788      	b.n	800e51e <_dtoa_r+0x7de>
 800e60c:	3fe00000 	.word	0x3fe00000
 800e610:	40240000 	.word	0x40240000
 800e614:	40140000 	.word	0x40140000
 800e618:	9b02      	ldr	r3, [sp, #8]
 800e61a:	e780      	b.n	800e51e <_dtoa_r+0x7de>
 800e61c:	2300      	movs	r3, #0
 800e61e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e620:	e782      	b.n	800e528 <_dtoa_r+0x7e8>
 800e622:	d099      	beq.n	800e558 <_dtoa_r+0x818>
 800e624:	9a08      	ldr	r2, [sp, #32]
 800e626:	331c      	adds	r3, #28
 800e628:	441a      	add	r2, r3
 800e62a:	4498      	add	r8, r3
 800e62c:	441e      	add	r6, r3
 800e62e:	9208      	str	r2, [sp, #32]
 800e630:	e792      	b.n	800e558 <_dtoa_r+0x818>
 800e632:	4603      	mov	r3, r0
 800e634:	e7f6      	b.n	800e624 <_dtoa_r+0x8e4>
 800e636:	9b07      	ldr	r3, [sp, #28]
 800e638:	9704      	str	r7, [sp, #16]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	dc20      	bgt.n	800e680 <_dtoa_r+0x940>
 800e63e:	9300      	str	r3, [sp, #0]
 800e640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e642:	2b02      	cmp	r3, #2
 800e644:	dd1e      	ble.n	800e684 <_dtoa_r+0x944>
 800e646:	9b00      	ldr	r3, [sp, #0]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f47f aec0 	bne.w	800e3ce <_dtoa_r+0x68e>
 800e64e:	4621      	mov	r1, r4
 800e650:	2205      	movs	r2, #5
 800e652:	4658      	mov	r0, fp
 800e654:	f000 fa9a 	bl	800eb8c <__multadd>
 800e658:	4601      	mov	r1, r0
 800e65a:	4604      	mov	r4, r0
 800e65c:	4648      	mov	r0, r9
 800e65e:	f000 fcad 	bl	800efbc <__mcmp>
 800e662:	2800      	cmp	r0, #0
 800e664:	f77f aeb3 	ble.w	800e3ce <_dtoa_r+0x68e>
 800e668:	4656      	mov	r6, sl
 800e66a:	2331      	movs	r3, #49	@ 0x31
 800e66c:	f806 3b01 	strb.w	r3, [r6], #1
 800e670:	9b04      	ldr	r3, [sp, #16]
 800e672:	3301      	adds	r3, #1
 800e674:	9304      	str	r3, [sp, #16]
 800e676:	e6ae      	b.n	800e3d6 <_dtoa_r+0x696>
 800e678:	9c07      	ldr	r4, [sp, #28]
 800e67a:	9704      	str	r7, [sp, #16]
 800e67c:	4625      	mov	r5, r4
 800e67e:	e7f3      	b.n	800e668 <_dtoa_r+0x928>
 800e680:	9b07      	ldr	r3, [sp, #28]
 800e682:	9300      	str	r3, [sp, #0]
 800e684:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e686:	2b00      	cmp	r3, #0
 800e688:	f000 8104 	beq.w	800e894 <_dtoa_r+0xb54>
 800e68c:	2e00      	cmp	r6, #0
 800e68e:	dd05      	ble.n	800e69c <_dtoa_r+0x95c>
 800e690:	4629      	mov	r1, r5
 800e692:	4632      	mov	r2, r6
 800e694:	4658      	mov	r0, fp
 800e696:	f000 fc25 	bl	800eee4 <__lshift>
 800e69a:	4605      	mov	r5, r0
 800e69c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d05a      	beq.n	800e758 <_dtoa_r+0xa18>
 800e6a2:	6869      	ldr	r1, [r5, #4]
 800e6a4:	4658      	mov	r0, fp
 800e6a6:	f000 fa0f 	bl	800eac8 <_Balloc>
 800e6aa:	4606      	mov	r6, r0
 800e6ac:	b928      	cbnz	r0, 800e6ba <_dtoa_r+0x97a>
 800e6ae:	4b84      	ldr	r3, [pc, #528]	@ (800e8c0 <_dtoa_r+0xb80>)
 800e6b0:	4602      	mov	r2, r0
 800e6b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e6b6:	f7ff bb5a 	b.w	800dd6e <_dtoa_r+0x2e>
 800e6ba:	692a      	ldr	r2, [r5, #16]
 800e6bc:	3202      	adds	r2, #2
 800e6be:	0092      	lsls	r2, r2, #2
 800e6c0:	f105 010c 	add.w	r1, r5, #12
 800e6c4:	300c      	adds	r0, #12
 800e6c6:	f000 ffaf 	bl	800f628 <memcpy>
 800e6ca:	2201      	movs	r2, #1
 800e6cc:	4631      	mov	r1, r6
 800e6ce:	4658      	mov	r0, fp
 800e6d0:	f000 fc08 	bl	800eee4 <__lshift>
 800e6d4:	f10a 0301 	add.w	r3, sl, #1
 800e6d8:	9307      	str	r3, [sp, #28]
 800e6da:	9b00      	ldr	r3, [sp, #0]
 800e6dc:	4453      	add	r3, sl
 800e6de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e6e0:	9b02      	ldr	r3, [sp, #8]
 800e6e2:	f003 0301 	and.w	r3, r3, #1
 800e6e6:	462f      	mov	r7, r5
 800e6e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800e6ea:	4605      	mov	r5, r0
 800e6ec:	9b07      	ldr	r3, [sp, #28]
 800e6ee:	4621      	mov	r1, r4
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	4648      	mov	r0, r9
 800e6f4:	9300      	str	r3, [sp, #0]
 800e6f6:	f7ff fa98 	bl	800dc2a <quorem>
 800e6fa:	4639      	mov	r1, r7
 800e6fc:	9002      	str	r0, [sp, #8]
 800e6fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e702:	4648      	mov	r0, r9
 800e704:	f000 fc5a 	bl	800efbc <__mcmp>
 800e708:	462a      	mov	r2, r5
 800e70a:	9008      	str	r0, [sp, #32]
 800e70c:	4621      	mov	r1, r4
 800e70e:	4658      	mov	r0, fp
 800e710:	f000 fc70 	bl	800eff4 <__mdiff>
 800e714:	68c2      	ldr	r2, [r0, #12]
 800e716:	4606      	mov	r6, r0
 800e718:	bb02      	cbnz	r2, 800e75c <_dtoa_r+0xa1c>
 800e71a:	4601      	mov	r1, r0
 800e71c:	4648      	mov	r0, r9
 800e71e:	f000 fc4d 	bl	800efbc <__mcmp>
 800e722:	4602      	mov	r2, r0
 800e724:	4631      	mov	r1, r6
 800e726:	4658      	mov	r0, fp
 800e728:	920e      	str	r2, [sp, #56]	@ 0x38
 800e72a:	f000 fa0d 	bl	800eb48 <_Bfree>
 800e72e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e730:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e732:	9e07      	ldr	r6, [sp, #28]
 800e734:	ea43 0102 	orr.w	r1, r3, r2
 800e738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e73a:	4319      	orrs	r1, r3
 800e73c:	d110      	bne.n	800e760 <_dtoa_r+0xa20>
 800e73e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e742:	d029      	beq.n	800e798 <_dtoa_r+0xa58>
 800e744:	9b08      	ldr	r3, [sp, #32]
 800e746:	2b00      	cmp	r3, #0
 800e748:	dd02      	ble.n	800e750 <_dtoa_r+0xa10>
 800e74a:	9b02      	ldr	r3, [sp, #8]
 800e74c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e750:	9b00      	ldr	r3, [sp, #0]
 800e752:	f883 8000 	strb.w	r8, [r3]
 800e756:	e63f      	b.n	800e3d8 <_dtoa_r+0x698>
 800e758:	4628      	mov	r0, r5
 800e75a:	e7bb      	b.n	800e6d4 <_dtoa_r+0x994>
 800e75c:	2201      	movs	r2, #1
 800e75e:	e7e1      	b.n	800e724 <_dtoa_r+0x9e4>
 800e760:	9b08      	ldr	r3, [sp, #32]
 800e762:	2b00      	cmp	r3, #0
 800e764:	db04      	blt.n	800e770 <_dtoa_r+0xa30>
 800e766:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e768:	430b      	orrs	r3, r1
 800e76a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e76c:	430b      	orrs	r3, r1
 800e76e:	d120      	bne.n	800e7b2 <_dtoa_r+0xa72>
 800e770:	2a00      	cmp	r2, #0
 800e772:	dded      	ble.n	800e750 <_dtoa_r+0xa10>
 800e774:	4649      	mov	r1, r9
 800e776:	2201      	movs	r2, #1
 800e778:	4658      	mov	r0, fp
 800e77a:	f000 fbb3 	bl	800eee4 <__lshift>
 800e77e:	4621      	mov	r1, r4
 800e780:	4681      	mov	r9, r0
 800e782:	f000 fc1b 	bl	800efbc <__mcmp>
 800e786:	2800      	cmp	r0, #0
 800e788:	dc03      	bgt.n	800e792 <_dtoa_r+0xa52>
 800e78a:	d1e1      	bne.n	800e750 <_dtoa_r+0xa10>
 800e78c:	f018 0f01 	tst.w	r8, #1
 800e790:	d0de      	beq.n	800e750 <_dtoa_r+0xa10>
 800e792:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e796:	d1d8      	bne.n	800e74a <_dtoa_r+0xa0a>
 800e798:	9a00      	ldr	r2, [sp, #0]
 800e79a:	2339      	movs	r3, #57	@ 0x39
 800e79c:	7013      	strb	r3, [r2, #0]
 800e79e:	4633      	mov	r3, r6
 800e7a0:	461e      	mov	r6, r3
 800e7a2:	3b01      	subs	r3, #1
 800e7a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e7a8:	2a39      	cmp	r2, #57	@ 0x39
 800e7aa:	d052      	beq.n	800e852 <_dtoa_r+0xb12>
 800e7ac:	3201      	adds	r2, #1
 800e7ae:	701a      	strb	r2, [r3, #0]
 800e7b0:	e612      	b.n	800e3d8 <_dtoa_r+0x698>
 800e7b2:	2a00      	cmp	r2, #0
 800e7b4:	dd07      	ble.n	800e7c6 <_dtoa_r+0xa86>
 800e7b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e7ba:	d0ed      	beq.n	800e798 <_dtoa_r+0xa58>
 800e7bc:	9a00      	ldr	r2, [sp, #0]
 800e7be:	f108 0301 	add.w	r3, r8, #1
 800e7c2:	7013      	strb	r3, [r2, #0]
 800e7c4:	e608      	b.n	800e3d8 <_dtoa_r+0x698>
 800e7c6:	9b07      	ldr	r3, [sp, #28]
 800e7c8:	9a07      	ldr	r2, [sp, #28]
 800e7ca:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e7ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e7d0:	4293      	cmp	r3, r2
 800e7d2:	d028      	beq.n	800e826 <_dtoa_r+0xae6>
 800e7d4:	4649      	mov	r1, r9
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	220a      	movs	r2, #10
 800e7da:	4658      	mov	r0, fp
 800e7dc:	f000 f9d6 	bl	800eb8c <__multadd>
 800e7e0:	42af      	cmp	r7, r5
 800e7e2:	4681      	mov	r9, r0
 800e7e4:	f04f 0300 	mov.w	r3, #0
 800e7e8:	f04f 020a 	mov.w	r2, #10
 800e7ec:	4639      	mov	r1, r7
 800e7ee:	4658      	mov	r0, fp
 800e7f0:	d107      	bne.n	800e802 <_dtoa_r+0xac2>
 800e7f2:	f000 f9cb 	bl	800eb8c <__multadd>
 800e7f6:	4607      	mov	r7, r0
 800e7f8:	4605      	mov	r5, r0
 800e7fa:	9b07      	ldr	r3, [sp, #28]
 800e7fc:	3301      	adds	r3, #1
 800e7fe:	9307      	str	r3, [sp, #28]
 800e800:	e774      	b.n	800e6ec <_dtoa_r+0x9ac>
 800e802:	f000 f9c3 	bl	800eb8c <__multadd>
 800e806:	4629      	mov	r1, r5
 800e808:	4607      	mov	r7, r0
 800e80a:	2300      	movs	r3, #0
 800e80c:	220a      	movs	r2, #10
 800e80e:	4658      	mov	r0, fp
 800e810:	f000 f9bc 	bl	800eb8c <__multadd>
 800e814:	4605      	mov	r5, r0
 800e816:	e7f0      	b.n	800e7fa <_dtoa_r+0xaba>
 800e818:	9b00      	ldr	r3, [sp, #0]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	bfcc      	ite	gt
 800e81e:	461e      	movgt	r6, r3
 800e820:	2601      	movle	r6, #1
 800e822:	4456      	add	r6, sl
 800e824:	2700      	movs	r7, #0
 800e826:	4649      	mov	r1, r9
 800e828:	2201      	movs	r2, #1
 800e82a:	4658      	mov	r0, fp
 800e82c:	f000 fb5a 	bl	800eee4 <__lshift>
 800e830:	4621      	mov	r1, r4
 800e832:	4681      	mov	r9, r0
 800e834:	f000 fbc2 	bl	800efbc <__mcmp>
 800e838:	2800      	cmp	r0, #0
 800e83a:	dcb0      	bgt.n	800e79e <_dtoa_r+0xa5e>
 800e83c:	d102      	bne.n	800e844 <_dtoa_r+0xb04>
 800e83e:	f018 0f01 	tst.w	r8, #1
 800e842:	d1ac      	bne.n	800e79e <_dtoa_r+0xa5e>
 800e844:	4633      	mov	r3, r6
 800e846:	461e      	mov	r6, r3
 800e848:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e84c:	2a30      	cmp	r2, #48	@ 0x30
 800e84e:	d0fa      	beq.n	800e846 <_dtoa_r+0xb06>
 800e850:	e5c2      	b.n	800e3d8 <_dtoa_r+0x698>
 800e852:	459a      	cmp	sl, r3
 800e854:	d1a4      	bne.n	800e7a0 <_dtoa_r+0xa60>
 800e856:	9b04      	ldr	r3, [sp, #16]
 800e858:	3301      	adds	r3, #1
 800e85a:	9304      	str	r3, [sp, #16]
 800e85c:	2331      	movs	r3, #49	@ 0x31
 800e85e:	f88a 3000 	strb.w	r3, [sl]
 800e862:	e5b9      	b.n	800e3d8 <_dtoa_r+0x698>
 800e864:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e866:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e8c4 <_dtoa_r+0xb84>
 800e86a:	b11b      	cbz	r3, 800e874 <_dtoa_r+0xb34>
 800e86c:	f10a 0308 	add.w	r3, sl, #8
 800e870:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e872:	6013      	str	r3, [r2, #0]
 800e874:	4650      	mov	r0, sl
 800e876:	b019      	add	sp, #100	@ 0x64
 800e878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e87c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e87e:	2b01      	cmp	r3, #1
 800e880:	f77f ae37 	ble.w	800e4f2 <_dtoa_r+0x7b2>
 800e884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e886:	930a      	str	r3, [sp, #40]	@ 0x28
 800e888:	2001      	movs	r0, #1
 800e88a:	e655      	b.n	800e538 <_dtoa_r+0x7f8>
 800e88c:	9b00      	ldr	r3, [sp, #0]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	f77f aed6 	ble.w	800e640 <_dtoa_r+0x900>
 800e894:	4656      	mov	r6, sl
 800e896:	4621      	mov	r1, r4
 800e898:	4648      	mov	r0, r9
 800e89a:	f7ff f9c6 	bl	800dc2a <quorem>
 800e89e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e8a2:	f806 8b01 	strb.w	r8, [r6], #1
 800e8a6:	9b00      	ldr	r3, [sp, #0]
 800e8a8:	eba6 020a 	sub.w	r2, r6, sl
 800e8ac:	4293      	cmp	r3, r2
 800e8ae:	ddb3      	ble.n	800e818 <_dtoa_r+0xad8>
 800e8b0:	4649      	mov	r1, r9
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	220a      	movs	r2, #10
 800e8b6:	4658      	mov	r0, fp
 800e8b8:	f000 f968 	bl	800eb8c <__multadd>
 800e8bc:	4681      	mov	r9, r0
 800e8be:	e7ea      	b.n	800e896 <_dtoa_r+0xb56>
 800e8c0:	080102e8 	.word	0x080102e8
 800e8c4:	0801026c 	.word	0x0801026c

0800e8c8 <_free_r>:
 800e8c8:	b538      	push	{r3, r4, r5, lr}
 800e8ca:	4605      	mov	r5, r0
 800e8cc:	2900      	cmp	r1, #0
 800e8ce:	d041      	beq.n	800e954 <_free_r+0x8c>
 800e8d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8d4:	1f0c      	subs	r4, r1, #4
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	bfb8      	it	lt
 800e8da:	18e4      	addlt	r4, r4, r3
 800e8dc:	f000 f8e8 	bl	800eab0 <__malloc_lock>
 800e8e0:	4a1d      	ldr	r2, [pc, #116]	@ (800e958 <_free_r+0x90>)
 800e8e2:	6813      	ldr	r3, [r2, #0]
 800e8e4:	b933      	cbnz	r3, 800e8f4 <_free_r+0x2c>
 800e8e6:	6063      	str	r3, [r4, #4]
 800e8e8:	6014      	str	r4, [r2, #0]
 800e8ea:	4628      	mov	r0, r5
 800e8ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8f0:	f000 b8e4 	b.w	800eabc <__malloc_unlock>
 800e8f4:	42a3      	cmp	r3, r4
 800e8f6:	d908      	bls.n	800e90a <_free_r+0x42>
 800e8f8:	6820      	ldr	r0, [r4, #0]
 800e8fa:	1821      	adds	r1, r4, r0
 800e8fc:	428b      	cmp	r3, r1
 800e8fe:	bf01      	itttt	eq
 800e900:	6819      	ldreq	r1, [r3, #0]
 800e902:	685b      	ldreq	r3, [r3, #4]
 800e904:	1809      	addeq	r1, r1, r0
 800e906:	6021      	streq	r1, [r4, #0]
 800e908:	e7ed      	b.n	800e8e6 <_free_r+0x1e>
 800e90a:	461a      	mov	r2, r3
 800e90c:	685b      	ldr	r3, [r3, #4]
 800e90e:	b10b      	cbz	r3, 800e914 <_free_r+0x4c>
 800e910:	42a3      	cmp	r3, r4
 800e912:	d9fa      	bls.n	800e90a <_free_r+0x42>
 800e914:	6811      	ldr	r1, [r2, #0]
 800e916:	1850      	adds	r0, r2, r1
 800e918:	42a0      	cmp	r0, r4
 800e91a:	d10b      	bne.n	800e934 <_free_r+0x6c>
 800e91c:	6820      	ldr	r0, [r4, #0]
 800e91e:	4401      	add	r1, r0
 800e920:	1850      	adds	r0, r2, r1
 800e922:	4283      	cmp	r3, r0
 800e924:	6011      	str	r1, [r2, #0]
 800e926:	d1e0      	bne.n	800e8ea <_free_r+0x22>
 800e928:	6818      	ldr	r0, [r3, #0]
 800e92a:	685b      	ldr	r3, [r3, #4]
 800e92c:	6053      	str	r3, [r2, #4]
 800e92e:	4408      	add	r0, r1
 800e930:	6010      	str	r0, [r2, #0]
 800e932:	e7da      	b.n	800e8ea <_free_r+0x22>
 800e934:	d902      	bls.n	800e93c <_free_r+0x74>
 800e936:	230c      	movs	r3, #12
 800e938:	602b      	str	r3, [r5, #0]
 800e93a:	e7d6      	b.n	800e8ea <_free_r+0x22>
 800e93c:	6820      	ldr	r0, [r4, #0]
 800e93e:	1821      	adds	r1, r4, r0
 800e940:	428b      	cmp	r3, r1
 800e942:	bf04      	itt	eq
 800e944:	6819      	ldreq	r1, [r3, #0]
 800e946:	685b      	ldreq	r3, [r3, #4]
 800e948:	6063      	str	r3, [r4, #4]
 800e94a:	bf04      	itt	eq
 800e94c:	1809      	addeq	r1, r1, r0
 800e94e:	6021      	streq	r1, [r4, #0]
 800e950:	6054      	str	r4, [r2, #4]
 800e952:	e7ca      	b.n	800e8ea <_free_r+0x22>
 800e954:	bd38      	pop	{r3, r4, r5, pc}
 800e956:	bf00      	nop
 800e958:	200022d0 	.word	0x200022d0

0800e95c <malloc>:
 800e95c:	4b02      	ldr	r3, [pc, #8]	@ (800e968 <malloc+0xc>)
 800e95e:	4601      	mov	r1, r0
 800e960:	6818      	ldr	r0, [r3, #0]
 800e962:	f000 b825 	b.w	800e9b0 <_malloc_r>
 800e966:	bf00      	nop
 800e968:	20000120 	.word	0x20000120

0800e96c <sbrk_aligned>:
 800e96c:	b570      	push	{r4, r5, r6, lr}
 800e96e:	4e0f      	ldr	r6, [pc, #60]	@ (800e9ac <sbrk_aligned+0x40>)
 800e970:	460c      	mov	r4, r1
 800e972:	6831      	ldr	r1, [r6, #0]
 800e974:	4605      	mov	r5, r0
 800e976:	b911      	cbnz	r1, 800e97e <sbrk_aligned+0x12>
 800e978:	f000 fe46 	bl	800f608 <_sbrk_r>
 800e97c:	6030      	str	r0, [r6, #0]
 800e97e:	4621      	mov	r1, r4
 800e980:	4628      	mov	r0, r5
 800e982:	f000 fe41 	bl	800f608 <_sbrk_r>
 800e986:	1c43      	adds	r3, r0, #1
 800e988:	d103      	bne.n	800e992 <sbrk_aligned+0x26>
 800e98a:	f04f 34ff 	mov.w	r4, #4294967295
 800e98e:	4620      	mov	r0, r4
 800e990:	bd70      	pop	{r4, r5, r6, pc}
 800e992:	1cc4      	adds	r4, r0, #3
 800e994:	f024 0403 	bic.w	r4, r4, #3
 800e998:	42a0      	cmp	r0, r4
 800e99a:	d0f8      	beq.n	800e98e <sbrk_aligned+0x22>
 800e99c:	1a21      	subs	r1, r4, r0
 800e99e:	4628      	mov	r0, r5
 800e9a0:	f000 fe32 	bl	800f608 <_sbrk_r>
 800e9a4:	3001      	adds	r0, #1
 800e9a6:	d1f2      	bne.n	800e98e <sbrk_aligned+0x22>
 800e9a8:	e7ef      	b.n	800e98a <sbrk_aligned+0x1e>
 800e9aa:	bf00      	nop
 800e9ac:	200022cc 	.word	0x200022cc

0800e9b0 <_malloc_r>:
 800e9b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9b4:	1ccd      	adds	r5, r1, #3
 800e9b6:	f025 0503 	bic.w	r5, r5, #3
 800e9ba:	3508      	adds	r5, #8
 800e9bc:	2d0c      	cmp	r5, #12
 800e9be:	bf38      	it	cc
 800e9c0:	250c      	movcc	r5, #12
 800e9c2:	2d00      	cmp	r5, #0
 800e9c4:	4606      	mov	r6, r0
 800e9c6:	db01      	blt.n	800e9cc <_malloc_r+0x1c>
 800e9c8:	42a9      	cmp	r1, r5
 800e9ca:	d904      	bls.n	800e9d6 <_malloc_r+0x26>
 800e9cc:	230c      	movs	r3, #12
 800e9ce:	6033      	str	r3, [r6, #0]
 800e9d0:	2000      	movs	r0, #0
 800e9d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eaac <_malloc_r+0xfc>
 800e9da:	f000 f869 	bl	800eab0 <__malloc_lock>
 800e9de:	f8d8 3000 	ldr.w	r3, [r8]
 800e9e2:	461c      	mov	r4, r3
 800e9e4:	bb44      	cbnz	r4, 800ea38 <_malloc_r+0x88>
 800e9e6:	4629      	mov	r1, r5
 800e9e8:	4630      	mov	r0, r6
 800e9ea:	f7ff ffbf 	bl	800e96c <sbrk_aligned>
 800e9ee:	1c43      	adds	r3, r0, #1
 800e9f0:	4604      	mov	r4, r0
 800e9f2:	d158      	bne.n	800eaa6 <_malloc_r+0xf6>
 800e9f4:	f8d8 4000 	ldr.w	r4, [r8]
 800e9f8:	4627      	mov	r7, r4
 800e9fa:	2f00      	cmp	r7, #0
 800e9fc:	d143      	bne.n	800ea86 <_malloc_r+0xd6>
 800e9fe:	2c00      	cmp	r4, #0
 800ea00:	d04b      	beq.n	800ea9a <_malloc_r+0xea>
 800ea02:	6823      	ldr	r3, [r4, #0]
 800ea04:	4639      	mov	r1, r7
 800ea06:	4630      	mov	r0, r6
 800ea08:	eb04 0903 	add.w	r9, r4, r3
 800ea0c:	f000 fdfc 	bl	800f608 <_sbrk_r>
 800ea10:	4581      	cmp	r9, r0
 800ea12:	d142      	bne.n	800ea9a <_malloc_r+0xea>
 800ea14:	6821      	ldr	r1, [r4, #0]
 800ea16:	1a6d      	subs	r5, r5, r1
 800ea18:	4629      	mov	r1, r5
 800ea1a:	4630      	mov	r0, r6
 800ea1c:	f7ff ffa6 	bl	800e96c <sbrk_aligned>
 800ea20:	3001      	adds	r0, #1
 800ea22:	d03a      	beq.n	800ea9a <_malloc_r+0xea>
 800ea24:	6823      	ldr	r3, [r4, #0]
 800ea26:	442b      	add	r3, r5
 800ea28:	6023      	str	r3, [r4, #0]
 800ea2a:	f8d8 3000 	ldr.w	r3, [r8]
 800ea2e:	685a      	ldr	r2, [r3, #4]
 800ea30:	bb62      	cbnz	r2, 800ea8c <_malloc_r+0xdc>
 800ea32:	f8c8 7000 	str.w	r7, [r8]
 800ea36:	e00f      	b.n	800ea58 <_malloc_r+0xa8>
 800ea38:	6822      	ldr	r2, [r4, #0]
 800ea3a:	1b52      	subs	r2, r2, r5
 800ea3c:	d420      	bmi.n	800ea80 <_malloc_r+0xd0>
 800ea3e:	2a0b      	cmp	r2, #11
 800ea40:	d917      	bls.n	800ea72 <_malloc_r+0xc2>
 800ea42:	1961      	adds	r1, r4, r5
 800ea44:	42a3      	cmp	r3, r4
 800ea46:	6025      	str	r5, [r4, #0]
 800ea48:	bf18      	it	ne
 800ea4a:	6059      	strne	r1, [r3, #4]
 800ea4c:	6863      	ldr	r3, [r4, #4]
 800ea4e:	bf08      	it	eq
 800ea50:	f8c8 1000 	streq.w	r1, [r8]
 800ea54:	5162      	str	r2, [r4, r5]
 800ea56:	604b      	str	r3, [r1, #4]
 800ea58:	4630      	mov	r0, r6
 800ea5a:	f000 f82f 	bl	800eabc <__malloc_unlock>
 800ea5e:	f104 000b 	add.w	r0, r4, #11
 800ea62:	1d23      	adds	r3, r4, #4
 800ea64:	f020 0007 	bic.w	r0, r0, #7
 800ea68:	1ac2      	subs	r2, r0, r3
 800ea6a:	bf1c      	itt	ne
 800ea6c:	1a1b      	subne	r3, r3, r0
 800ea6e:	50a3      	strne	r3, [r4, r2]
 800ea70:	e7af      	b.n	800e9d2 <_malloc_r+0x22>
 800ea72:	6862      	ldr	r2, [r4, #4]
 800ea74:	42a3      	cmp	r3, r4
 800ea76:	bf0c      	ite	eq
 800ea78:	f8c8 2000 	streq.w	r2, [r8]
 800ea7c:	605a      	strne	r2, [r3, #4]
 800ea7e:	e7eb      	b.n	800ea58 <_malloc_r+0xa8>
 800ea80:	4623      	mov	r3, r4
 800ea82:	6864      	ldr	r4, [r4, #4]
 800ea84:	e7ae      	b.n	800e9e4 <_malloc_r+0x34>
 800ea86:	463c      	mov	r4, r7
 800ea88:	687f      	ldr	r7, [r7, #4]
 800ea8a:	e7b6      	b.n	800e9fa <_malloc_r+0x4a>
 800ea8c:	461a      	mov	r2, r3
 800ea8e:	685b      	ldr	r3, [r3, #4]
 800ea90:	42a3      	cmp	r3, r4
 800ea92:	d1fb      	bne.n	800ea8c <_malloc_r+0xdc>
 800ea94:	2300      	movs	r3, #0
 800ea96:	6053      	str	r3, [r2, #4]
 800ea98:	e7de      	b.n	800ea58 <_malloc_r+0xa8>
 800ea9a:	230c      	movs	r3, #12
 800ea9c:	6033      	str	r3, [r6, #0]
 800ea9e:	4630      	mov	r0, r6
 800eaa0:	f000 f80c 	bl	800eabc <__malloc_unlock>
 800eaa4:	e794      	b.n	800e9d0 <_malloc_r+0x20>
 800eaa6:	6005      	str	r5, [r0, #0]
 800eaa8:	e7d6      	b.n	800ea58 <_malloc_r+0xa8>
 800eaaa:	bf00      	nop
 800eaac:	200022d0 	.word	0x200022d0

0800eab0 <__malloc_lock>:
 800eab0:	4801      	ldr	r0, [pc, #4]	@ (800eab8 <__malloc_lock+0x8>)
 800eab2:	f7ff b8b8 	b.w	800dc26 <__retarget_lock_acquire_recursive>
 800eab6:	bf00      	nop
 800eab8:	200022c8 	.word	0x200022c8

0800eabc <__malloc_unlock>:
 800eabc:	4801      	ldr	r0, [pc, #4]	@ (800eac4 <__malloc_unlock+0x8>)
 800eabe:	f7ff b8b3 	b.w	800dc28 <__retarget_lock_release_recursive>
 800eac2:	bf00      	nop
 800eac4:	200022c8 	.word	0x200022c8

0800eac8 <_Balloc>:
 800eac8:	b570      	push	{r4, r5, r6, lr}
 800eaca:	69c6      	ldr	r6, [r0, #28]
 800eacc:	4604      	mov	r4, r0
 800eace:	460d      	mov	r5, r1
 800ead0:	b976      	cbnz	r6, 800eaf0 <_Balloc+0x28>
 800ead2:	2010      	movs	r0, #16
 800ead4:	f7ff ff42 	bl	800e95c <malloc>
 800ead8:	4602      	mov	r2, r0
 800eada:	61e0      	str	r0, [r4, #28]
 800eadc:	b920      	cbnz	r0, 800eae8 <_Balloc+0x20>
 800eade:	4b18      	ldr	r3, [pc, #96]	@ (800eb40 <_Balloc+0x78>)
 800eae0:	4818      	ldr	r0, [pc, #96]	@ (800eb44 <_Balloc+0x7c>)
 800eae2:	216b      	movs	r1, #107	@ 0x6b
 800eae4:	f000 fdae 	bl	800f644 <__assert_func>
 800eae8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eaec:	6006      	str	r6, [r0, #0]
 800eaee:	60c6      	str	r6, [r0, #12]
 800eaf0:	69e6      	ldr	r6, [r4, #28]
 800eaf2:	68f3      	ldr	r3, [r6, #12]
 800eaf4:	b183      	cbz	r3, 800eb18 <_Balloc+0x50>
 800eaf6:	69e3      	ldr	r3, [r4, #28]
 800eaf8:	68db      	ldr	r3, [r3, #12]
 800eafa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eafe:	b9b8      	cbnz	r0, 800eb30 <_Balloc+0x68>
 800eb00:	2101      	movs	r1, #1
 800eb02:	fa01 f605 	lsl.w	r6, r1, r5
 800eb06:	1d72      	adds	r2, r6, #5
 800eb08:	0092      	lsls	r2, r2, #2
 800eb0a:	4620      	mov	r0, r4
 800eb0c:	f000 fdb8 	bl	800f680 <_calloc_r>
 800eb10:	b160      	cbz	r0, 800eb2c <_Balloc+0x64>
 800eb12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eb16:	e00e      	b.n	800eb36 <_Balloc+0x6e>
 800eb18:	2221      	movs	r2, #33	@ 0x21
 800eb1a:	2104      	movs	r1, #4
 800eb1c:	4620      	mov	r0, r4
 800eb1e:	f000 fdaf 	bl	800f680 <_calloc_r>
 800eb22:	69e3      	ldr	r3, [r4, #28]
 800eb24:	60f0      	str	r0, [r6, #12]
 800eb26:	68db      	ldr	r3, [r3, #12]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d1e4      	bne.n	800eaf6 <_Balloc+0x2e>
 800eb2c:	2000      	movs	r0, #0
 800eb2e:	bd70      	pop	{r4, r5, r6, pc}
 800eb30:	6802      	ldr	r2, [r0, #0]
 800eb32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eb36:	2300      	movs	r3, #0
 800eb38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eb3c:	e7f7      	b.n	800eb2e <_Balloc+0x66>
 800eb3e:	bf00      	nop
 800eb40:	08010279 	.word	0x08010279
 800eb44:	080102f9 	.word	0x080102f9

0800eb48 <_Bfree>:
 800eb48:	b570      	push	{r4, r5, r6, lr}
 800eb4a:	69c6      	ldr	r6, [r0, #28]
 800eb4c:	4605      	mov	r5, r0
 800eb4e:	460c      	mov	r4, r1
 800eb50:	b976      	cbnz	r6, 800eb70 <_Bfree+0x28>
 800eb52:	2010      	movs	r0, #16
 800eb54:	f7ff ff02 	bl	800e95c <malloc>
 800eb58:	4602      	mov	r2, r0
 800eb5a:	61e8      	str	r0, [r5, #28]
 800eb5c:	b920      	cbnz	r0, 800eb68 <_Bfree+0x20>
 800eb5e:	4b09      	ldr	r3, [pc, #36]	@ (800eb84 <_Bfree+0x3c>)
 800eb60:	4809      	ldr	r0, [pc, #36]	@ (800eb88 <_Bfree+0x40>)
 800eb62:	218f      	movs	r1, #143	@ 0x8f
 800eb64:	f000 fd6e 	bl	800f644 <__assert_func>
 800eb68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb6c:	6006      	str	r6, [r0, #0]
 800eb6e:	60c6      	str	r6, [r0, #12]
 800eb70:	b13c      	cbz	r4, 800eb82 <_Bfree+0x3a>
 800eb72:	69eb      	ldr	r3, [r5, #28]
 800eb74:	6862      	ldr	r2, [r4, #4]
 800eb76:	68db      	ldr	r3, [r3, #12]
 800eb78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eb7c:	6021      	str	r1, [r4, #0]
 800eb7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eb82:	bd70      	pop	{r4, r5, r6, pc}
 800eb84:	08010279 	.word	0x08010279
 800eb88:	080102f9 	.word	0x080102f9

0800eb8c <__multadd>:
 800eb8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb90:	690d      	ldr	r5, [r1, #16]
 800eb92:	4607      	mov	r7, r0
 800eb94:	460c      	mov	r4, r1
 800eb96:	461e      	mov	r6, r3
 800eb98:	f101 0c14 	add.w	ip, r1, #20
 800eb9c:	2000      	movs	r0, #0
 800eb9e:	f8dc 3000 	ldr.w	r3, [ip]
 800eba2:	b299      	uxth	r1, r3
 800eba4:	fb02 6101 	mla	r1, r2, r1, r6
 800eba8:	0c1e      	lsrs	r6, r3, #16
 800ebaa:	0c0b      	lsrs	r3, r1, #16
 800ebac:	fb02 3306 	mla	r3, r2, r6, r3
 800ebb0:	b289      	uxth	r1, r1
 800ebb2:	3001      	adds	r0, #1
 800ebb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ebb8:	4285      	cmp	r5, r0
 800ebba:	f84c 1b04 	str.w	r1, [ip], #4
 800ebbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ebc2:	dcec      	bgt.n	800eb9e <__multadd+0x12>
 800ebc4:	b30e      	cbz	r6, 800ec0a <__multadd+0x7e>
 800ebc6:	68a3      	ldr	r3, [r4, #8]
 800ebc8:	42ab      	cmp	r3, r5
 800ebca:	dc19      	bgt.n	800ec00 <__multadd+0x74>
 800ebcc:	6861      	ldr	r1, [r4, #4]
 800ebce:	4638      	mov	r0, r7
 800ebd0:	3101      	adds	r1, #1
 800ebd2:	f7ff ff79 	bl	800eac8 <_Balloc>
 800ebd6:	4680      	mov	r8, r0
 800ebd8:	b928      	cbnz	r0, 800ebe6 <__multadd+0x5a>
 800ebda:	4602      	mov	r2, r0
 800ebdc:	4b0c      	ldr	r3, [pc, #48]	@ (800ec10 <__multadd+0x84>)
 800ebde:	480d      	ldr	r0, [pc, #52]	@ (800ec14 <__multadd+0x88>)
 800ebe0:	21ba      	movs	r1, #186	@ 0xba
 800ebe2:	f000 fd2f 	bl	800f644 <__assert_func>
 800ebe6:	6922      	ldr	r2, [r4, #16]
 800ebe8:	3202      	adds	r2, #2
 800ebea:	f104 010c 	add.w	r1, r4, #12
 800ebee:	0092      	lsls	r2, r2, #2
 800ebf0:	300c      	adds	r0, #12
 800ebf2:	f000 fd19 	bl	800f628 <memcpy>
 800ebf6:	4621      	mov	r1, r4
 800ebf8:	4638      	mov	r0, r7
 800ebfa:	f7ff ffa5 	bl	800eb48 <_Bfree>
 800ebfe:	4644      	mov	r4, r8
 800ec00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ec04:	3501      	adds	r5, #1
 800ec06:	615e      	str	r6, [r3, #20]
 800ec08:	6125      	str	r5, [r4, #16]
 800ec0a:	4620      	mov	r0, r4
 800ec0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec10:	080102e8 	.word	0x080102e8
 800ec14:	080102f9 	.word	0x080102f9

0800ec18 <__hi0bits>:
 800ec18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ec1c:	4603      	mov	r3, r0
 800ec1e:	bf36      	itet	cc
 800ec20:	0403      	lslcc	r3, r0, #16
 800ec22:	2000      	movcs	r0, #0
 800ec24:	2010      	movcc	r0, #16
 800ec26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ec2a:	bf3c      	itt	cc
 800ec2c:	021b      	lslcc	r3, r3, #8
 800ec2e:	3008      	addcc	r0, #8
 800ec30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec34:	bf3c      	itt	cc
 800ec36:	011b      	lslcc	r3, r3, #4
 800ec38:	3004      	addcc	r0, #4
 800ec3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec3e:	bf3c      	itt	cc
 800ec40:	009b      	lslcc	r3, r3, #2
 800ec42:	3002      	addcc	r0, #2
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	db05      	blt.n	800ec54 <__hi0bits+0x3c>
 800ec48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ec4c:	f100 0001 	add.w	r0, r0, #1
 800ec50:	bf08      	it	eq
 800ec52:	2020      	moveq	r0, #32
 800ec54:	4770      	bx	lr

0800ec56 <__lo0bits>:
 800ec56:	6803      	ldr	r3, [r0, #0]
 800ec58:	4602      	mov	r2, r0
 800ec5a:	f013 0007 	ands.w	r0, r3, #7
 800ec5e:	d00b      	beq.n	800ec78 <__lo0bits+0x22>
 800ec60:	07d9      	lsls	r1, r3, #31
 800ec62:	d421      	bmi.n	800eca8 <__lo0bits+0x52>
 800ec64:	0798      	lsls	r0, r3, #30
 800ec66:	bf49      	itett	mi
 800ec68:	085b      	lsrmi	r3, r3, #1
 800ec6a:	089b      	lsrpl	r3, r3, #2
 800ec6c:	2001      	movmi	r0, #1
 800ec6e:	6013      	strmi	r3, [r2, #0]
 800ec70:	bf5c      	itt	pl
 800ec72:	6013      	strpl	r3, [r2, #0]
 800ec74:	2002      	movpl	r0, #2
 800ec76:	4770      	bx	lr
 800ec78:	b299      	uxth	r1, r3
 800ec7a:	b909      	cbnz	r1, 800ec80 <__lo0bits+0x2a>
 800ec7c:	0c1b      	lsrs	r3, r3, #16
 800ec7e:	2010      	movs	r0, #16
 800ec80:	b2d9      	uxtb	r1, r3
 800ec82:	b909      	cbnz	r1, 800ec88 <__lo0bits+0x32>
 800ec84:	3008      	adds	r0, #8
 800ec86:	0a1b      	lsrs	r3, r3, #8
 800ec88:	0719      	lsls	r1, r3, #28
 800ec8a:	bf04      	itt	eq
 800ec8c:	091b      	lsreq	r3, r3, #4
 800ec8e:	3004      	addeq	r0, #4
 800ec90:	0799      	lsls	r1, r3, #30
 800ec92:	bf04      	itt	eq
 800ec94:	089b      	lsreq	r3, r3, #2
 800ec96:	3002      	addeq	r0, #2
 800ec98:	07d9      	lsls	r1, r3, #31
 800ec9a:	d403      	bmi.n	800eca4 <__lo0bits+0x4e>
 800ec9c:	085b      	lsrs	r3, r3, #1
 800ec9e:	f100 0001 	add.w	r0, r0, #1
 800eca2:	d003      	beq.n	800ecac <__lo0bits+0x56>
 800eca4:	6013      	str	r3, [r2, #0]
 800eca6:	4770      	bx	lr
 800eca8:	2000      	movs	r0, #0
 800ecaa:	4770      	bx	lr
 800ecac:	2020      	movs	r0, #32
 800ecae:	4770      	bx	lr

0800ecb0 <__i2b>:
 800ecb0:	b510      	push	{r4, lr}
 800ecb2:	460c      	mov	r4, r1
 800ecb4:	2101      	movs	r1, #1
 800ecb6:	f7ff ff07 	bl	800eac8 <_Balloc>
 800ecba:	4602      	mov	r2, r0
 800ecbc:	b928      	cbnz	r0, 800ecca <__i2b+0x1a>
 800ecbe:	4b05      	ldr	r3, [pc, #20]	@ (800ecd4 <__i2b+0x24>)
 800ecc0:	4805      	ldr	r0, [pc, #20]	@ (800ecd8 <__i2b+0x28>)
 800ecc2:	f240 1145 	movw	r1, #325	@ 0x145
 800ecc6:	f000 fcbd 	bl	800f644 <__assert_func>
 800ecca:	2301      	movs	r3, #1
 800eccc:	6144      	str	r4, [r0, #20]
 800ecce:	6103      	str	r3, [r0, #16]
 800ecd0:	bd10      	pop	{r4, pc}
 800ecd2:	bf00      	nop
 800ecd4:	080102e8 	.word	0x080102e8
 800ecd8:	080102f9 	.word	0x080102f9

0800ecdc <__multiply>:
 800ecdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ece0:	4614      	mov	r4, r2
 800ece2:	690a      	ldr	r2, [r1, #16]
 800ece4:	6923      	ldr	r3, [r4, #16]
 800ece6:	429a      	cmp	r2, r3
 800ece8:	bfa8      	it	ge
 800ecea:	4623      	movge	r3, r4
 800ecec:	460f      	mov	r7, r1
 800ecee:	bfa4      	itt	ge
 800ecf0:	460c      	movge	r4, r1
 800ecf2:	461f      	movge	r7, r3
 800ecf4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ecf8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ecfc:	68a3      	ldr	r3, [r4, #8]
 800ecfe:	6861      	ldr	r1, [r4, #4]
 800ed00:	eb0a 0609 	add.w	r6, sl, r9
 800ed04:	42b3      	cmp	r3, r6
 800ed06:	b085      	sub	sp, #20
 800ed08:	bfb8      	it	lt
 800ed0a:	3101      	addlt	r1, #1
 800ed0c:	f7ff fedc 	bl	800eac8 <_Balloc>
 800ed10:	b930      	cbnz	r0, 800ed20 <__multiply+0x44>
 800ed12:	4602      	mov	r2, r0
 800ed14:	4b44      	ldr	r3, [pc, #272]	@ (800ee28 <__multiply+0x14c>)
 800ed16:	4845      	ldr	r0, [pc, #276]	@ (800ee2c <__multiply+0x150>)
 800ed18:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ed1c:	f000 fc92 	bl	800f644 <__assert_func>
 800ed20:	f100 0514 	add.w	r5, r0, #20
 800ed24:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ed28:	462b      	mov	r3, r5
 800ed2a:	2200      	movs	r2, #0
 800ed2c:	4543      	cmp	r3, r8
 800ed2e:	d321      	bcc.n	800ed74 <__multiply+0x98>
 800ed30:	f107 0114 	add.w	r1, r7, #20
 800ed34:	f104 0214 	add.w	r2, r4, #20
 800ed38:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ed3c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ed40:	9302      	str	r3, [sp, #8]
 800ed42:	1b13      	subs	r3, r2, r4
 800ed44:	3b15      	subs	r3, #21
 800ed46:	f023 0303 	bic.w	r3, r3, #3
 800ed4a:	3304      	adds	r3, #4
 800ed4c:	f104 0715 	add.w	r7, r4, #21
 800ed50:	42ba      	cmp	r2, r7
 800ed52:	bf38      	it	cc
 800ed54:	2304      	movcc	r3, #4
 800ed56:	9301      	str	r3, [sp, #4]
 800ed58:	9b02      	ldr	r3, [sp, #8]
 800ed5a:	9103      	str	r1, [sp, #12]
 800ed5c:	428b      	cmp	r3, r1
 800ed5e:	d80c      	bhi.n	800ed7a <__multiply+0x9e>
 800ed60:	2e00      	cmp	r6, #0
 800ed62:	dd03      	ble.n	800ed6c <__multiply+0x90>
 800ed64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d05b      	beq.n	800ee24 <__multiply+0x148>
 800ed6c:	6106      	str	r6, [r0, #16]
 800ed6e:	b005      	add	sp, #20
 800ed70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed74:	f843 2b04 	str.w	r2, [r3], #4
 800ed78:	e7d8      	b.n	800ed2c <__multiply+0x50>
 800ed7a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ed7e:	f1ba 0f00 	cmp.w	sl, #0
 800ed82:	d024      	beq.n	800edce <__multiply+0xf2>
 800ed84:	f104 0e14 	add.w	lr, r4, #20
 800ed88:	46a9      	mov	r9, r5
 800ed8a:	f04f 0c00 	mov.w	ip, #0
 800ed8e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ed92:	f8d9 3000 	ldr.w	r3, [r9]
 800ed96:	fa1f fb87 	uxth.w	fp, r7
 800ed9a:	b29b      	uxth	r3, r3
 800ed9c:	fb0a 330b 	mla	r3, sl, fp, r3
 800eda0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800eda4:	f8d9 7000 	ldr.w	r7, [r9]
 800eda8:	4463      	add	r3, ip
 800edaa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800edae:	fb0a c70b 	mla	r7, sl, fp, ip
 800edb2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800edb6:	b29b      	uxth	r3, r3
 800edb8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800edbc:	4572      	cmp	r2, lr
 800edbe:	f849 3b04 	str.w	r3, [r9], #4
 800edc2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800edc6:	d8e2      	bhi.n	800ed8e <__multiply+0xb2>
 800edc8:	9b01      	ldr	r3, [sp, #4]
 800edca:	f845 c003 	str.w	ip, [r5, r3]
 800edce:	9b03      	ldr	r3, [sp, #12]
 800edd0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800edd4:	3104      	adds	r1, #4
 800edd6:	f1b9 0f00 	cmp.w	r9, #0
 800edda:	d021      	beq.n	800ee20 <__multiply+0x144>
 800eddc:	682b      	ldr	r3, [r5, #0]
 800edde:	f104 0c14 	add.w	ip, r4, #20
 800ede2:	46ae      	mov	lr, r5
 800ede4:	f04f 0a00 	mov.w	sl, #0
 800ede8:	f8bc b000 	ldrh.w	fp, [ip]
 800edec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800edf0:	fb09 770b 	mla	r7, r9, fp, r7
 800edf4:	4457      	add	r7, sl
 800edf6:	b29b      	uxth	r3, r3
 800edf8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800edfc:	f84e 3b04 	str.w	r3, [lr], #4
 800ee00:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ee04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee08:	f8be 3000 	ldrh.w	r3, [lr]
 800ee0c:	fb09 330a 	mla	r3, r9, sl, r3
 800ee10:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ee14:	4562      	cmp	r2, ip
 800ee16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee1a:	d8e5      	bhi.n	800ede8 <__multiply+0x10c>
 800ee1c:	9f01      	ldr	r7, [sp, #4]
 800ee1e:	51eb      	str	r3, [r5, r7]
 800ee20:	3504      	adds	r5, #4
 800ee22:	e799      	b.n	800ed58 <__multiply+0x7c>
 800ee24:	3e01      	subs	r6, #1
 800ee26:	e79b      	b.n	800ed60 <__multiply+0x84>
 800ee28:	080102e8 	.word	0x080102e8
 800ee2c:	080102f9 	.word	0x080102f9

0800ee30 <__pow5mult>:
 800ee30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee34:	4615      	mov	r5, r2
 800ee36:	f012 0203 	ands.w	r2, r2, #3
 800ee3a:	4607      	mov	r7, r0
 800ee3c:	460e      	mov	r6, r1
 800ee3e:	d007      	beq.n	800ee50 <__pow5mult+0x20>
 800ee40:	4c25      	ldr	r4, [pc, #148]	@ (800eed8 <__pow5mult+0xa8>)
 800ee42:	3a01      	subs	r2, #1
 800ee44:	2300      	movs	r3, #0
 800ee46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ee4a:	f7ff fe9f 	bl	800eb8c <__multadd>
 800ee4e:	4606      	mov	r6, r0
 800ee50:	10ad      	asrs	r5, r5, #2
 800ee52:	d03d      	beq.n	800eed0 <__pow5mult+0xa0>
 800ee54:	69fc      	ldr	r4, [r7, #28]
 800ee56:	b97c      	cbnz	r4, 800ee78 <__pow5mult+0x48>
 800ee58:	2010      	movs	r0, #16
 800ee5a:	f7ff fd7f 	bl	800e95c <malloc>
 800ee5e:	4602      	mov	r2, r0
 800ee60:	61f8      	str	r0, [r7, #28]
 800ee62:	b928      	cbnz	r0, 800ee70 <__pow5mult+0x40>
 800ee64:	4b1d      	ldr	r3, [pc, #116]	@ (800eedc <__pow5mult+0xac>)
 800ee66:	481e      	ldr	r0, [pc, #120]	@ (800eee0 <__pow5mult+0xb0>)
 800ee68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ee6c:	f000 fbea 	bl	800f644 <__assert_func>
 800ee70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ee74:	6004      	str	r4, [r0, #0]
 800ee76:	60c4      	str	r4, [r0, #12]
 800ee78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ee7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ee80:	b94c      	cbnz	r4, 800ee96 <__pow5mult+0x66>
 800ee82:	f240 2171 	movw	r1, #625	@ 0x271
 800ee86:	4638      	mov	r0, r7
 800ee88:	f7ff ff12 	bl	800ecb0 <__i2b>
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ee92:	4604      	mov	r4, r0
 800ee94:	6003      	str	r3, [r0, #0]
 800ee96:	f04f 0900 	mov.w	r9, #0
 800ee9a:	07eb      	lsls	r3, r5, #31
 800ee9c:	d50a      	bpl.n	800eeb4 <__pow5mult+0x84>
 800ee9e:	4631      	mov	r1, r6
 800eea0:	4622      	mov	r2, r4
 800eea2:	4638      	mov	r0, r7
 800eea4:	f7ff ff1a 	bl	800ecdc <__multiply>
 800eea8:	4631      	mov	r1, r6
 800eeaa:	4680      	mov	r8, r0
 800eeac:	4638      	mov	r0, r7
 800eeae:	f7ff fe4b 	bl	800eb48 <_Bfree>
 800eeb2:	4646      	mov	r6, r8
 800eeb4:	106d      	asrs	r5, r5, #1
 800eeb6:	d00b      	beq.n	800eed0 <__pow5mult+0xa0>
 800eeb8:	6820      	ldr	r0, [r4, #0]
 800eeba:	b938      	cbnz	r0, 800eecc <__pow5mult+0x9c>
 800eebc:	4622      	mov	r2, r4
 800eebe:	4621      	mov	r1, r4
 800eec0:	4638      	mov	r0, r7
 800eec2:	f7ff ff0b 	bl	800ecdc <__multiply>
 800eec6:	6020      	str	r0, [r4, #0]
 800eec8:	f8c0 9000 	str.w	r9, [r0]
 800eecc:	4604      	mov	r4, r0
 800eece:	e7e4      	b.n	800ee9a <__pow5mult+0x6a>
 800eed0:	4630      	mov	r0, r6
 800eed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eed6:	bf00      	nop
 800eed8:	08010354 	.word	0x08010354
 800eedc:	08010279 	.word	0x08010279
 800eee0:	080102f9 	.word	0x080102f9

0800eee4 <__lshift>:
 800eee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eee8:	460c      	mov	r4, r1
 800eeea:	6849      	ldr	r1, [r1, #4]
 800eeec:	6923      	ldr	r3, [r4, #16]
 800eeee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eef2:	68a3      	ldr	r3, [r4, #8]
 800eef4:	4607      	mov	r7, r0
 800eef6:	4691      	mov	r9, r2
 800eef8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eefc:	f108 0601 	add.w	r6, r8, #1
 800ef00:	42b3      	cmp	r3, r6
 800ef02:	db0b      	blt.n	800ef1c <__lshift+0x38>
 800ef04:	4638      	mov	r0, r7
 800ef06:	f7ff fddf 	bl	800eac8 <_Balloc>
 800ef0a:	4605      	mov	r5, r0
 800ef0c:	b948      	cbnz	r0, 800ef22 <__lshift+0x3e>
 800ef0e:	4602      	mov	r2, r0
 800ef10:	4b28      	ldr	r3, [pc, #160]	@ (800efb4 <__lshift+0xd0>)
 800ef12:	4829      	ldr	r0, [pc, #164]	@ (800efb8 <__lshift+0xd4>)
 800ef14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ef18:	f000 fb94 	bl	800f644 <__assert_func>
 800ef1c:	3101      	adds	r1, #1
 800ef1e:	005b      	lsls	r3, r3, #1
 800ef20:	e7ee      	b.n	800ef00 <__lshift+0x1c>
 800ef22:	2300      	movs	r3, #0
 800ef24:	f100 0114 	add.w	r1, r0, #20
 800ef28:	f100 0210 	add.w	r2, r0, #16
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	4553      	cmp	r3, sl
 800ef30:	db33      	blt.n	800ef9a <__lshift+0xb6>
 800ef32:	6920      	ldr	r0, [r4, #16]
 800ef34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ef38:	f104 0314 	add.w	r3, r4, #20
 800ef3c:	f019 091f 	ands.w	r9, r9, #31
 800ef40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ef44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ef48:	d02b      	beq.n	800efa2 <__lshift+0xbe>
 800ef4a:	f1c9 0e20 	rsb	lr, r9, #32
 800ef4e:	468a      	mov	sl, r1
 800ef50:	2200      	movs	r2, #0
 800ef52:	6818      	ldr	r0, [r3, #0]
 800ef54:	fa00 f009 	lsl.w	r0, r0, r9
 800ef58:	4310      	orrs	r0, r2
 800ef5a:	f84a 0b04 	str.w	r0, [sl], #4
 800ef5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef62:	459c      	cmp	ip, r3
 800ef64:	fa22 f20e 	lsr.w	r2, r2, lr
 800ef68:	d8f3      	bhi.n	800ef52 <__lshift+0x6e>
 800ef6a:	ebac 0304 	sub.w	r3, ip, r4
 800ef6e:	3b15      	subs	r3, #21
 800ef70:	f023 0303 	bic.w	r3, r3, #3
 800ef74:	3304      	adds	r3, #4
 800ef76:	f104 0015 	add.w	r0, r4, #21
 800ef7a:	4584      	cmp	ip, r0
 800ef7c:	bf38      	it	cc
 800ef7e:	2304      	movcc	r3, #4
 800ef80:	50ca      	str	r2, [r1, r3]
 800ef82:	b10a      	cbz	r2, 800ef88 <__lshift+0xa4>
 800ef84:	f108 0602 	add.w	r6, r8, #2
 800ef88:	3e01      	subs	r6, #1
 800ef8a:	4638      	mov	r0, r7
 800ef8c:	612e      	str	r6, [r5, #16]
 800ef8e:	4621      	mov	r1, r4
 800ef90:	f7ff fdda 	bl	800eb48 <_Bfree>
 800ef94:	4628      	mov	r0, r5
 800ef96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef9a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ef9e:	3301      	adds	r3, #1
 800efa0:	e7c5      	b.n	800ef2e <__lshift+0x4a>
 800efa2:	3904      	subs	r1, #4
 800efa4:	f853 2b04 	ldr.w	r2, [r3], #4
 800efa8:	f841 2f04 	str.w	r2, [r1, #4]!
 800efac:	459c      	cmp	ip, r3
 800efae:	d8f9      	bhi.n	800efa4 <__lshift+0xc0>
 800efb0:	e7ea      	b.n	800ef88 <__lshift+0xa4>
 800efb2:	bf00      	nop
 800efb4:	080102e8 	.word	0x080102e8
 800efb8:	080102f9 	.word	0x080102f9

0800efbc <__mcmp>:
 800efbc:	690a      	ldr	r2, [r1, #16]
 800efbe:	4603      	mov	r3, r0
 800efc0:	6900      	ldr	r0, [r0, #16]
 800efc2:	1a80      	subs	r0, r0, r2
 800efc4:	b530      	push	{r4, r5, lr}
 800efc6:	d10e      	bne.n	800efe6 <__mcmp+0x2a>
 800efc8:	3314      	adds	r3, #20
 800efca:	3114      	adds	r1, #20
 800efcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800efd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800efd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800efd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800efdc:	4295      	cmp	r5, r2
 800efde:	d003      	beq.n	800efe8 <__mcmp+0x2c>
 800efe0:	d205      	bcs.n	800efee <__mcmp+0x32>
 800efe2:	f04f 30ff 	mov.w	r0, #4294967295
 800efe6:	bd30      	pop	{r4, r5, pc}
 800efe8:	42a3      	cmp	r3, r4
 800efea:	d3f3      	bcc.n	800efd4 <__mcmp+0x18>
 800efec:	e7fb      	b.n	800efe6 <__mcmp+0x2a>
 800efee:	2001      	movs	r0, #1
 800eff0:	e7f9      	b.n	800efe6 <__mcmp+0x2a>
	...

0800eff4 <__mdiff>:
 800eff4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eff8:	4689      	mov	r9, r1
 800effa:	4606      	mov	r6, r0
 800effc:	4611      	mov	r1, r2
 800effe:	4648      	mov	r0, r9
 800f000:	4614      	mov	r4, r2
 800f002:	f7ff ffdb 	bl	800efbc <__mcmp>
 800f006:	1e05      	subs	r5, r0, #0
 800f008:	d112      	bne.n	800f030 <__mdiff+0x3c>
 800f00a:	4629      	mov	r1, r5
 800f00c:	4630      	mov	r0, r6
 800f00e:	f7ff fd5b 	bl	800eac8 <_Balloc>
 800f012:	4602      	mov	r2, r0
 800f014:	b928      	cbnz	r0, 800f022 <__mdiff+0x2e>
 800f016:	4b3f      	ldr	r3, [pc, #252]	@ (800f114 <__mdiff+0x120>)
 800f018:	f240 2137 	movw	r1, #567	@ 0x237
 800f01c:	483e      	ldr	r0, [pc, #248]	@ (800f118 <__mdiff+0x124>)
 800f01e:	f000 fb11 	bl	800f644 <__assert_func>
 800f022:	2301      	movs	r3, #1
 800f024:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f028:	4610      	mov	r0, r2
 800f02a:	b003      	add	sp, #12
 800f02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f030:	bfbc      	itt	lt
 800f032:	464b      	movlt	r3, r9
 800f034:	46a1      	movlt	r9, r4
 800f036:	4630      	mov	r0, r6
 800f038:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f03c:	bfba      	itte	lt
 800f03e:	461c      	movlt	r4, r3
 800f040:	2501      	movlt	r5, #1
 800f042:	2500      	movge	r5, #0
 800f044:	f7ff fd40 	bl	800eac8 <_Balloc>
 800f048:	4602      	mov	r2, r0
 800f04a:	b918      	cbnz	r0, 800f054 <__mdiff+0x60>
 800f04c:	4b31      	ldr	r3, [pc, #196]	@ (800f114 <__mdiff+0x120>)
 800f04e:	f240 2145 	movw	r1, #581	@ 0x245
 800f052:	e7e3      	b.n	800f01c <__mdiff+0x28>
 800f054:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f058:	6926      	ldr	r6, [r4, #16]
 800f05a:	60c5      	str	r5, [r0, #12]
 800f05c:	f109 0310 	add.w	r3, r9, #16
 800f060:	f109 0514 	add.w	r5, r9, #20
 800f064:	f104 0e14 	add.w	lr, r4, #20
 800f068:	f100 0b14 	add.w	fp, r0, #20
 800f06c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f070:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f074:	9301      	str	r3, [sp, #4]
 800f076:	46d9      	mov	r9, fp
 800f078:	f04f 0c00 	mov.w	ip, #0
 800f07c:	9b01      	ldr	r3, [sp, #4]
 800f07e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f082:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f086:	9301      	str	r3, [sp, #4]
 800f088:	fa1f f38a 	uxth.w	r3, sl
 800f08c:	4619      	mov	r1, r3
 800f08e:	b283      	uxth	r3, r0
 800f090:	1acb      	subs	r3, r1, r3
 800f092:	0c00      	lsrs	r0, r0, #16
 800f094:	4463      	add	r3, ip
 800f096:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f09a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f09e:	b29b      	uxth	r3, r3
 800f0a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f0a4:	4576      	cmp	r6, lr
 800f0a6:	f849 3b04 	str.w	r3, [r9], #4
 800f0aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f0ae:	d8e5      	bhi.n	800f07c <__mdiff+0x88>
 800f0b0:	1b33      	subs	r3, r6, r4
 800f0b2:	3b15      	subs	r3, #21
 800f0b4:	f023 0303 	bic.w	r3, r3, #3
 800f0b8:	3415      	adds	r4, #21
 800f0ba:	3304      	adds	r3, #4
 800f0bc:	42a6      	cmp	r6, r4
 800f0be:	bf38      	it	cc
 800f0c0:	2304      	movcc	r3, #4
 800f0c2:	441d      	add	r5, r3
 800f0c4:	445b      	add	r3, fp
 800f0c6:	461e      	mov	r6, r3
 800f0c8:	462c      	mov	r4, r5
 800f0ca:	4544      	cmp	r4, r8
 800f0cc:	d30e      	bcc.n	800f0ec <__mdiff+0xf8>
 800f0ce:	f108 0103 	add.w	r1, r8, #3
 800f0d2:	1b49      	subs	r1, r1, r5
 800f0d4:	f021 0103 	bic.w	r1, r1, #3
 800f0d8:	3d03      	subs	r5, #3
 800f0da:	45a8      	cmp	r8, r5
 800f0dc:	bf38      	it	cc
 800f0de:	2100      	movcc	r1, #0
 800f0e0:	440b      	add	r3, r1
 800f0e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f0e6:	b191      	cbz	r1, 800f10e <__mdiff+0x11a>
 800f0e8:	6117      	str	r7, [r2, #16]
 800f0ea:	e79d      	b.n	800f028 <__mdiff+0x34>
 800f0ec:	f854 1b04 	ldr.w	r1, [r4], #4
 800f0f0:	46e6      	mov	lr, ip
 800f0f2:	0c08      	lsrs	r0, r1, #16
 800f0f4:	fa1c fc81 	uxtah	ip, ip, r1
 800f0f8:	4471      	add	r1, lr
 800f0fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f0fe:	b289      	uxth	r1, r1
 800f100:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f104:	f846 1b04 	str.w	r1, [r6], #4
 800f108:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f10c:	e7dd      	b.n	800f0ca <__mdiff+0xd6>
 800f10e:	3f01      	subs	r7, #1
 800f110:	e7e7      	b.n	800f0e2 <__mdiff+0xee>
 800f112:	bf00      	nop
 800f114:	080102e8 	.word	0x080102e8
 800f118:	080102f9 	.word	0x080102f9

0800f11c <__d2b>:
 800f11c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f120:	460f      	mov	r7, r1
 800f122:	2101      	movs	r1, #1
 800f124:	ec59 8b10 	vmov	r8, r9, d0
 800f128:	4616      	mov	r6, r2
 800f12a:	f7ff fccd 	bl	800eac8 <_Balloc>
 800f12e:	4604      	mov	r4, r0
 800f130:	b930      	cbnz	r0, 800f140 <__d2b+0x24>
 800f132:	4602      	mov	r2, r0
 800f134:	4b23      	ldr	r3, [pc, #140]	@ (800f1c4 <__d2b+0xa8>)
 800f136:	4824      	ldr	r0, [pc, #144]	@ (800f1c8 <__d2b+0xac>)
 800f138:	f240 310f 	movw	r1, #783	@ 0x30f
 800f13c:	f000 fa82 	bl	800f644 <__assert_func>
 800f140:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f144:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f148:	b10d      	cbz	r5, 800f14e <__d2b+0x32>
 800f14a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f14e:	9301      	str	r3, [sp, #4]
 800f150:	f1b8 0300 	subs.w	r3, r8, #0
 800f154:	d023      	beq.n	800f19e <__d2b+0x82>
 800f156:	4668      	mov	r0, sp
 800f158:	9300      	str	r3, [sp, #0]
 800f15a:	f7ff fd7c 	bl	800ec56 <__lo0bits>
 800f15e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f162:	b1d0      	cbz	r0, 800f19a <__d2b+0x7e>
 800f164:	f1c0 0320 	rsb	r3, r0, #32
 800f168:	fa02 f303 	lsl.w	r3, r2, r3
 800f16c:	430b      	orrs	r3, r1
 800f16e:	40c2      	lsrs	r2, r0
 800f170:	6163      	str	r3, [r4, #20]
 800f172:	9201      	str	r2, [sp, #4]
 800f174:	9b01      	ldr	r3, [sp, #4]
 800f176:	61a3      	str	r3, [r4, #24]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	bf0c      	ite	eq
 800f17c:	2201      	moveq	r2, #1
 800f17e:	2202      	movne	r2, #2
 800f180:	6122      	str	r2, [r4, #16]
 800f182:	b1a5      	cbz	r5, 800f1ae <__d2b+0x92>
 800f184:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f188:	4405      	add	r5, r0
 800f18a:	603d      	str	r5, [r7, #0]
 800f18c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f190:	6030      	str	r0, [r6, #0]
 800f192:	4620      	mov	r0, r4
 800f194:	b003      	add	sp, #12
 800f196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f19a:	6161      	str	r1, [r4, #20]
 800f19c:	e7ea      	b.n	800f174 <__d2b+0x58>
 800f19e:	a801      	add	r0, sp, #4
 800f1a0:	f7ff fd59 	bl	800ec56 <__lo0bits>
 800f1a4:	9b01      	ldr	r3, [sp, #4]
 800f1a6:	6163      	str	r3, [r4, #20]
 800f1a8:	3020      	adds	r0, #32
 800f1aa:	2201      	movs	r2, #1
 800f1ac:	e7e8      	b.n	800f180 <__d2b+0x64>
 800f1ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f1b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f1b6:	6038      	str	r0, [r7, #0]
 800f1b8:	6918      	ldr	r0, [r3, #16]
 800f1ba:	f7ff fd2d 	bl	800ec18 <__hi0bits>
 800f1be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f1c2:	e7e5      	b.n	800f190 <__d2b+0x74>
 800f1c4:	080102e8 	.word	0x080102e8
 800f1c8:	080102f9 	.word	0x080102f9

0800f1cc <__ssputs_r>:
 800f1cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1d0:	688e      	ldr	r6, [r1, #8]
 800f1d2:	461f      	mov	r7, r3
 800f1d4:	42be      	cmp	r6, r7
 800f1d6:	680b      	ldr	r3, [r1, #0]
 800f1d8:	4682      	mov	sl, r0
 800f1da:	460c      	mov	r4, r1
 800f1dc:	4690      	mov	r8, r2
 800f1de:	d82d      	bhi.n	800f23c <__ssputs_r+0x70>
 800f1e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f1e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f1e8:	d026      	beq.n	800f238 <__ssputs_r+0x6c>
 800f1ea:	6965      	ldr	r5, [r4, #20]
 800f1ec:	6909      	ldr	r1, [r1, #16]
 800f1ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f1f2:	eba3 0901 	sub.w	r9, r3, r1
 800f1f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f1fa:	1c7b      	adds	r3, r7, #1
 800f1fc:	444b      	add	r3, r9
 800f1fe:	106d      	asrs	r5, r5, #1
 800f200:	429d      	cmp	r5, r3
 800f202:	bf38      	it	cc
 800f204:	461d      	movcc	r5, r3
 800f206:	0553      	lsls	r3, r2, #21
 800f208:	d527      	bpl.n	800f25a <__ssputs_r+0x8e>
 800f20a:	4629      	mov	r1, r5
 800f20c:	f7ff fbd0 	bl	800e9b0 <_malloc_r>
 800f210:	4606      	mov	r6, r0
 800f212:	b360      	cbz	r0, 800f26e <__ssputs_r+0xa2>
 800f214:	6921      	ldr	r1, [r4, #16]
 800f216:	464a      	mov	r2, r9
 800f218:	f000 fa06 	bl	800f628 <memcpy>
 800f21c:	89a3      	ldrh	r3, [r4, #12]
 800f21e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f222:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f226:	81a3      	strh	r3, [r4, #12]
 800f228:	6126      	str	r6, [r4, #16]
 800f22a:	6165      	str	r5, [r4, #20]
 800f22c:	444e      	add	r6, r9
 800f22e:	eba5 0509 	sub.w	r5, r5, r9
 800f232:	6026      	str	r6, [r4, #0]
 800f234:	60a5      	str	r5, [r4, #8]
 800f236:	463e      	mov	r6, r7
 800f238:	42be      	cmp	r6, r7
 800f23a:	d900      	bls.n	800f23e <__ssputs_r+0x72>
 800f23c:	463e      	mov	r6, r7
 800f23e:	6820      	ldr	r0, [r4, #0]
 800f240:	4632      	mov	r2, r6
 800f242:	4641      	mov	r1, r8
 800f244:	f000 f9c6 	bl	800f5d4 <memmove>
 800f248:	68a3      	ldr	r3, [r4, #8]
 800f24a:	1b9b      	subs	r3, r3, r6
 800f24c:	60a3      	str	r3, [r4, #8]
 800f24e:	6823      	ldr	r3, [r4, #0]
 800f250:	4433      	add	r3, r6
 800f252:	6023      	str	r3, [r4, #0]
 800f254:	2000      	movs	r0, #0
 800f256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f25a:	462a      	mov	r2, r5
 800f25c:	f000 fa36 	bl	800f6cc <_realloc_r>
 800f260:	4606      	mov	r6, r0
 800f262:	2800      	cmp	r0, #0
 800f264:	d1e0      	bne.n	800f228 <__ssputs_r+0x5c>
 800f266:	6921      	ldr	r1, [r4, #16]
 800f268:	4650      	mov	r0, sl
 800f26a:	f7ff fb2d 	bl	800e8c8 <_free_r>
 800f26e:	230c      	movs	r3, #12
 800f270:	f8ca 3000 	str.w	r3, [sl]
 800f274:	89a3      	ldrh	r3, [r4, #12]
 800f276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f27a:	81a3      	strh	r3, [r4, #12]
 800f27c:	f04f 30ff 	mov.w	r0, #4294967295
 800f280:	e7e9      	b.n	800f256 <__ssputs_r+0x8a>
	...

0800f284 <_svfiprintf_r>:
 800f284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f288:	4698      	mov	r8, r3
 800f28a:	898b      	ldrh	r3, [r1, #12]
 800f28c:	061b      	lsls	r3, r3, #24
 800f28e:	b09d      	sub	sp, #116	@ 0x74
 800f290:	4607      	mov	r7, r0
 800f292:	460d      	mov	r5, r1
 800f294:	4614      	mov	r4, r2
 800f296:	d510      	bpl.n	800f2ba <_svfiprintf_r+0x36>
 800f298:	690b      	ldr	r3, [r1, #16]
 800f29a:	b973      	cbnz	r3, 800f2ba <_svfiprintf_r+0x36>
 800f29c:	2140      	movs	r1, #64	@ 0x40
 800f29e:	f7ff fb87 	bl	800e9b0 <_malloc_r>
 800f2a2:	6028      	str	r0, [r5, #0]
 800f2a4:	6128      	str	r0, [r5, #16]
 800f2a6:	b930      	cbnz	r0, 800f2b6 <_svfiprintf_r+0x32>
 800f2a8:	230c      	movs	r3, #12
 800f2aa:	603b      	str	r3, [r7, #0]
 800f2ac:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b0:	b01d      	add	sp, #116	@ 0x74
 800f2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2b6:	2340      	movs	r3, #64	@ 0x40
 800f2b8:	616b      	str	r3, [r5, #20]
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2be:	2320      	movs	r3, #32
 800f2c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f2c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f2c8:	2330      	movs	r3, #48	@ 0x30
 800f2ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f468 <_svfiprintf_r+0x1e4>
 800f2ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f2d2:	f04f 0901 	mov.w	r9, #1
 800f2d6:	4623      	mov	r3, r4
 800f2d8:	469a      	mov	sl, r3
 800f2da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2de:	b10a      	cbz	r2, 800f2e4 <_svfiprintf_r+0x60>
 800f2e0:	2a25      	cmp	r2, #37	@ 0x25
 800f2e2:	d1f9      	bne.n	800f2d8 <_svfiprintf_r+0x54>
 800f2e4:	ebba 0b04 	subs.w	fp, sl, r4
 800f2e8:	d00b      	beq.n	800f302 <_svfiprintf_r+0x7e>
 800f2ea:	465b      	mov	r3, fp
 800f2ec:	4622      	mov	r2, r4
 800f2ee:	4629      	mov	r1, r5
 800f2f0:	4638      	mov	r0, r7
 800f2f2:	f7ff ff6b 	bl	800f1cc <__ssputs_r>
 800f2f6:	3001      	adds	r0, #1
 800f2f8:	f000 80a7 	beq.w	800f44a <_svfiprintf_r+0x1c6>
 800f2fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2fe:	445a      	add	r2, fp
 800f300:	9209      	str	r2, [sp, #36]	@ 0x24
 800f302:	f89a 3000 	ldrb.w	r3, [sl]
 800f306:	2b00      	cmp	r3, #0
 800f308:	f000 809f 	beq.w	800f44a <_svfiprintf_r+0x1c6>
 800f30c:	2300      	movs	r3, #0
 800f30e:	f04f 32ff 	mov.w	r2, #4294967295
 800f312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f316:	f10a 0a01 	add.w	sl, sl, #1
 800f31a:	9304      	str	r3, [sp, #16]
 800f31c:	9307      	str	r3, [sp, #28]
 800f31e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f322:	931a      	str	r3, [sp, #104]	@ 0x68
 800f324:	4654      	mov	r4, sl
 800f326:	2205      	movs	r2, #5
 800f328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f32c:	484e      	ldr	r0, [pc, #312]	@ (800f468 <_svfiprintf_r+0x1e4>)
 800f32e:	f7f0 ff4f 	bl	80001d0 <memchr>
 800f332:	9a04      	ldr	r2, [sp, #16]
 800f334:	b9d8      	cbnz	r0, 800f36e <_svfiprintf_r+0xea>
 800f336:	06d0      	lsls	r0, r2, #27
 800f338:	bf44      	itt	mi
 800f33a:	2320      	movmi	r3, #32
 800f33c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f340:	0711      	lsls	r1, r2, #28
 800f342:	bf44      	itt	mi
 800f344:	232b      	movmi	r3, #43	@ 0x2b
 800f346:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f34a:	f89a 3000 	ldrb.w	r3, [sl]
 800f34e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f350:	d015      	beq.n	800f37e <_svfiprintf_r+0xfa>
 800f352:	9a07      	ldr	r2, [sp, #28]
 800f354:	4654      	mov	r4, sl
 800f356:	2000      	movs	r0, #0
 800f358:	f04f 0c0a 	mov.w	ip, #10
 800f35c:	4621      	mov	r1, r4
 800f35e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f362:	3b30      	subs	r3, #48	@ 0x30
 800f364:	2b09      	cmp	r3, #9
 800f366:	d94b      	bls.n	800f400 <_svfiprintf_r+0x17c>
 800f368:	b1b0      	cbz	r0, 800f398 <_svfiprintf_r+0x114>
 800f36a:	9207      	str	r2, [sp, #28]
 800f36c:	e014      	b.n	800f398 <_svfiprintf_r+0x114>
 800f36e:	eba0 0308 	sub.w	r3, r0, r8
 800f372:	fa09 f303 	lsl.w	r3, r9, r3
 800f376:	4313      	orrs	r3, r2
 800f378:	9304      	str	r3, [sp, #16]
 800f37a:	46a2      	mov	sl, r4
 800f37c:	e7d2      	b.n	800f324 <_svfiprintf_r+0xa0>
 800f37e:	9b03      	ldr	r3, [sp, #12]
 800f380:	1d19      	adds	r1, r3, #4
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	9103      	str	r1, [sp, #12]
 800f386:	2b00      	cmp	r3, #0
 800f388:	bfbb      	ittet	lt
 800f38a:	425b      	neglt	r3, r3
 800f38c:	f042 0202 	orrlt.w	r2, r2, #2
 800f390:	9307      	strge	r3, [sp, #28]
 800f392:	9307      	strlt	r3, [sp, #28]
 800f394:	bfb8      	it	lt
 800f396:	9204      	strlt	r2, [sp, #16]
 800f398:	7823      	ldrb	r3, [r4, #0]
 800f39a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f39c:	d10a      	bne.n	800f3b4 <_svfiprintf_r+0x130>
 800f39e:	7863      	ldrb	r3, [r4, #1]
 800f3a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3a2:	d132      	bne.n	800f40a <_svfiprintf_r+0x186>
 800f3a4:	9b03      	ldr	r3, [sp, #12]
 800f3a6:	1d1a      	adds	r2, r3, #4
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	9203      	str	r2, [sp, #12]
 800f3ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f3b0:	3402      	adds	r4, #2
 800f3b2:	9305      	str	r3, [sp, #20]
 800f3b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f478 <_svfiprintf_r+0x1f4>
 800f3b8:	7821      	ldrb	r1, [r4, #0]
 800f3ba:	2203      	movs	r2, #3
 800f3bc:	4650      	mov	r0, sl
 800f3be:	f7f0 ff07 	bl	80001d0 <memchr>
 800f3c2:	b138      	cbz	r0, 800f3d4 <_svfiprintf_r+0x150>
 800f3c4:	9b04      	ldr	r3, [sp, #16]
 800f3c6:	eba0 000a 	sub.w	r0, r0, sl
 800f3ca:	2240      	movs	r2, #64	@ 0x40
 800f3cc:	4082      	lsls	r2, r0
 800f3ce:	4313      	orrs	r3, r2
 800f3d0:	3401      	adds	r4, #1
 800f3d2:	9304      	str	r3, [sp, #16]
 800f3d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3d8:	4824      	ldr	r0, [pc, #144]	@ (800f46c <_svfiprintf_r+0x1e8>)
 800f3da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f3de:	2206      	movs	r2, #6
 800f3e0:	f7f0 fef6 	bl	80001d0 <memchr>
 800f3e4:	2800      	cmp	r0, #0
 800f3e6:	d036      	beq.n	800f456 <_svfiprintf_r+0x1d2>
 800f3e8:	4b21      	ldr	r3, [pc, #132]	@ (800f470 <_svfiprintf_r+0x1ec>)
 800f3ea:	bb1b      	cbnz	r3, 800f434 <_svfiprintf_r+0x1b0>
 800f3ec:	9b03      	ldr	r3, [sp, #12]
 800f3ee:	3307      	adds	r3, #7
 800f3f0:	f023 0307 	bic.w	r3, r3, #7
 800f3f4:	3308      	adds	r3, #8
 800f3f6:	9303      	str	r3, [sp, #12]
 800f3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3fa:	4433      	add	r3, r6
 800f3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3fe:	e76a      	b.n	800f2d6 <_svfiprintf_r+0x52>
 800f400:	fb0c 3202 	mla	r2, ip, r2, r3
 800f404:	460c      	mov	r4, r1
 800f406:	2001      	movs	r0, #1
 800f408:	e7a8      	b.n	800f35c <_svfiprintf_r+0xd8>
 800f40a:	2300      	movs	r3, #0
 800f40c:	3401      	adds	r4, #1
 800f40e:	9305      	str	r3, [sp, #20]
 800f410:	4619      	mov	r1, r3
 800f412:	f04f 0c0a 	mov.w	ip, #10
 800f416:	4620      	mov	r0, r4
 800f418:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f41c:	3a30      	subs	r2, #48	@ 0x30
 800f41e:	2a09      	cmp	r2, #9
 800f420:	d903      	bls.n	800f42a <_svfiprintf_r+0x1a6>
 800f422:	2b00      	cmp	r3, #0
 800f424:	d0c6      	beq.n	800f3b4 <_svfiprintf_r+0x130>
 800f426:	9105      	str	r1, [sp, #20]
 800f428:	e7c4      	b.n	800f3b4 <_svfiprintf_r+0x130>
 800f42a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f42e:	4604      	mov	r4, r0
 800f430:	2301      	movs	r3, #1
 800f432:	e7f0      	b.n	800f416 <_svfiprintf_r+0x192>
 800f434:	ab03      	add	r3, sp, #12
 800f436:	9300      	str	r3, [sp, #0]
 800f438:	462a      	mov	r2, r5
 800f43a:	4b0e      	ldr	r3, [pc, #56]	@ (800f474 <_svfiprintf_r+0x1f0>)
 800f43c:	a904      	add	r1, sp, #16
 800f43e:	4638      	mov	r0, r7
 800f440:	f7fd fe82 	bl	800d148 <_printf_float>
 800f444:	1c42      	adds	r2, r0, #1
 800f446:	4606      	mov	r6, r0
 800f448:	d1d6      	bne.n	800f3f8 <_svfiprintf_r+0x174>
 800f44a:	89ab      	ldrh	r3, [r5, #12]
 800f44c:	065b      	lsls	r3, r3, #25
 800f44e:	f53f af2d 	bmi.w	800f2ac <_svfiprintf_r+0x28>
 800f452:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f454:	e72c      	b.n	800f2b0 <_svfiprintf_r+0x2c>
 800f456:	ab03      	add	r3, sp, #12
 800f458:	9300      	str	r3, [sp, #0]
 800f45a:	462a      	mov	r2, r5
 800f45c:	4b05      	ldr	r3, [pc, #20]	@ (800f474 <_svfiprintf_r+0x1f0>)
 800f45e:	a904      	add	r1, sp, #16
 800f460:	4638      	mov	r0, r7
 800f462:	f7fe f909 	bl	800d678 <_printf_i>
 800f466:	e7ed      	b.n	800f444 <_svfiprintf_r+0x1c0>
 800f468:	08010450 	.word	0x08010450
 800f46c:	0801045a 	.word	0x0801045a
 800f470:	0800d149 	.word	0x0800d149
 800f474:	0800f1cd 	.word	0x0800f1cd
 800f478:	08010456 	.word	0x08010456

0800f47c <__sflush_r>:
 800f47c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f484:	0716      	lsls	r6, r2, #28
 800f486:	4605      	mov	r5, r0
 800f488:	460c      	mov	r4, r1
 800f48a:	d454      	bmi.n	800f536 <__sflush_r+0xba>
 800f48c:	684b      	ldr	r3, [r1, #4]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	dc02      	bgt.n	800f498 <__sflush_r+0x1c>
 800f492:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f494:	2b00      	cmp	r3, #0
 800f496:	dd48      	ble.n	800f52a <__sflush_r+0xae>
 800f498:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f49a:	2e00      	cmp	r6, #0
 800f49c:	d045      	beq.n	800f52a <__sflush_r+0xae>
 800f49e:	2300      	movs	r3, #0
 800f4a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f4a4:	682f      	ldr	r7, [r5, #0]
 800f4a6:	6a21      	ldr	r1, [r4, #32]
 800f4a8:	602b      	str	r3, [r5, #0]
 800f4aa:	d030      	beq.n	800f50e <__sflush_r+0x92>
 800f4ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f4ae:	89a3      	ldrh	r3, [r4, #12]
 800f4b0:	0759      	lsls	r1, r3, #29
 800f4b2:	d505      	bpl.n	800f4c0 <__sflush_r+0x44>
 800f4b4:	6863      	ldr	r3, [r4, #4]
 800f4b6:	1ad2      	subs	r2, r2, r3
 800f4b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f4ba:	b10b      	cbz	r3, 800f4c0 <__sflush_r+0x44>
 800f4bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f4be:	1ad2      	subs	r2, r2, r3
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f4c4:	6a21      	ldr	r1, [r4, #32]
 800f4c6:	4628      	mov	r0, r5
 800f4c8:	47b0      	blx	r6
 800f4ca:	1c43      	adds	r3, r0, #1
 800f4cc:	89a3      	ldrh	r3, [r4, #12]
 800f4ce:	d106      	bne.n	800f4de <__sflush_r+0x62>
 800f4d0:	6829      	ldr	r1, [r5, #0]
 800f4d2:	291d      	cmp	r1, #29
 800f4d4:	d82b      	bhi.n	800f52e <__sflush_r+0xb2>
 800f4d6:	4a2a      	ldr	r2, [pc, #168]	@ (800f580 <__sflush_r+0x104>)
 800f4d8:	410a      	asrs	r2, r1
 800f4da:	07d6      	lsls	r6, r2, #31
 800f4dc:	d427      	bmi.n	800f52e <__sflush_r+0xb2>
 800f4de:	2200      	movs	r2, #0
 800f4e0:	6062      	str	r2, [r4, #4]
 800f4e2:	04d9      	lsls	r1, r3, #19
 800f4e4:	6922      	ldr	r2, [r4, #16]
 800f4e6:	6022      	str	r2, [r4, #0]
 800f4e8:	d504      	bpl.n	800f4f4 <__sflush_r+0x78>
 800f4ea:	1c42      	adds	r2, r0, #1
 800f4ec:	d101      	bne.n	800f4f2 <__sflush_r+0x76>
 800f4ee:	682b      	ldr	r3, [r5, #0]
 800f4f0:	b903      	cbnz	r3, 800f4f4 <__sflush_r+0x78>
 800f4f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4f6:	602f      	str	r7, [r5, #0]
 800f4f8:	b1b9      	cbz	r1, 800f52a <__sflush_r+0xae>
 800f4fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4fe:	4299      	cmp	r1, r3
 800f500:	d002      	beq.n	800f508 <__sflush_r+0x8c>
 800f502:	4628      	mov	r0, r5
 800f504:	f7ff f9e0 	bl	800e8c8 <_free_r>
 800f508:	2300      	movs	r3, #0
 800f50a:	6363      	str	r3, [r4, #52]	@ 0x34
 800f50c:	e00d      	b.n	800f52a <__sflush_r+0xae>
 800f50e:	2301      	movs	r3, #1
 800f510:	4628      	mov	r0, r5
 800f512:	47b0      	blx	r6
 800f514:	4602      	mov	r2, r0
 800f516:	1c50      	adds	r0, r2, #1
 800f518:	d1c9      	bne.n	800f4ae <__sflush_r+0x32>
 800f51a:	682b      	ldr	r3, [r5, #0]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d0c6      	beq.n	800f4ae <__sflush_r+0x32>
 800f520:	2b1d      	cmp	r3, #29
 800f522:	d001      	beq.n	800f528 <__sflush_r+0xac>
 800f524:	2b16      	cmp	r3, #22
 800f526:	d11e      	bne.n	800f566 <__sflush_r+0xea>
 800f528:	602f      	str	r7, [r5, #0]
 800f52a:	2000      	movs	r0, #0
 800f52c:	e022      	b.n	800f574 <__sflush_r+0xf8>
 800f52e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f532:	b21b      	sxth	r3, r3
 800f534:	e01b      	b.n	800f56e <__sflush_r+0xf2>
 800f536:	690f      	ldr	r7, [r1, #16]
 800f538:	2f00      	cmp	r7, #0
 800f53a:	d0f6      	beq.n	800f52a <__sflush_r+0xae>
 800f53c:	0793      	lsls	r3, r2, #30
 800f53e:	680e      	ldr	r6, [r1, #0]
 800f540:	bf08      	it	eq
 800f542:	694b      	ldreq	r3, [r1, #20]
 800f544:	600f      	str	r7, [r1, #0]
 800f546:	bf18      	it	ne
 800f548:	2300      	movne	r3, #0
 800f54a:	eba6 0807 	sub.w	r8, r6, r7
 800f54e:	608b      	str	r3, [r1, #8]
 800f550:	f1b8 0f00 	cmp.w	r8, #0
 800f554:	dde9      	ble.n	800f52a <__sflush_r+0xae>
 800f556:	6a21      	ldr	r1, [r4, #32]
 800f558:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f55a:	4643      	mov	r3, r8
 800f55c:	463a      	mov	r2, r7
 800f55e:	4628      	mov	r0, r5
 800f560:	47b0      	blx	r6
 800f562:	2800      	cmp	r0, #0
 800f564:	dc08      	bgt.n	800f578 <__sflush_r+0xfc>
 800f566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f56a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f56e:	81a3      	strh	r3, [r4, #12]
 800f570:	f04f 30ff 	mov.w	r0, #4294967295
 800f574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f578:	4407      	add	r7, r0
 800f57a:	eba8 0800 	sub.w	r8, r8, r0
 800f57e:	e7e7      	b.n	800f550 <__sflush_r+0xd4>
 800f580:	dfbffffe 	.word	0xdfbffffe

0800f584 <_fflush_r>:
 800f584:	b538      	push	{r3, r4, r5, lr}
 800f586:	690b      	ldr	r3, [r1, #16]
 800f588:	4605      	mov	r5, r0
 800f58a:	460c      	mov	r4, r1
 800f58c:	b913      	cbnz	r3, 800f594 <_fflush_r+0x10>
 800f58e:	2500      	movs	r5, #0
 800f590:	4628      	mov	r0, r5
 800f592:	bd38      	pop	{r3, r4, r5, pc}
 800f594:	b118      	cbz	r0, 800f59e <_fflush_r+0x1a>
 800f596:	6a03      	ldr	r3, [r0, #32]
 800f598:	b90b      	cbnz	r3, 800f59e <_fflush_r+0x1a>
 800f59a:	f7fe fa19 	bl	800d9d0 <__sinit>
 800f59e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d0f3      	beq.n	800f58e <_fflush_r+0xa>
 800f5a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f5a8:	07d0      	lsls	r0, r2, #31
 800f5aa:	d404      	bmi.n	800f5b6 <_fflush_r+0x32>
 800f5ac:	0599      	lsls	r1, r3, #22
 800f5ae:	d402      	bmi.n	800f5b6 <_fflush_r+0x32>
 800f5b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5b2:	f7fe fb38 	bl	800dc26 <__retarget_lock_acquire_recursive>
 800f5b6:	4628      	mov	r0, r5
 800f5b8:	4621      	mov	r1, r4
 800f5ba:	f7ff ff5f 	bl	800f47c <__sflush_r>
 800f5be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f5c0:	07da      	lsls	r2, r3, #31
 800f5c2:	4605      	mov	r5, r0
 800f5c4:	d4e4      	bmi.n	800f590 <_fflush_r+0xc>
 800f5c6:	89a3      	ldrh	r3, [r4, #12]
 800f5c8:	059b      	lsls	r3, r3, #22
 800f5ca:	d4e1      	bmi.n	800f590 <_fflush_r+0xc>
 800f5cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5ce:	f7fe fb2b 	bl	800dc28 <__retarget_lock_release_recursive>
 800f5d2:	e7dd      	b.n	800f590 <_fflush_r+0xc>

0800f5d4 <memmove>:
 800f5d4:	4288      	cmp	r0, r1
 800f5d6:	b510      	push	{r4, lr}
 800f5d8:	eb01 0402 	add.w	r4, r1, r2
 800f5dc:	d902      	bls.n	800f5e4 <memmove+0x10>
 800f5de:	4284      	cmp	r4, r0
 800f5e0:	4623      	mov	r3, r4
 800f5e2:	d807      	bhi.n	800f5f4 <memmove+0x20>
 800f5e4:	1e43      	subs	r3, r0, #1
 800f5e6:	42a1      	cmp	r1, r4
 800f5e8:	d008      	beq.n	800f5fc <memmove+0x28>
 800f5ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5f2:	e7f8      	b.n	800f5e6 <memmove+0x12>
 800f5f4:	4402      	add	r2, r0
 800f5f6:	4601      	mov	r1, r0
 800f5f8:	428a      	cmp	r2, r1
 800f5fa:	d100      	bne.n	800f5fe <memmove+0x2a>
 800f5fc:	bd10      	pop	{r4, pc}
 800f5fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f602:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f606:	e7f7      	b.n	800f5f8 <memmove+0x24>

0800f608 <_sbrk_r>:
 800f608:	b538      	push	{r3, r4, r5, lr}
 800f60a:	4d06      	ldr	r5, [pc, #24]	@ (800f624 <_sbrk_r+0x1c>)
 800f60c:	2300      	movs	r3, #0
 800f60e:	4604      	mov	r4, r0
 800f610:	4608      	mov	r0, r1
 800f612:	602b      	str	r3, [r5, #0]
 800f614:	f7f3 ffbc 	bl	8003590 <_sbrk>
 800f618:	1c43      	adds	r3, r0, #1
 800f61a:	d102      	bne.n	800f622 <_sbrk_r+0x1a>
 800f61c:	682b      	ldr	r3, [r5, #0]
 800f61e:	b103      	cbz	r3, 800f622 <_sbrk_r+0x1a>
 800f620:	6023      	str	r3, [r4, #0]
 800f622:	bd38      	pop	{r3, r4, r5, pc}
 800f624:	200022c4 	.word	0x200022c4

0800f628 <memcpy>:
 800f628:	440a      	add	r2, r1
 800f62a:	4291      	cmp	r1, r2
 800f62c:	f100 33ff 	add.w	r3, r0, #4294967295
 800f630:	d100      	bne.n	800f634 <memcpy+0xc>
 800f632:	4770      	bx	lr
 800f634:	b510      	push	{r4, lr}
 800f636:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f63a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f63e:	4291      	cmp	r1, r2
 800f640:	d1f9      	bne.n	800f636 <memcpy+0xe>
 800f642:	bd10      	pop	{r4, pc}

0800f644 <__assert_func>:
 800f644:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f646:	4614      	mov	r4, r2
 800f648:	461a      	mov	r2, r3
 800f64a:	4b09      	ldr	r3, [pc, #36]	@ (800f670 <__assert_func+0x2c>)
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	4605      	mov	r5, r0
 800f650:	68d8      	ldr	r0, [r3, #12]
 800f652:	b954      	cbnz	r4, 800f66a <__assert_func+0x26>
 800f654:	4b07      	ldr	r3, [pc, #28]	@ (800f674 <__assert_func+0x30>)
 800f656:	461c      	mov	r4, r3
 800f658:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f65c:	9100      	str	r1, [sp, #0]
 800f65e:	462b      	mov	r3, r5
 800f660:	4905      	ldr	r1, [pc, #20]	@ (800f678 <__assert_func+0x34>)
 800f662:	f000 f86f 	bl	800f744 <fiprintf>
 800f666:	f000 f87f 	bl	800f768 <abort>
 800f66a:	4b04      	ldr	r3, [pc, #16]	@ (800f67c <__assert_func+0x38>)
 800f66c:	e7f4      	b.n	800f658 <__assert_func+0x14>
 800f66e:	bf00      	nop
 800f670:	20000120 	.word	0x20000120
 800f674:	080104a6 	.word	0x080104a6
 800f678:	08010478 	.word	0x08010478
 800f67c:	0801046b 	.word	0x0801046b

0800f680 <_calloc_r>:
 800f680:	b570      	push	{r4, r5, r6, lr}
 800f682:	fba1 5402 	umull	r5, r4, r1, r2
 800f686:	b93c      	cbnz	r4, 800f698 <_calloc_r+0x18>
 800f688:	4629      	mov	r1, r5
 800f68a:	f7ff f991 	bl	800e9b0 <_malloc_r>
 800f68e:	4606      	mov	r6, r0
 800f690:	b928      	cbnz	r0, 800f69e <_calloc_r+0x1e>
 800f692:	2600      	movs	r6, #0
 800f694:	4630      	mov	r0, r6
 800f696:	bd70      	pop	{r4, r5, r6, pc}
 800f698:	220c      	movs	r2, #12
 800f69a:	6002      	str	r2, [r0, #0]
 800f69c:	e7f9      	b.n	800f692 <_calloc_r+0x12>
 800f69e:	462a      	mov	r2, r5
 800f6a0:	4621      	mov	r1, r4
 800f6a2:	f7fe fa42 	bl	800db2a <memset>
 800f6a6:	e7f5      	b.n	800f694 <_calloc_r+0x14>

0800f6a8 <__ascii_mbtowc>:
 800f6a8:	b082      	sub	sp, #8
 800f6aa:	b901      	cbnz	r1, 800f6ae <__ascii_mbtowc+0x6>
 800f6ac:	a901      	add	r1, sp, #4
 800f6ae:	b142      	cbz	r2, 800f6c2 <__ascii_mbtowc+0x1a>
 800f6b0:	b14b      	cbz	r3, 800f6c6 <__ascii_mbtowc+0x1e>
 800f6b2:	7813      	ldrb	r3, [r2, #0]
 800f6b4:	600b      	str	r3, [r1, #0]
 800f6b6:	7812      	ldrb	r2, [r2, #0]
 800f6b8:	1e10      	subs	r0, r2, #0
 800f6ba:	bf18      	it	ne
 800f6bc:	2001      	movne	r0, #1
 800f6be:	b002      	add	sp, #8
 800f6c0:	4770      	bx	lr
 800f6c2:	4610      	mov	r0, r2
 800f6c4:	e7fb      	b.n	800f6be <__ascii_mbtowc+0x16>
 800f6c6:	f06f 0001 	mvn.w	r0, #1
 800f6ca:	e7f8      	b.n	800f6be <__ascii_mbtowc+0x16>

0800f6cc <_realloc_r>:
 800f6cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6d0:	4680      	mov	r8, r0
 800f6d2:	4615      	mov	r5, r2
 800f6d4:	460c      	mov	r4, r1
 800f6d6:	b921      	cbnz	r1, 800f6e2 <_realloc_r+0x16>
 800f6d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6dc:	4611      	mov	r1, r2
 800f6de:	f7ff b967 	b.w	800e9b0 <_malloc_r>
 800f6e2:	b92a      	cbnz	r2, 800f6f0 <_realloc_r+0x24>
 800f6e4:	f7ff f8f0 	bl	800e8c8 <_free_r>
 800f6e8:	2400      	movs	r4, #0
 800f6ea:	4620      	mov	r0, r4
 800f6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6f0:	f000 f841 	bl	800f776 <_malloc_usable_size_r>
 800f6f4:	4285      	cmp	r5, r0
 800f6f6:	4606      	mov	r6, r0
 800f6f8:	d802      	bhi.n	800f700 <_realloc_r+0x34>
 800f6fa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f6fe:	d8f4      	bhi.n	800f6ea <_realloc_r+0x1e>
 800f700:	4629      	mov	r1, r5
 800f702:	4640      	mov	r0, r8
 800f704:	f7ff f954 	bl	800e9b0 <_malloc_r>
 800f708:	4607      	mov	r7, r0
 800f70a:	2800      	cmp	r0, #0
 800f70c:	d0ec      	beq.n	800f6e8 <_realloc_r+0x1c>
 800f70e:	42b5      	cmp	r5, r6
 800f710:	462a      	mov	r2, r5
 800f712:	4621      	mov	r1, r4
 800f714:	bf28      	it	cs
 800f716:	4632      	movcs	r2, r6
 800f718:	f7ff ff86 	bl	800f628 <memcpy>
 800f71c:	4621      	mov	r1, r4
 800f71e:	4640      	mov	r0, r8
 800f720:	f7ff f8d2 	bl	800e8c8 <_free_r>
 800f724:	463c      	mov	r4, r7
 800f726:	e7e0      	b.n	800f6ea <_realloc_r+0x1e>

0800f728 <__ascii_wctomb>:
 800f728:	4603      	mov	r3, r0
 800f72a:	4608      	mov	r0, r1
 800f72c:	b141      	cbz	r1, 800f740 <__ascii_wctomb+0x18>
 800f72e:	2aff      	cmp	r2, #255	@ 0xff
 800f730:	d904      	bls.n	800f73c <__ascii_wctomb+0x14>
 800f732:	228a      	movs	r2, #138	@ 0x8a
 800f734:	601a      	str	r2, [r3, #0]
 800f736:	f04f 30ff 	mov.w	r0, #4294967295
 800f73a:	4770      	bx	lr
 800f73c:	700a      	strb	r2, [r1, #0]
 800f73e:	2001      	movs	r0, #1
 800f740:	4770      	bx	lr
	...

0800f744 <fiprintf>:
 800f744:	b40e      	push	{r1, r2, r3}
 800f746:	b503      	push	{r0, r1, lr}
 800f748:	4601      	mov	r1, r0
 800f74a:	ab03      	add	r3, sp, #12
 800f74c:	4805      	ldr	r0, [pc, #20]	@ (800f764 <fiprintf+0x20>)
 800f74e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f752:	6800      	ldr	r0, [r0, #0]
 800f754:	9301      	str	r3, [sp, #4]
 800f756:	f000 f83f 	bl	800f7d8 <_vfiprintf_r>
 800f75a:	b002      	add	sp, #8
 800f75c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f760:	b003      	add	sp, #12
 800f762:	4770      	bx	lr
 800f764:	20000120 	.word	0x20000120

0800f768 <abort>:
 800f768:	b508      	push	{r3, lr}
 800f76a:	2006      	movs	r0, #6
 800f76c:	f000 fa08 	bl	800fb80 <raise>
 800f770:	2001      	movs	r0, #1
 800f772:	f7f3 fe95 	bl	80034a0 <_exit>

0800f776 <_malloc_usable_size_r>:
 800f776:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f77a:	1f18      	subs	r0, r3, #4
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	bfbc      	itt	lt
 800f780:	580b      	ldrlt	r3, [r1, r0]
 800f782:	18c0      	addlt	r0, r0, r3
 800f784:	4770      	bx	lr

0800f786 <__sfputc_r>:
 800f786:	6893      	ldr	r3, [r2, #8]
 800f788:	3b01      	subs	r3, #1
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	b410      	push	{r4}
 800f78e:	6093      	str	r3, [r2, #8]
 800f790:	da08      	bge.n	800f7a4 <__sfputc_r+0x1e>
 800f792:	6994      	ldr	r4, [r2, #24]
 800f794:	42a3      	cmp	r3, r4
 800f796:	db01      	blt.n	800f79c <__sfputc_r+0x16>
 800f798:	290a      	cmp	r1, #10
 800f79a:	d103      	bne.n	800f7a4 <__sfputc_r+0x1e>
 800f79c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7a0:	f000 b932 	b.w	800fa08 <__swbuf_r>
 800f7a4:	6813      	ldr	r3, [r2, #0]
 800f7a6:	1c58      	adds	r0, r3, #1
 800f7a8:	6010      	str	r0, [r2, #0]
 800f7aa:	7019      	strb	r1, [r3, #0]
 800f7ac:	4608      	mov	r0, r1
 800f7ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7b2:	4770      	bx	lr

0800f7b4 <__sfputs_r>:
 800f7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7b6:	4606      	mov	r6, r0
 800f7b8:	460f      	mov	r7, r1
 800f7ba:	4614      	mov	r4, r2
 800f7bc:	18d5      	adds	r5, r2, r3
 800f7be:	42ac      	cmp	r4, r5
 800f7c0:	d101      	bne.n	800f7c6 <__sfputs_r+0x12>
 800f7c2:	2000      	movs	r0, #0
 800f7c4:	e007      	b.n	800f7d6 <__sfputs_r+0x22>
 800f7c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7ca:	463a      	mov	r2, r7
 800f7cc:	4630      	mov	r0, r6
 800f7ce:	f7ff ffda 	bl	800f786 <__sfputc_r>
 800f7d2:	1c43      	adds	r3, r0, #1
 800f7d4:	d1f3      	bne.n	800f7be <__sfputs_r+0xa>
 800f7d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f7d8 <_vfiprintf_r>:
 800f7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7dc:	460d      	mov	r5, r1
 800f7de:	b09d      	sub	sp, #116	@ 0x74
 800f7e0:	4614      	mov	r4, r2
 800f7e2:	4698      	mov	r8, r3
 800f7e4:	4606      	mov	r6, r0
 800f7e6:	b118      	cbz	r0, 800f7f0 <_vfiprintf_r+0x18>
 800f7e8:	6a03      	ldr	r3, [r0, #32]
 800f7ea:	b90b      	cbnz	r3, 800f7f0 <_vfiprintf_r+0x18>
 800f7ec:	f7fe f8f0 	bl	800d9d0 <__sinit>
 800f7f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7f2:	07d9      	lsls	r1, r3, #31
 800f7f4:	d405      	bmi.n	800f802 <_vfiprintf_r+0x2a>
 800f7f6:	89ab      	ldrh	r3, [r5, #12]
 800f7f8:	059a      	lsls	r2, r3, #22
 800f7fa:	d402      	bmi.n	800f802 <_vfiprintf_r+0x2a>
 800f7fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7fe:	f7fe fa12 	bl	800dc26 <__retarget_lock_acquire_recursive>
 800f802:	89ab      	ldrh	r3, [r5, #12]
 800f804:	071b      	lsls	r3, r3, #28
 800f806:	d501      	bpl.n	800f80c <_vfiprintf_r+0x34>
 800f808:	692b      	ldr	r3, [r5, #16]
 800f80a:	b99b      	cbnz	r3, 800f834 <_vfiprintf_r+0x5c>
 800f80c:	4629      	mov	r1, r5
 800f80e:	4630      	mov	r0, r6
 800f810:	f000 f938 	bl	800fa84 <__swsetup_r>
 800f814:	b170      	cbz	r0, 800f834 <_vfiprintf_r+0x5c>
 800f816:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f818:	07dc      	lsls	r4, r3, #31
 800f81a:	d504      	bpl.n	800f826 <_vfiprintf_r+0x4e>
 800f81c:	f04f 30ff 	mov.w	r0, #4294967295
 800f820:	b01d      	add	sp, #116	@ 0x74
 800f822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f826:	89ab      	ldrh	r3, [r5, #12]
 800f828:	0598      	lsls	r0, r3, #22
 800f82a:	d4f7      	bmi.n	800f81c <_vfiprintf_r+0x44>
 800f82c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f82e:	f7fe f9fb 	bl	800dc28 <__retarget_lock_release_recursive>
 800f832:	e7f3      	b.n	800f81c <_vfiprintf_r+0x44>
 800f834:	2300      	movs	r3, #0
 800f836:	9309      	str	r3, [sp, #36]	@ 0x24
 800f838:	2320      	movs	r3, #32
 800f83a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f83e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f842:	2330      	movs	r3, #48	@ 0x30
 800f844:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f9f4 <_vfiprintf_r+0x21c>
 800f848:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f84c:	f04f 0901 	mov.w	r9, #1
 800f850:	4623      	mov	r3, r4
 800f852:	469a      	mov	sl, r3
 800f854:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f858:	b10a      	cbz	r2, 800f85e <_vfiprintf_r+0x86>
 800f85a:	2a25      	cmp	r2, #37	@ 0x25
 800f85c:	d1f9      	bne.n	800f852 <_vfiprintf_r+0x7a>
 800f85e:	ebba 0b04 	subs.w	fp, sl, r4
 800f862:	d00b      	beq.n	800f87c <_vfiprintf_r+0xa4>
 800f864:	465b      	mov	r3, fp
 800f866:	4622      	mov	r2, r4
 800f868:	4629      	mov	r1, r5
 800f86a:	4630      	mov	r0, r6
 800f86c:	f7ff ffa2 	bl	800f7b4 <__sfputs_r>
 800f870:	3001      	adds	r0, #1
 800f872:	f000 80a7 	beq.w	800f9c4 <_vfiprintf_r+0x1ec>
 800f876:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f878:	445a      	add	r2, fp
 800f87a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f87c:	f89a 3000 	ldrb.w	r3, [sl]
 800f880:	2b00      	cmp	r3, #0
 800f882:	f000 809f 	beq.w	800f9c4 <_vfiprintf_r+0x1ec>
 800f886:	2300      	movs	r3, #0
 800f888:	f04f 32ff 	mov.w	r2, #4294967295
 800f88c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f890:	f10a 0a01 	add.w	sl, sl, #1
 800f894:	9304      	str	r3, [sp, #16]
 800f896:	9307      	str	r3, [sp, #28]
 800f898:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f89c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f89e:	4654      	mov	r4, sl
 800f8a0:	2205      	movs	r2, #5
 800f8a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8a6:	4853      	ldr	r0, [pc, #332]	@ (800f9f4 <_vfiprintf_r+0x21c>)
 800f8a8:	f7f0 fc92 	bl	80001d0 <memchr>
 800f8ac:	9a04      	ldr	r2, [sp, #16]
 800f8ae:	b9d8      	cbnz	r0, 800f8e8 <_vfiprintf_r+0x110>
 800f8b0:	06d1      	lsls	r1, r2, #27
 800f8b2:	bf44      	itt	mi
 800f8b4:	2320      	movmi	r3, #32
 800f8b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8ba:	0713      	lsls	r3, r2, #28
 800f8bc:	bf44      	itt	mi
 800f8be:	232b      	movmi	r3, #43	@ 0x2b
 800f8c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8c4:	f89a 3000 	ldrb.w	r3, [sl]
 800f8c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8ca:	d015      	beq.n	800f8f8 <_vfiprintf_r+0x120>
 800f8cc:	9a07      	ldr	r2, [sp, #28]
 800f8ce:	4654      	mov	r4, sl
 800f8d0:	2000      	movs	r0, #0
 800f8d2:	f04f 0c0a 	mov.w	ip, #10
 800f8d6:	4621      	mov	r1, r4
 800f8d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f8dc:	3b30      	subs	r3, #48	@ 0x30
 800f8de:	2b09      	cmp	r3, #9
 800f8e0:	d94b      	bls.n	800f97a <_vfiprintf_r+0x1a2>
 800f8e2:	b1b0      	cbz	r0, 800f912 <_vfiprintf_r+0x13a>
 800f8e4:	9207      	str	r2, [sp, #28]
 800f8e6:	e014      	b.n	800f912 <_vfiprintf_r+0x13a>
 800f8e8:	eba0 0308 	sub.w	r3, r0, r8
 800f8ec:	fa09 f303 	lsl.w	r3, r9, r3
 800f8f0:	4313      	orrs	r3, r2
 800f8f2:	9304      	str	r3, [sp, #16]
 800f8f4:	46a2      	mov	sl, r4
 800f8f6:	e7d2      	b.n	800f89e <_vfiprintf_r+0xc6>
 800f8f8:	9b03      	ldr	r3, [sp, #12]
 800f8fa:	1d19      	adds	r1, r3, #4
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	9103      	str	r1, [sp, #12]
 800f900:	2b00      	cmp	r3, #0
 800f902:	bfbb      	ittet	lt
 800f904:	425b      	neglt	r3, r3
 800f906:	f042 0202 	orrlt.w	r2, r2, #2
 800f90a:	9307      	strge	r3, [sp, #28]
 800f90c:	9307      	strlt	r3, [sp, #28]
 800f90e:	bfb8      	it	lt
 800f910:	9204      	strlt	r2, [sp, #16]
 800f912:	7823      	ldrb	r3, [r4, #0]
 800f914:	2b2e      	cmp	r3, #46	@ 0x2e
 800f916:	d10a      	bne.n	800f92e <_vfiprintf_r+0x156>
 800f918:	7863      	ldrb	r3, [r4, #1]
 800f91a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f91c:	d132      	bne.n	800f984 <_vfiprintf_r+0x1ac>
 800f91e:	9b03      	ldr	r3, [sp, #12]
 800f920:	1d1a      	adds	r2, r3, #4
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	9203      	str	r2, [sp, #12]
 800f926:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f92a:	3402      	adds	r4, #2
 800f92c:	9305      	str	r3, [sp, #20]
 800f92e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fa04 <_vfiprintf_r+0x22c>
 800f932:	7821      	ldrb	r1, [r4, #0]
 800f934:	2203      	movs	r2, #3
 800f936:	4650      	mov	r0, sl
 800f938:	f7f0 fc4a 	bl	80001d0 <memchr>
 800f93c:	b138      	cbz	r0, 800f94e <_vfiprintf_r+0x176>
 800f93e:	9b04      	ldr	r3, [sp, #16]
 800f940:	eba0 000a 	sub.w	r0, r0, sl
 800f944:	2240      	movs	r2, #64	@ 0x40
 800f946:	4082      	lsls	r2, r0
 800f948:	4313      	orrs	r3, r2
 800f94a:	3401      	adds	r4, #1
 800f94c:	9304      	str	r3, [sp, #16]
 800f94e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f952:	4829      	ldr	r0, [pc, #164]	@ (800f9f8 <_vfiprintf_r+0x220>)
 800f954:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f958:	2206      	movs	r2, #6
 800f95a:	f7f0 fc39 	bl	80001d0 <memchr>
 800f95e:	2800      	cmp	r0, #0
 800f960:	d03f      	beq.n	800f9e2 <_vfiprintf_r+0x20a>
 800f962:	4b26      	ldr	r3, [pc, #152]	@ (800f9fc <_vfiprintf_r+0x224>)
 800f964:	bb1b      	cbnz	r3, 800f9ae <_vfiprintf_r+0x1d6>
 800f966:	9b03      	ldr	r3, [sp, #12]
 800f968:	3307      	adds	r3, #7
 800f96a:	f023 0307 	bic.w	r3, r3, #7
 800f96e:	3308      	adds	r3, #8
 800f970:	9303      	str	r3, [sp, #12]
 800f972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f974:	443b      	add	r3, r7
 800f976:	9309      	str	r3, [sp, #36]	@ 0x24
 800f978:	e76a      	b.n	800f850 <_vfiprintf_r+0x78>
 800f97a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f97e:	460c      	mov	r4, r1
 800f980:	2001      	movs	r0, #1
 800f982:	e7a8      	b.n	800f8d6 <_vfiprintf_r+0xfe>
 800f984:	2300      	movs	r3, #0
 800f986:	3401      	adds	r4, #1
 800f988:	9305      	str	r3, [sp, #20]
 800f98a:	4619      	mov	r1, r3
 800f98c:	f04f 0c0a 	mov.w	ip, #10
 800f990:	4620      	mov	r0, r4
 800f992:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f996:	3a30      	subs	r2, #48	@ 0x30
 800f998:	2a09      	cmp	r2, #9
 800f99a:	d903      	bls.n	800f9a4 <_vfiprintf_r+0x1cc>
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d0c6      	beq.n	800f92e <_vfiprintf_r+0x156>
 800f9a0:	9105      	str	r1, [sp, #20]
 800f9a2:	e7c4      	b.n	800f92e <_vfiprintf_r+0x156>
 800f9a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f9a8:	4604      	mov	r4, r0
 800f9aa:	2301      	movs	r3, #1
 800f9ac:	e7f0      	b.n	800f990 <_vfiprintf_r+0x1b8>
 800f9ae:	ab03      	add	r3, sp, #12
 800f9b0:	9300      	str	r3, [sp, #0]
 800f9b2:	462a      	mov	r2, r5
 800f9b4:	4b12      	ldr	r3, [pc, #72]	@ (800fa00 <_vfiprintf_r+0x228>)
 800f9b6:	a904      	add	r1, sp, #16
 800f9b8:	4630      	mov	r0, r6
 800f9ba:	f7fd fbc5 	bl	800d148 <_printf_float>
 800f9be:	4607      	mov	r7, r0
 800f9c0:	1c78      	adds	r0, r7, #1
 800f9c2:	d1d6      	bne.n	800f972 <_vfiprintf_r+0x19a>
 800f9c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9c6:	07d9      	lsls	r1, r3, #31
 800f9c8:	d405      	bmi.n	800f9d6 <_vfiprintf_r+0x1fe>
 800f9ca:	89ab      	ldrh	r3, [r5, #12]
 800f9cc:	059a      	lsls	r2, r3, #22
 800f9ce:	d402      	bmi.n	800f9d6 <_vfiprintf_r+0x1fe>
 800f9d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9d2:	f7fe f929 	bl	800dc28 <__retarget_lock_release_recursive>
 800f9d6:	89ab      	ldrh	r3, [r5, #12]
 800f9d8:	065b      	lsls	r3, r3, #25
 800f9da:	f53f af1f 	bmi.w	800f81c <_vfiprintf_r+0x44>
 800f9de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f9e0:	e71e      	b.n	800f820 <_vfiprintf_r+0x48>
 800f9e2:	ab03      	add	r3, sp, #12
 800f9e4:	9300      	str	r3, [sp, #0]
 800f9e6:	462a      	mov	r2, r5
 800f9e8:	4b05      	ldr	r3, [pc, #20]	@ (800fa00 <_vfiprintf_r+0x228>)
 800f9ea:	a904      	add	r1, sp, #16
 800f9ec:	4630      	mov	r0, r6
 800f9ee:	f7fd fe43 	bl	800d678 <_printf_i>
 800f9f2:	e7e4      	b.n	800f9be <_vfiprintf_r+0x1e6>
 800f9f4:	08010450 	.word	0x08010450
 800f9f8:	0801045a 	.word	0x0801045a
 800f9fc:	0800d149 	.word	0x0800d149
 800fa00:	0800f7b5 	.word	0x0800f7b5
 800fa04:	08010456 	.word	0x08010456

0800fa08 <__swbuf_r>:
 800fa08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa0a:	460e      	mov	r6, r1
 800fa0c:	4614      	mov	r4, r2
 800fa0e:	4605      	mov	r5, r0
 800fa10:	b118      	cbz	r0, 800fa1a <__swbuf_r+0x12>
 800fa12:	6a03      	ldr	r3, [r0, #32]
 800fa14:	b90b      	cbnz	r3, 800fa1a <__swbuf_r+0x12>
 800fa16:	f7fd ffdb 	bl	800d9d0 <__sinit>
 800fa1a:	69a3      	ldr	r3, [r4, #24]
 800fa1c:	60a3      	str	r3, [r4, #8]
 800fa1e:	89a3      	ldrh	r3, [r4, #12]
 800fa20:	071a      	lsls	r2, r3, #28
 800fa22:	d501      	bpl.n	800fa28 <__swbuf_r+0x20>
 800fa24:	6923      	ldr	r3, [r4, #16]
 800fa26:	b943      	cbnz	r3, 800fa3a <__swbuf_r+0x32>
 800fa28:	4621      	mov	r1, r4
 800fa2a:	4628      	mov	r0, r5
 800fa2c:	f000 f82a 	bl	800fa84 <__swsetup_r>
 800fa30:	b118      	cbz	r0, 800fa3a <__swbuf_r+0x32>
 800fa32:	f04f 37ff 	mov.w	r7, #4294967295
 800fa36:	4638      	mov	r0, r7
 800fa38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa3a:	6823      	ldr	r3, [r4, #0]
 800fa3c:	6922      	ldr	r2, [r4, #16]
 800fa3e:	1a98      	subs	r0, r3, r2
 800fa40:	6963      	ldr	r3, [r4, #20]
 800fa42:	b2f6      	uxtb	r6, r6
 800fa44:	4283      	cmp	r3, r0
 800fa46:	4637      	mov	r7, r6
 800fa48:	dc05      	bgt.n	800fa56 <__swbuf_r+0x4e>
 800fa4a:	4621      	mov	r1, r4
 800fa4c:	4628      	mov	r0, r5
 800fa4e:	f7ff fd99 	bl	800f584 <_fflush_r>
 800fa52:	2800      	cmp	r0, #0
 800fa54:	d1ed      	bne.n	800fa32 <__swbuf_r+0x2a>
 800fa56:	68a3      	ldr	r3, [r4, #8]
 800fa58:	3b01      	subs	r3, #1
 800fa5a:	60a3      	str	r3, [r4, #8]
 800fa5c:	6823      	ldr	r3, [r4, #0]
 800fa5e:	1c5a      	adds	r2, r3, #1
 800fa60:	6022      	str	r2, [r4, #0]
 800fa62:	701e      	strb	r6, [r3, #0]
 800fa64:	6962      	ldr	r2, [r4, #20]
 800fa66:	1c43      	adds	r3, r0, #1
 800fa68:	429a      	cmp	r2, r3
 800fa6a:	d004      	beq.n	800fa76 <__swbuf_r+0x6e>
 800fa6c:	89a3      	ldrh	r3, [r4, #12]
 800fa6e:	07db      	lsls	r3, r3, #31
 800fa70:	d5e1      	bpl.n	800fa36 <__swbuf_r+0x2e>
 800fa72:	2e0a      	cmp	r6, #10
 800fa74:	d1df      	bne.n	800fa36 <__swbuf_r+0x2e>
 800fa76:	4621      	mov	r1, r4
 800fa78:	4628      	mov	r0, r5
 800fa7a:	f7ff fd83 	bl	800f584 <_fflush_r>
 800fa7e:	2800      	cmp	r0, #0
 800fa80:	d0d9      	beq.n	800fa36 <__swbuf_r+0x2e>
 800fa82:	e7d6      	b.n	800fa32 <__swbuf_r+0x2a>

0800fa84 <__swsetup_r>:
 800fa84:	b538      	push	{r3, r4, r5, lr}
 800fa86:	4b29      	ldr	r3, [pc, #164]	@ (800fb2c <__swsetup_r+0xa8>)
 800fa88:	4605      	mov	r5, r0
 800fa8a:	6818      	ldr	r0, [r3, #0]
 800fa8c:	460c      	mov	r4, r1
 800fa8e:	b118      	cbz	r0, 800fa98 <__swsetup_r+0x14>
 800fa90:	6a03      	ldr	r3, [r0, #32]
 800fa92:	b90b      	cbnz	r3, 800fa98 <__swsetup_r+0x14>
 800fa94:	f7fd ff9c 	bl	800d9d0 <__sinit>
 800fa98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa9c:	0719      	lsls	r1, r3, #28
 800fa9e:	d422      	bmi.n	800fae6 <__swsetup_r+0x62>
 800faa0:	06da      	lsls	r2, r3, #27
 800faa2:	d407      	bmi.n	800fab4 <__swsetup_r+0x30>
 800faa4:	2209      	movs	r2, #9
 800faa6:	602a      	str	r2, [r5, #0]
 800faa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800faac:	81a3      	strh	r3, [r4, #12]
 800faae:	f04f 30ff 	mov.w	r0, #4294967295
 800fab2:	e033      	b.n	800fb1c <__swsetup_r+0x98>
 800fab4:	0758      	lsls	r0, r3, #29
 800fab6:	d512      	bpl.n	800fade <__swsetup_r+0x5a>
 800fab8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800faba:	b141      	cbz	r1, 800face <__swsetup_r+0x4a>
 800fabc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fac0:	4299      	cmp	r1, r3
 800fac2:	d002      	beq.n	800faca <__swsetup_r+0x46>
 800fac4:	4628      	mov	r0, r5
 800fac6:	f7fe feff 	bl	800e8c8 <_free_r>
 800faca:	2300      	movs	r3, #0
 800facc:	6363      	str	r3, [r4, #52]	@ 0x34
 800face:	89a3      	ldrh	r3, [r4, #12]
 800fad0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fad4:	81a3      	strh	r3, [r4, #12]
 800fad6:	2300      	movs	r3, #0
 800fad8:	6063      	str	r3, [r4, #4]
 800fada:	6923      	ldr	r3, [r4, #16]
 800fadc:	6023      	str	r3, [r4, #0]
 800fade:	89a3      	ldrh	r3, [r4, #12]
 800fae0:	f043 0308 	orr.w	r3, r3, #8
 800fae4:	81a3      	strh	r3, [r4, #12]
 800fae6:	6923      	ldr	r3, [r4, #16]
 800fae8:	b94b      	cbnz	r3, 800fafe <__swsetup_r+0x7a>
 800faea:	89a3      	ldrh	r3, [r4, #12]
 800faec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800faf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800faf4:	d003      	beq.n	800fafe <__swsetup_r+0x7a>
 800faf6:	4621      	mov	r1, r4
 800faf8:	4628      	mov	r0, r5
 800fafa:	f000 f883 	bl	800fc04 <__smakebuf_r>
 800fafe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb02:	f013 0201 	ands.w	r2, r3, #1
 800fb06:	d00a      	beq.n	800fb1e <__swsetup_r+0x9a>
 800fb08:	2200      	movs	r2, #0
 800fb0a:	60a2      	str	r2, [r4, #8]
 800fb0c:	6962      	ldr	r2, [r4, #20]
 800fb0e:	4252      	negs	r2, r2
 800fb10:	61a2      	str	r2, [r4, #24]
 800fb12:	6922      	ldr	r2, [r4, #16]
 800fb14:	b942      	cbnz	r2, 800fb28 <__swsetup_r+0xa4>
 800fb16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fb1a:	d1c5      	bne.n	800faa8 <__swsetup_r+0x24>
 800fb1c:	bd38      	pop	{r3, r4, r5, pc}
 800fb1e:	0799      	lsls	r1, r3, #30
 800fb20:	bf58      	it	pl
 800fb22:	6962      	ldrpl	r2, [r4, #20]
 800fb24:	60a2      	str	r2, [r4, #8]
 800fb26:	e7f4      	b.n	800fb12 <__swsetup_r+0x8e>
 800fb28:	2000      	movs	r0, #0
 800fb2a:	e7f7      	b.n	800fb1c <__swsetup_r+0x98>
 800fb2c:	20000120 	.word	0x20000120

0800fb30 <_raise_r>:
 800fb30:	291f      	cmp	r1, #31
 800fb32:	b538      	push	{r3, r4, r5, lr}
 800fb34:	4605      	mov	r5, r0
 800fb36:	460c      	mov	r4, r1
 800fb38:	d904      	bls.n	800fb44 <_raise_r+0x14>
 800fb3a:	2316      	movs	r3, #22
 800fb3c:	6003      	str	r3, [r0, #0]
 800fb3e:	f04f 30ff 	mov.w	r0, #4294967295
 800fb42:	bd38      	pop	{r3, r4, r5, pc}
 800fb44:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fb46:	b112      	cbz	r2, 800fb4e <_raise_r+0x1e>
 800fb48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb4c:	b94b      	cbnz	r3, 800fb62 <_raise_r+0x32>
 800fb4e:	4628      	mov	r0, r5
 800fb50:	f000 f830 	bl	800fbb4 <_getpid_r>
 800fb54:	4622      	mov	r2, r4
 800fb56:	4601      	mov	r1, r0
 800fb58:	4628      	mov	r0, r5
 800fb5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb5e:	f000 b817 	b.w	800fb90 <_kill_r>
 800fb62:	2b01      	cmp	r3, #1
 800fb64:	d00a      	beq.n	800fb7c <_raise_r+0x4c>
 800fb66:	1c59      	adds	r1, r3, #1
 800fb68:	d103      	bne.n	800fb72 <_raise_r+0x42>
 800fb6a:	2316      	movs	r3, #22
 800fb6c:	6003      	str	r3, [r0, #0]
 800fb6e:	2001      	movs	r0, #1
 800fb70:	e7e7      	b.n	800fb42 <_raise_r+0x12>
 800fb72:	2100      	movs	r1, #0
 800fb74:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fb78:	4620      	mov	r0, r4
 800fb7a:	4798      	blx	r3
 800fb7c:	2000      	movs	r0, #0
 800fb7e:	e7e0      	b.n	800fb42 <_raise_r+0x12>

0800fb80 <raise>:
 800fb80:	4b02      	ldr	r3, [pc, #8]	@ (800fb8c <raise+0xc>)
 800fb82:	4601      	mov	r1, r0
 800fb84:	6818      	ldr	r0, [r3, #0]
 800fb86:	f7ff bfd3 	b.w	800fb30 <_raise_r>
 800fb8a:	bf00      	nop
 800fb8c:	20000120 	.word	0x20000120

0800fb90 <_kill_r>:
 800fb90:	b538      	push	{r3, r4, r5, lr}
 800fb92:	4d07      	ldr	r5, [pc, #28]	@ (800fbb0 <_kill_r+0x20>)
 800fb94:	2300      	movs	r3, #0
 800fb96:	4604      	mov	r4, r0
 800fb98:	4608      	mov	r0, r1
 800fb9a:	4611      	mov	r1, r2
 800fb9c:	602b      	str	r3, [r5, #0]
 800fb9e:	f7f3 fc6f 	bl	8003480 <_kill>
 800fba2:	1c43      	adds	r3, r0, #1
 800fba4:	d102      	bne.n	800fbac <_kill_r+0x1c>
 800fba6:	682b      	ldr	r3, [r5, #0]
 800fba8:	b103      	cbz	r3, 800fbac <_kill_r+0x1c>
 800fbaa:	6023      	str	r3, [r4, #0]
 800fbac:	bd38      	pop	{r3, r4, r5, pc}
 800fbae:	bf00      	nop
 800fbb0:	200022c4 	.word	0x200022c4

0800fbb4 <_getpid_r>:
 800fbb4:	f7f3 bc5c 	b.w	8003470 <_getpid>

0800fbb8 <__swhatbuf_r>:
 800fbb8:	b570      	push	{r4, r5, r6, lr}
 800fbba:	460c      	mov	r4, r1
 800fbbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbc0:	2900      	cmp	r1, #0
 800fbc2:	b096      	sub	sp, #88	@ 0x58
 800fbc4:	4615      	mov	r5, r2
 800fbc6:	461e      	mov	r6, r3
 800fbc8:	da0d      	bge.n	800fbe6 <__swhatbuf_r+0x2e>
 800fbca:	89a3      	ldrh	r3, [r4, #12]
 800fbcc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fbd0:	f04f 0100 	mov.w	r1, #0
 800fbd4:	bf14      	ite	ne
 800fbd6:	2340      	movne	r3, #64	@ 0x40
 800fbd8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fbdc:	2000      	movs	r0, #0
 800fbde:	6031      	str	r1, [r6, #0]
 800fbe0:	602b      	str	r3, [r5, #0]
 800fbe2:	b016      	add	sp, #88	@ 0x58
 800fbe4:	bd70      	pop	{r4, r5, r6, pc}
 800fbe6:	466a      	mov	r2, sp
 800fbe8:	f000 f848 	bl	800fc7c <_fstat_r>
 800fbec:	2800      	cmp	r0, #0
 800fbee:	dbec      	blt.n	800fbca <__swhatbuf_r+0x12>
 800fbf0:	9901      	ldr	r1, [sp, #4]
 800fbf2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fbf6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fbfa:	4259      	negs	r1, r3
 800fbfc:	4159      	adcs	r1, r3
 800fbfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc02:	e7eb      	b.n	800fbdc <__swhatbuf_r+0x24>

0800fc04 <__smakebuf_r>:
 800fc04:	898b      	ldrh	r3, [r1, #12]
 800fc06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc08:	079d      	lsls	r5, r3, #30
 800fc0a:	4606      	mov	r6, r0
 800fc0c:	460c      	mov	r4, r1
 800fc0e:	d507      	bpl.n	800fc20 <__smakebuf_r+0x1c>
 800fc10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc14:	6023      	str	r3, [r4, #0]
 800fc16:	6123      	str	r3, [r4, #16]
 800fc18:	2301      	movs	r3, #1
 800fc1a:	6163      	str	r3, [r4, #20]
 800fc1c:	b003      	add	sp, #12
 800fc1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc20:	ab01      	add	r3, sp, #4
 800fc22:	466a      	mov	r2, sp
 800fc24:	f7ff ffc8 	bl	800fbb8 <__swhatbuf_r>
 800fc28:	9f00      	ldr	r7, [sp, #0]
 800fc2a:	4605      	mov	r5, r0
 800fc2c:	4639      	mov	r1, r7
 800fc2e:	4630      	mov	r0, r6
 800fc30:	f7fe febe 	bl	800e9b0 <_malloc_r>
 800fc34:	b948      	cbnz	r0, 800fc4a <__smakebuf_r+0x46>
 800fc36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc3a:	059a      	lsls	r2, r3, #22
 800fc3c:	d4ee      	bmi.n	800fc1c <__smakebuf_r+0x18>
 800fc3e:	f023 0303 	bic.w	r3, r3, #3
 800fc42:	f043 0302 	orr.w	r3, r3, #2
 800fc46:	81a3      	strh	r3, [r4, #12]
 800fc48:	e7e2      	b.n	800fc10 <__smakebuf_r+0xc>
 800fc4a:	89a3      	ldrh	r3, [r4, #12]
 800fc4c:	6020      	str	r0, [r4, #0]
 800fc4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc52:	81a3      	strh	r3, [r4, #12]
 800fc54:	9b01      	ldr	r3, [sp, #4]
 800fc56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fc5a:	b15b      	cbz	r3, 800fc74 <__smakebuf_r+0x70>
 800fc5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc60:	4630      	mov	r0, r6
 800fc62:	f000 f81d 	bl	800fca0 <_isatty_r>
 800fc66:	b128      	cbz	r0, 800fc74 <__smakebuf_r+0x70>
 800fc68:	89a3      	ldrh	r3, [r4, #12]
 800fc6a:	f023 0303 	bic.w	r3, r3, #3
 800fc6e:	f043 0301 	orr.w	r3, r3, #1
 800fc72:	81a3      	strh	r3, [r4, #12]
 800fc74:	89a3      	ldrh	r3, [r4, #12]
 800fc76:	431d      	orrs	r5, r3
 800fc78:	81a5      	strh	r5, [r4, #12]
 800fc7a:	e7cf      	b.n	800fc1c <__smakebuf_r+0x18>

0800fc7c <_fstat_r>:
 800fc7c:	b538      	push	{r3, r4, r5, lr}
 800fc7e:	4d07      	ldr	r5, [pc, #28]	@ (800fc9c <_fstat_r+0x20>)
 800fc80:	2300      	movs	r3, #0
 800fc82:	4604      	mov	r4, r0
 800fc84:	4608      	mov	r0, r1
 800fc86:	4611      	mov	r1, r2
 800fc88:	602b      	str	r3, [r5, #0]
 800fc8a:	f7f3 fc59 	bl	8003540 <_fstat>
 800fc8e:	1c43      	adds	r3, r0, #1
 800fc90:	d102      	bne.n	800fc98 <_fstat_r+0x1c>
 800fc92:	682b      	ldr	r3, [r5, #0]
 800fc94:	b103      	cbz	r3, 800fc98 <_fstat_r+0x1c>
 800fc96:	6023      	str	r3, [r4, #0]
 800fc98:	bd38      	pop	{r3, r4, r5, pc}
 800fc9a:	bf00      	nop
 800fc9c:	200022c4 	.word	0x200022c4

0800fca0 <_isatty_r>:
 800fca0:	b538      	push	{r3, r4, r5, lr}
 800fca2:	4d06      	ldr	r5, [pc, #24]	@ (800fcbc <_isatty_r+0x1c>)
 800fca4:	2300      	movs	r3, #0
 800fca6:	4604      	mov	r4, r0
 800fca8:	4608      	mov	r0, r1
 800fcaa:	602b      	str	r3, [r5, #0]
 800fcac:	f7f3 fc58 	bl	8003560 <_isatty>
 800fcb0:	1c43      	adds	r3, r0, #1
 800fcb2:	d102      	bne.n	800fcba <_isatty_r+0x1a>
 800fcb4:	682b      	ldr	r3, [r5, #0]
 800fcb6:	b103      	cbz	r3, 800fcba <_isatty_r+0x1a>
 800fcb8:	6023      	str	r3, [r4, #0]
 800fcba:	bd38      	pop	{r3, r4, r5, pc}
 800fcbc:	200022c4 	.word	0x200022c4

0800fcc0 <log>:
 800fcc0:	b538      	push	{r3, r4, r5, lr}
 800fcc2:	ed2d 8b02 	vpush	{d8}
 800fcc6:	ec55 4b10 	vmov	r4, r5, d0
 800fcca:	f000 f841 	bl	800fd50 <__ieee754_log>
 800fcce:	4622      	mov	r2, r4
 800fcd0:	462b      	mov	r3, r5
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	4629      	mov	r1, r5
 800fcd6:	eeb0 8a40 	vmov.f32	s16, s0
 800fcda:	eef0 8a60 	vmov.f32	s17, s1
 800fcde:	f7f0 ff25 	bl	8000b2c <__aeabi_dcmpun>
 800fce2:	b998      	cbnz	r0, 800fd0c <log+0x4c>
 800fce4:	2200      	movs	r2, #0
 800fce6:	2300      	movs	r3, #0
 800fce8:	4620      	mov	r0, r4
 800fcea:	4629      	mov	r1, r5
 800fcec:	f7f0 ff14 	bl	8000b18 <__aeabi_dcmpgt>
 800fcf0:	b960      	cbnz	r0, 800fd0c <log+0x4c>
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	4620      	mov	r0, r4
 800fcf8:	4629      	mov	r1, r5
 800fcfa:	f7f0 fee5 	bl	8000ac8 <__aeabi_dcmpeq>
 800fcfe:	b160      	cbz	r0, 800fd1a <log+0x5a>
 800fd00:	f7fd ff66 	bl	800dbd0 <__errno>
 800fd04:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800fd30 <log+0x70>
 800fd08:	2322      	movs	r3, #34	@ 0x22
 800fd0a:	6003      	str	r3, [r0, #0]
 800fd0c:	eeb0 0a48 	vmov.f32	s0, s16
 800fd10:	eef0 0a68 	vmov.f32	s1, s17
 800fd14:	ecbd 8b02 	vpop	{d8}
 800fd18:	bd38      	pop	{r3, r4, r5, pc}
 800fd1a:	f7fd ff59 	bl	800dbd0 <__errno>
 800fd1e:	ecbd 8b02 	vpop	{d8}
 800fd22:	2321      	movs	r3, #33	@ 0x21
 800fd24:	6003      	str	r3, [r0, #0]
 800fd26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd2a:	4803      	ldr	r0, [pc, #12]	@ (800fd38 <log+0x78>)
 800fd2c:	f000 b808 	b.w	800fd40 <nan>
 800fd30:	00000000 	.word	0x00000000
 800fd34:	fff00000 	.word	0xfff00000
 800fd38:	080104a6 	.word	0x080104a6
 800fd3c:	00000000 	.word	0x00000000

0800fd40 <nan>:
 800fd40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fd48 <nan+0x8>
 800fd44:	4770      	bx	lr
 800fd46:	bf00      	nop
 800fd48:	00000000 	.word	0x00000000
 800fd4c:	7ff80000 	.word	0x7ff80000

0800fd50 <__ieee754_log>:
 800fd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd54:	ec51 0b10 	vmov	r0, r1, d0
 800fd58:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800fd5c:	b087      	sub	sp, #28
 800fd5e:	460d      	mov	r5, r1
 800fd60:	da26      	bge.n	800fdb0 <__ieee754_log+0x60>
 800fd62:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fd66:	4303      	orrs	r3, r0
 800fd68:	4602      	mov	r2, r0
 800fd6a:	d10a      	bne.n	800fd82 <__ieee754_log+0x32>
 800fd6c:	49ce      	ldr	r1, [pc, #824]	@ (80100a8 <__ieee754_log+0x358>)
 800fd6e:	2200      	movs	r2, #0
 800fd70:	2300      	movs	r3, #0
 800fd72:	2000      	movs	r0, #0
 800fd74:	f7f0 fd6a 	bl	800084c <__aeabi_ddiv>
 800fd78:	ec41 0b10 	vmov	d0, r0, r1
 800fd7c:	b007      	add	sp, #28
 800fd7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd82:	2900      	cmp	r1, #0
 800fd84:	da05      	bge.n	800fd92 <__ieee754_log+0x42>
 800fd86:	460b      	mov	r3, r1
 800fd88:	f7f0 fa7e 	bl	8000288 <__aeabi_dsub>
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	2300      	movs	r3, #0
 800fd90:	e7f0      	b.n	800fd74 <__ieee754_log+0x24>
 800fd92:	4bc6      	ldr	r3, [pc, #792]	@ (80100ac <__ieee754_log+0x35c>)
 800fd94:	2200      	movs	r2, #0
 800fd96:	f7f0 fc2f 	bl	80005f8 <__aeabi_dmul>
 800fd9a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800fd9e:	460d      	mov	r5, r1
 800fda0:	4ac3      	ldr	r2, [pc, #780]	@ (80100b0 <__ieee754_log+0x360>)
 800fda2:	4295      	cmp	r5, r2
 800fda4:	dd06      	ble.n	800fdb4 <__ieee754_log+0x64>
 800fda6:	4602      	mov	r2, r0
 800fda8:	460b      	mov	r3, r1
 800fdaa:	f7f0 fa6f 	bl	800028c <__adddf3>
 800fdae:	e7e3      	b.n	800fd78 <__ieee754_log+0x28>
 800fdb0:	2300      	movs	r3, #0
 800fdb2:	e7f5      	b.n	800fda0 <__ieee754_log+0x50>
 800fdb4:	152c      	asrs	r4, r5, #20
 800fdb6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800fdba:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800fdbe:	441c      	add	r4, r3
 800fdc0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800fdc4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800fdc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fdcc:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800fdd0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800fdd4:	ea42 0105 	orr.w	r1, r2, r5
 800fdd8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800fddc:	2200      	movs	r2, #0
 800fdde:	4bb5      	ldr	r3, [pc, #724]	@ (80100b4 <__ieee754_log+0x364>)
 800fde0:	f7f0 fa52 	bl	8000288 <__aeabi_dsub>
 800fde4:	1cab      	adds	r3, r5, #2
 800fde6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fdea:	2b02      	cmp	r3, #2
 800fdec:	4682      	mov	sl, r0
 800fdee:	468b      	mov	fp, r1
 800fdf0:	f04f 0200 	mov.w	r2, #0
 800fdf4:	dc53      	bgt.n	800fe9e <__ieee754_log+0x14e>
 800fdf6:	2300      	movs	r3, #0
 800fdf8:	f7f0 fe66 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdfc:	b1d0      	cbz	r0, 800fe34 <__ieee754_log+0xe4>
 800fdfe:	2c00      	cmp	r4, #0
 800fe00:	f000 8120 	beq.w	8010044 <__ieee754_log+0x2f4>
 800fe04:	4620      	mov	r0, r4
 800fe06:	f7f0 fb8d 	bl	8000524 <__aeabi_i2d>
 800fe0a:	a391      	add	r3, pc, #580	@ (adr r3, 8010050 <__ieee754_log+0x300>)
 800fe0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe10:	4606      	mov	r6, r0
 800fe12:	460f      	mov	r7, r1
 800fe14:	f7f0 fbf0 	bl	80005f8 <__aeabi_dmul>
 800fe18:	a38f      	add	r3, pc, #572	@ (adr r3, 8010058 <__ieee754_log+0x308>)
 800fe1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe1e:	4604      	mov	r4, r0
 800fe20:	460d      	mov	r5, r1
 800fe22:	4630      	mov	r0, r6
 800fe24:	4639      	mov	r1, r7
 800fe26:	f7f0 fbe7 	bl	80005f8 <__aeabi_dmul>
 800fe2a:	4602      	mov	r2, r0
 800fe2c:	460b      	mov	r3, r1
 800fe2e:	4620      	mov	r0, r4
 800fe30:	4629      	mov	r1, r5
 800fe32:	e7ba      	b.n	800fdaa <__ieee754_log+0x5a>
 800fe34:	a38a      	add	r3, pc, #552	@ (adr r3, 8010060 <__ieee754_log+0x310>)
 800fe36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe3a:	4650      	mov	r0, sl
 800fe3c:	4659      	mov	r1, fp
 800fe3e:	f7f0 fbdb 	bl	80005f8 <__aeabi_dmul>
 800fe42:	4602      	mov	r2, r0
 800fe44:	460b      	mov	r3, r1
 800fe46:	2000      	movs	r0, #0
 800fe48:	499b      	ldr	r1, [pc, #620]	@ (80100b8 <__ieee754_log+0x368>)
 800fe4a:	f7f0 fa1d 	bl	8000288 <__aeabi_dsub>
 800fe4e:	4652      	mov	r2, sl
 800fe50:	4606      	mov	r6, r0
 800fe52:	460f      	mov	r7, r1
 800fe54:	465b      	mov	r3, fp
 800fe56:	4650      	mov	r0, sl
 800fe58:	4659      	mov	r1, fp
 800fe5a:	f7f0 fbcd 	bl	80005f8 <__aeabi_dmul>
 800fe5e:	4602      	mov	r2, r0
 800fe60:	460b      	mov	r3, r1
 800fe62:	4630      	mov	r0, r6
 800fe64:	4639      	mov	r1, r7
 800fe66:	f7f0 fbc7 	bl	80005f8 <__aeabi_dmul>
 800fe6a:	4606      	mov	r6, r0
 800fe6c:	460f      	mov	r7, r1
 800fe6e:	b914      	cbnz	r4, 800fe76 <__ieee754_log+0x126>
 800fe70:	4632      	mov	r2, r6
 800fe72:	463b      	mov	r3, r7
 800fe74:	e0a0      	b.n	800ffb8 <__ieee754_log+0x268>
 800fe76:	4620      	mov	r0, r4
 800fe78:	f7f0 fb54 	bl	8000524 <__aeabi_i2d>
 800fe7c:	a374      	add	r3, pc, #464	@ (adr r3, 8010050 <__ieee754_log+0x300>)
 800fe7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe82:	4680      	mov	r8, r0
 800fe84:	4689      	mov	r9, r1
 800fe86:	f7f0 fbb7 	bl	80005f8 <__aeabi_dmul>
 800fe8a:	a373      	add	r3, pc, #460	@ (adr r3, 8010058 <__ieee754_log+0x308>)
 800fe8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe90:	4604      	mov	r4, r0
 800fe92:	460d      	mov	r5, r1
 800fe94:	4640      	mov	r0, r8
 800fe96:	4649      	mov	r1, r9
 800fe98:	f7f0 fbae 	bl	80005f8 <__aeabi_dmul>
 800fe9c:	e0a5      	b.n	800ffea <__ieee754_log+0x29a>
 800fe9e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fea2:	f7f0 f9f3 	bl	800028c <__adddf3>
 800fea6:	4602      	mov	r2, r0
 800fea8:	460b      	mov	r3, r1
 800feaa:	4650      	mov	r0, sl
 800feac:	4659      	mov	r1, fp
 800feae:	f7f0 fccd 	bl	800084c <__aeabi_ddiv>
 800feb2:	e9cd 0100 	strd	r0, r1, [sp]
 800feb6:	4620      	mov	r0, r4
 800feb8:	f7f0 fb34 	bl	8000524 <__aeabi_i2d>
 800febc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fec0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fec4:	4610      	mov	r0, r2
 800fec6:	4619      	mov	r1, r3
 800fec8:	f7f0 fb96 	bl	80005f8 <__aeabi_dmul>
 800fecc:	4602      	mov	r2, r0
 800fece:	460b      	mov	r3, r1
 800fed0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fed4:	f7f0 fb90 	bl	80005f8 <__aeabi_dmul>
 800fed8:	a363      	add	r3, pc, #396	@ (adr r3, 8010068 <__ieee754_log+0x318>)
 800feda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fede:	4680      	mov	r8, r0
 800fee0:	4689      	mov	r9, r1
 800fee2:	f7f0 fb89 	bl	80005f8 <__aeabi_dmul>
 800fee6:	a362      	add	r3, pc, #392	@ (adr r3, 8010070 <__ieee754_log+0x320>)
 800fee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feec:	f7f0 f9ce 	bl	800028c <__adddf3>
 800fef0:	4642      	mov	r2, r8
 800fef2:	464b      	mov	r3, r9
 800fef4:	f7f0 fb80 	bl	80005f8 <__aeabi_dmul>
 800fef8:	a35f      	add	r3, pc, #380	@ (adr r3, 8010078 <__ieee754_log+0x328>)
 800fefa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fefe:	f7f0 f9c5 	bl	800028c <__adddf3>
 800ff02:	4642      	mov	r2, r8
 800ff04:	464b      	mov	r3, r9
 800ff06:	f7f0 fb77 	bl	80005f8 <__aeabi_dmul>
 800ff0a:	a35d      	add	r3, pc, #372	@ (adr r3, 8010080 <__ieee754_log+0x330>)
 800ff0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff10:	f7f0 f9bc 	bl	800028c <__adddf3>
 800ff14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff18:	f7f0 fb6e 	bl	80005f8 <__aeabi_dmul>
 800ff1c:	a35a      	add	r3, pc, #360	@ (adr r3, 8010088 <__ieee754_log+0x338>)
 800ff1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ff26:	4640      	mov	r0, r8
 800ff28:	4649      	mov	r1, r9
 800ff2a:	f7f0 fb65 	bl	80005f8 <__aeabi_dmul>
 800ff2e:	a358      	add	r3, pc, #352	@ (adr r3, 8010090 <__ieee754_log+0x340>)
 800ff30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff34:	f7f0 f9aa 	bl	800028c <__adddf3>
 800ff38:	4642      	mov	r2, r8
 800ff3a:	464b      	mov	r3, r9
 800ff3c:	f7f0 fb5c 	bl	80005f8 <__aeabi_dmul>
 800ff40:	a355      	add	r3, pc, #340	@ (adr r3, 8010098 <__ieee754_log+0x348>)
 800ff42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff46:	f7f0 f9a1 	bl	800028c <__adddf3>
 800ff4a:	4642      	mov	r2, r8
 800ff4c:	464b      	mov	r3, r9
 800ff4e:	f7f0 fb53 	bl	80005f8 <__aeabi_dmul>
 800ff52:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800ff56:	4602      	mov	r2, r0
 800ff58:	460b      	mov	r3, r1
 800ff5a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800ff5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff62:	f7f0 f993 	bl	800028c <__adddf3>
 800ff66:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800ff6a:	3551      	adds	r5, #81	@ 0x51
 800ff6c:	4335      	orrs	r5, r6
 800ff6e:	2d00      	cmp	r5, #0
 800ff70:	4680      	mov	r8, r0
 800ff72:	4689      	mov	r9, r1
 800ff74:	dd48      	ble.n	8010008 <__ieee754_log+0x2b8>
 800ff76:	4b50      	ldr	r3, [pc, #320]	@ (80100b8 <__ieee754_log+0x368>)
 800ff78:	2200      	movs	r2, #0
 800ff7a:	4650      	mov	r0, sl
 800ff7c:	4659      	mov	r1, fp
 800ff7e:	f7f0 fb3b 	bl	80005f8 <__aeabi_dmul>
 800ff82:	4652      	mov	r2, sl
 800ff84:	465b      	mov	r3, fp
 800ff86:	f7f0 fb37 	bl	80005f8 <__aeabi_dmul>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	460b      	mov	r3, r1
 800ff8e:	4606      	mov	r6, r0
 800ff90:	460f      	mov	r7, r1
 800ff92:	4640      	mov	r0, r8
 800ff94:	4649      	mov	r1, r9
 800ff96:	f7f0 f979 	bl	800028c <__adddf3>
 800ff9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff9e:	f7f0 fb2b 	bl	80005f8 <__aeabi_dmul>
 800ffa2:	4680      	mov	r8, r0
 800ffa4:	4689      	mov	r9, r1
 800ffa6:	b964      	cbnz	r4, 800ffc2 <__ieee754_log+0x272>
 800ffa8:	4602      	mov	r2, r0
 800ffaa:	460b      	mov	r3, r1
 800ffac:	4630      	mov	r0, r6
 800ffae:	4639      	mov	r1, r7
 800ffb0:	f7f0 f96a 	bl	8000288 <__aeabi_dsub>
 800ffb4:	4602      	mov	r2, r0
 800ffb6:	460b      	mov	r3, r1
 800ffb8:	4650      	mov	r0, sl
 800ffba:	4659      	mov	r1, fp
 800ffbc:	f7f0 f964 	bl	8000288 <__aeabi_dsub>
 800ffc0:	e6da      	b.n	800fd78 <__ieee754_log+0x28>
 800ffc2:	a323      	add	r3, pc, #140	@ (adr r3, 8010050 <__ieee754_log+0x300>)
 800ffc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffcc:	f7f0 fb14 	bl	80005f8 <__aeabi_dmul>
 800ffd0:	a321      	add	r3, pc, #132	@ (adr r3, 8010058 <__ieee754_log+0x308>)
 800ffd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd6:	4604      	mov	r4, r0
 800ffd8:	460d      	mov	r5, r1
 800ffda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffde:	f7f0 fb0b 	bl	80005f8 <__aeabi_dmul>
 800ffe2:	4642      	mov	r2, r8
 800ffe4:	464b      	mov	r3, r9
 800ffe6:	f7f0 f951 	bl	800028c <__adddf3>
 800ffea:	4602      	mov	r2, r0
 800ffec:	460b      	mov	r3, r1
 800ffee:	4630      	mov	r0, r6
 800fff0:	4639      	mov	r1, r7
 800fff2:	f7f0 f949 	bl	8000288 <__aeabi_dsub>
 800fff6:	4652      	mov	r2, sl
 800fff8:	465b      	mov	r3, fp
 800fffa:	f7f0 f945 	bl	8000288 <__aeabi_dsub>
 800fffe:	4602      	mov	r2, r0
 8010000:	460b      	mov	r3, r1
 8010002:	4620      	mov	r0, r4
 8010004:	4629      	mov	r1, r5
 8010006:	e7d9      	b.n	800ffbc <__ieee754_log+0x26c>
 8010008:	4602      	mov	r2, r0
 801000a:	460b      	mov	r3, r1
 801000c:	4650      	mov	r0, sl
 801000e:	4659      	mov	r1, fp
 8010010:	f7f0 f93a 	bl	8000288 <__aeabi_dsub>
 8010014:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010018:	f7f0 faee 	bl	80005f8 <__aeabi_dmul>
 801001c:	4606      	mov	r6, r0
 801001e:	460f      	mov	r7, r1
 8010020:	2c00      	cmp	r4, #0
 8010022:	f43f af25 	beq.w	800fe70 <__ieee754_log+0x120>
 8010026:	a30a      	add	r3, pc, #40	@ (adr r3, 8010050 <__ieee754_log+0x300>)
 8010028:	e9d3 2300 	ldrd	r2, r3, [r3]
 801002c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010030:	f7f0 fae2 	bl	80005f8 <__aeabi_dmul>
 8010034:	a308      	add	r3, pc, #32	@ (adr r3, 8010058 <__ieee754_log+0x308>)
 8010036:	e9d3 2300 	ldrd	r2, r3, [r3]
 801003a:	4604      	mov	r4, r0
 801003c:	460d      	mov	r5, r1
 801003e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010042:	e729      	b.n	800fe98 <__ieee754_log+0x148>
 8010044:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 80100a0 <__ieee754_log+0x350>
 8010048:	e698      	b.n	800fd7c <__ieee754_log+0x2c>
 801004a:	bf00      	nop
 801004c:	f3af 8000 	nop.w
 8010050:	fee00000 	.word	0xfee00000
 8010054:	3fe62e42 	.word	0x3fe62e42
 8010058:	35793c76 	.word	0x35793c76
 801005c:	3dea39ef 	.word	0x3dea39ef
 8010060:	55555555 	.word	0x55555555
 8010064:	3fd55555 	.word	0x3fd55555
 8010068:	df3e5244 	.word	0xdf3e5244
 801006c:	3fc2f112 	.word	0x3fc2f112
 8010070:	96cb03de 	.word	0x96cb03de
 8010074:	3fc74664 	.word	0x3fc74664
 8010078:	94229359 	.word	0x94229359
 801007c:	3fd24924 	.word	0x3fd24924
 8010080:	55555593 	.word	0x55555593
 8010084:	3fe55555 	.word	0x3fe55555
 8010088:	d078c69f 	.word	0xd078c69f
 801008c:	3fc39a09 	.word	0x3fc39a09
 8010090:	1d8e78af 	.word	0x1d8e78af
 8010094:	3fcc71c5 	.word	0x3fcc71c5
 8010098:	9997fa04 	.word	0x9997fa04
 801009c:	3fd99999 	.word	0x3fd99999
	...
 80100a8:	c3500000 	.word	0xc3500000
 80100ac:	43500000 	.word	0x43500000
 80100b0:	7fefffff 	.word	0x7fefffff
 80100b4:	3ff00000 	.word	0x3ff00000
 80100b8:	3fe00000 	.word	0x3fe00000

080100bc <_init>:
 80100bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100be:	bf00      	nop
 80100c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100c2:	bc08      	pop	{r3}
 80100c4:	469e      	mov	lr, r3
 80100c6:	4770      	bx	lr

080100c8 <_fini>:
 80100c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100ca:	bf00      	nop
 80100cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100ce:	bc08      	pop	{r3}
 80100d0:	469e      	mov	lr, r3
 80100d2:	4770      	bx	lr
