/**
 ******************************************************************************
 * Xenia : Xbox 360 Emulator Research Project                                 *
 ******************************************************************************
 * Copyright 2026 Ben Vanik. All rights reserved.                             *
 * Released under the BSD license - see LICENSE in the root for more details. *
 ******************************************************************************
 */

#ifndef XENIA_CPU_BACKEND_A64_A64_EMITTER_H_
#define XENIA_CPU_BACKEND_A64_A64_EMITTER_H_

#include <functional>
#include <unordered_map>
#include <vector>

#include "xenia/base/arena.h"
#include "xenia/cpu/backend/code_cache_base.h"
#include "xenia/cpu/function.h"
#include "xenia/cpu/function_trace_data.h"
#include "xenia/cpu/hir/hir_builder.h"
#include "xenia/cpu/hir/instr.h"
#include "xenia/cpu/hir/value.h"
#include "xenia/cpu/xex_module.h"
#include "xenia/memory.h"

#include "third_party/xbyak_aarch64/xbyak_aarch64/xbyak_aarch64.h"

namespace xe {
namespace cpu {
class Processor;
}  // namespace cpu
}  // namespace xe

namespace xe {
namespace cpu {
class XexModule;
}  // namespace cpu
}  // namespace xe
namespace xe {
namespace cpu {
namespace backend {
namespace a64 {
using namespace arm64;
class A64Backend;
class A64CodeCache;

enum class FPCRMode : uint32_t { Unknown, Fpu, Vmx };

class A64SReg : public Xbyak_aarch64::SReg {
 public:
  A64SReg(uint32_t index) : Xbyak_aarch64::SReg(index) {}
  A64SReg(const Xbyak_aarch64::SReg& reg) : Xbyak_aarch64::SReg(reg.getIdx()) {}

  Xbyak_aarch64::SReg toS() const { return Xbyak_aarch64::SReg(getIdx()); }
  Xbyak_aarch64::DReg toD() const { return Xbyak_aarch64::DReg(getIdx()); }
  Xbyak_aarch64::QReg toQ() const { return Xbyak_aarch64::QReg(getIdx()); }
  uint32_t index() const { return getIdx(); }
};

class A64DReg : public Xbyak_aarch64::DReg {
 public:
  A64DReg(uint32_t index) : Xbyak_aarch64::DReg(index) {}
  A64DReg(const Xbyak_aarch64::DReg& reg) : Xbyak_aarch64::DReg(reg.getIdx()) {}

  Xbyak_aarch64::SReg toS() const { return Xbyak_aarch64::SReg(getIdx()); }
  Xbyak_aarch64::DReg toD() const { return Xbyak_aarch64::DReg(getIdx()); }
  Xbyak_aarch64::QReg toQ() const { return Xbyak_aarch64::QReg(getIdx()); }
  uint32_t index() const { return getIdx(); }
};

// A narrow compatibility wrapper for synced Oaknut-era vector sequence code.
// It still behaves like a Q register for ldr/str APIs, but exposes the lane
// views and helpers the older sequence files still reference.
class A64VReg : public Xbyak_aarch64::QReg {
 public:
  A64VReg(uint32_t index) : Xbyak_aarch64::QReg(index) {}
  A64VReg(const Xbyak_aarch64::QReg& reg) : Xbyak_aarch64::QReg(reg.getIdx()) {}
  A64VReg(const Xbyak_aarch64::VReg& reg) : Xbyak_aarch64::QReg(reg.getIdx()) {}

  Xbyak_aarch64::QReg toQ() const { return Xbyak_aarch64::QReg(getIdx()); }
  Xbyak_aarch64::VReg toV() const { return Xbyak_aarch64::VReg(getIdx()); }
  Xbyak_aarch64::VReg16B B16() const {
    return Xbyak_aarch64::VReg16B(getIdx());
  }
  Xbyak_aarch64::VReg8H H8() const { return Xbyak_aarch64::VReg8H(getIdx()); }
  Xbyak_aarch64::VReg4S S4() const { return Xbyak_aarch64::VReg4S(getIdx()); }
  Xbyak_aarch64::VReg2D D2() const { return Xbyak_aarch64::VReg2D(getIdx()); }
  uint32_t index() const { return getIdx(); }
};

// Unfortunately due to the design of xbyak we have to pass this to the ctor.
class XbyakA64Allocator : public Xbyak_aarch64::Allocator {
 public:
  virtual bool useProtect() const { return false; }
};

class A64Emitter;
using TailEmitCallback =
    std::function<void(A64Emitter& e, Xbyak_aarch64::Label& lbl)>;
struct TailEmitter {
  Xbyak_aarch64::Label label;
  uint32_t alignment;
  TailEmitCallback func;
};

class A64Emitter : public Xbyak_aarch64::CodeGenerator {
 public:
  using Xbyak_aarch64::CodeGenerator::b;
  using Xbyak_aarch64::CodeGenerator::cbnz;
  using Xbyak_aarch64::CodeGenerator::cbz;
  using Xbyak_aarch64::CodeGenerator::L;
  using Xbyak_aarch64::CodeGenerator::tbnz;
  using Xbyak_aarch64::CodeGenerator::tbz;

  A64Emitter(A64Backend* backend, XbyakA64Allocator* allocator);
  virtual ~A64Emitter();

  Processor* processor() const { return processor_; }
  A64Backend* backend() const { return backend_; }

  bool Emit(GuestFunction* function, hir::HIRBuilder* builder,
            uint32_t debug_info_flags, FunctionDebugInfo* debug_info,
            void** out_code_address, size_t* out_code_size,
            std::vector<SourceMapEntry>* out_source_map);

 public:
  // Reserved: sp, x19 (backend context), x20 (context), x21 (membase)
  // Scratch: x0-x18 (caller-saved), v0-v3
  // Available GPRs for register allocator: x22-x28
  static constexpr int GPR_COUNT = 7;
  // Available VEC regs: v4-v15, v16-v31
  static constexpr int VEC_COUNT = 28;
  static constexpr size_t kStashOffset = 32;

  // A value that reached codegen without a register assignment indexes the maps
  // out of bounds, which otherwise surfaces far away as an unencodable-register
  // exception. Report the culprit here, where it is still in hand.
  static uint32_t MapReg(const hir::Value* v, const uint32_t* map, int count,
                         const char* set_name);

  static void SetupReg(const hir::Value* v, Xbyak_aarch64::WReg& r) {
    r = Xbyak_aarch64::WReg(MapReg(v, gpr_reg_map_, GPR_COUNT, "gpr"));
  }
  static void SetupReg(const hir::Value* v, Xbyak_aarch64::XReg& r) {
    r = Xbyak_aarch64::XReg(MapReg(v, gpr_reg_map_, GPR_COUNT, "gpr"));
  }
  static void SetupReg(const hir::Value* v, Xbyak_aarch64::SReg& r) {
    r = Xbyak_aarch64::SReg(MapReg(v, vec_reg_map_, VEC_COUNT, "vec"));
  }
  static void SetupReg(const hir::Value* v, A64SReg& r) {
    auto idx = vec_reg_map_[v->reg.index];
    r = A64SReg(idx);
  }
  static void SetupReg(const hir::Value* v, Xbyak_aarch64::DReg& r) {
    r = Xbyak_aarch64::DReg(MapReg(v, vec_reg_map_, VEC_COUNT, "vec"));
  }
  static void SetupReg(const hir::Value* v, A64DReg& r) {
    auto idx = vec_reg_map_[v->reg.index];
    r = A64DReg(idx);
  }
  static void SetupReg(const hir::Value* v, Xbyak_aarch64::QReg& r) {
    r = Xbyak_aarch64::QReg(MapReg(v, vec_reg_map_, VEC_COUNT, "vec"));
  }
  static void SetupReg(const hir::Value* v, A64VReg& r) {
    auto idx = vec_reg_map_[v->reg.index];
    r = A64VReg(idx);
  }
  static void SetupReg(const hir::Value* v, Xbyak_aarch64::VReg& r) {
    r = Xbyak_aarch64::VReg(MapReg(v, vec_reg_map_, VEC_COUNT, "vec"));
  }

  Xbyak_aarch64::Label& epilog_label() { return *epilog_label_; }

  FunctionDebugInfo* debug_info() const { return debug_info_; }
  size_t stack_size() const { return stack_size_; }

  void MarkSourceOffset(const hir::Instr* i);

  void DebugBreak();
  void Trap(uint16_t trap_type = 0);
  void b(const Xbyak_aarch64::Cond cond, const Xbyak_aarch64::Label& label);
  void cbz(const Xbyak_aarch64::WReg& rt, const Xbyak_aarch64::Label& label);
  void cbz(const Xbyak_aarch64::XReg& rt, const Xbyak_aarch64::Label& label);
  void cbnz(const Xbyak_aarch64::WReg& rt, const Xbyak_aarch64::Label& label);
  void cbnz(const Xbyak_aarch64::XReg& rt, const Xbyak_aarch64::Label& label);
  void tbz(const Xbyak_aarch64::WReg& rt, uint32_t imm,
           const Xbyak_aarch64::Label& label);
  void tbz(const Xbyak_aarch64::XReg& rt, uint32_t imm,
           const Xbyak_aarch64::Label& label);
  void tbnz(const Xbyak_aarch64::WReg& rt, uint32_t imm,
            const Xbyak_aarch64::Label& label);
  void tbnz(const Xbyak_aarch64::XReg& rt, uint32_t imm,
            const Xbyak_aarch64::Label& label);
  void UnimplementedInstr(const hir::Instr* i);
  static void HandleStackpointOverflowError(ppc::PPCContext* context);

  void Call(const hir::Instr* instr, GuestFunction* function);
  void CallIndirect(const hir::Instr* instr, int reg_index);
  void CallExtern(const hir::Instr* instr, const Function* function);
  bool TryInlinePPCGprLrSaveRestore(const hir::Instr* instr,
                                    const GuestFunction* function);
  void TailCallGuestAddressInW16();
  void CallNative(void* fn);
  void CallNativeSafe(void* fn);
  // Calls a RESERVED_LOAD/STORE reservation helper. On FEAT_LSE hosts `fn` is a
  // hand-emitted GPR-only leaf thunk (a64_backend.cc) reached by a plain BLR —
  // the register allocator keeps no live guest state in scratch GPRs/x30 and
  // the thunk touches no vector regs, so the heavy GuestToHostThunk save path
  // is unnecessary. Without FEAT_LSE `fn` is the portable C helper and this
  // falls back to CallNativeSafe. The same FEAT_LSE check selects `fn` in
  // A64Backend::Initialize, so helper and call mechanism always match.
  void CallReservationHelper(void* fn);
  void SetReturnAddress(uint64_t value);

  // Backend context register = x19.
  // Points to A64BackendContext (immediately before PPCContext in memory).
  const Xbyak_aarch64::XReg& GetBackendCtxReg() const { return x19; }
  // Context register = x20.
  const Xbyak_aarch64::XReg& GetContextReg() const { return x20; }
  // Memory base register = x21.
  const Xbyak_aarch64::XReg& GetMembaseReg() const { return x21; }

  void ReloadMembase();
  void PushStackpoint();
  void PopStackpoint();
  void EnsureSynchronizedGuestAndHostStack();

  void ForgetFpcrMode() {
    if (fpcr_mode_ == FPCRMode::Vmx) {
      ChangeFpcrMode(FPCRMode::Fpu);
    }
    fpcr_mode_ = FPCRMode::Unknown;
  }
  bool ChangeFpcrMode(FPCRMode new_mode, bool already_set = false);
  bool IsFeatureEnabled(uint64_t feature_flag) const {
    return (feature_flags_ & feature_flag) == feature_flag;
  }

  XexModule* GuestModule() { return guest_module_; }

  Xbyak_aarch64::Label& AddToTail(TailEmitCallback callback,
                                  uint32_t alignment = 0);
  // Get or create a xbyak_aarch64 label for a HIR label ID.
  Xbyak_aarch64::Label& GetLabel(uint32_t label_id);
  Xbyak_aarch64::Label& NewCachedLabel();
  void LoadConstantV(const Xbyak_aarch64::QReg& reg, float value);
  void LoadConstantV(const Xbyak_aarch64::QReg& reg, double value);
  void LoadConstantV(const Xbyak_aarch64::QReg& reg, const vec128_t& value,
                     int gpr_scratch_idx = 0);
  void LoadConstantV(const Xbyak_aarch64::VReg& reg, const vec128_t& value,
                     int gpr_scratch_idx = 0);

 protected:
  void* Emplace(const EmitFunctionInfo& func_info,
                GuestFunction* function = nullptr);
  // Drops the code buffer, tail entries and both label pools. Both the success
  // path and a failed compile must run it, or stale labels carry over.
  void ResetPerFunctionState();
  bool Emit(hir::HIRBuilder* builder, EmitFunctionInfo& func_info);

#if XE_PLATFORM_IOS && XE_ARCH_ARM64
  void EmitTitleStopPollIOS();
#endif  // XE_PLATFORM_IOS && XE_ARCH_ARM64

 protected:
  Processor* processor_ = nullptr;
  A64Backend* backend_ = nullptr;
  A64CodeCache* code_cache_ = nullptr;
  XbyakA64Allocator* allocator_ = nullptr;
  XexModule* guest_module_ = nullptr;
  uint64_t feature_flags_ = 0;
  uint32_t current_guest_function_ = 0;

  Xbyak_aarch64::Label* epilog_label_ = nullptr;

  hir::Instr* current_instr_ = nullptr;

  FunctionDebugInfo* debug_info_ = nullptr;
  uint32_t debug_info_flags_ = 0;
  FunctionTraceData* trace_data_ = nullptr;
  Arena source_map_arena_;

  size_t stack_size_ = 0;

  static const uint32_t gpr_reg_map_[GPR_COUNT];
  static const uint32_t vec_reg_map_[VEC_COUNT];

  std::vector<TailEmitter> tail_code_;
  std::vector<Xbyak_aarch64::Label*> label_cache_;

  // Map from HIR label IDs to xbyak_aarch64 Labels.
  std::unordered_map<uint32_t, Xbyak_aarch64::Label*> label_map_;

  FPCRMode fpcr_mode_ = FPCRMode::Unknown;
  bool synchronize_stack_on_next_instruction_ = false;
};

}  // namespace a64
}  // namespace backend
}  // namespace cpu
}  // namespace xe

#endif  // XENIA_CPU_BACKEND_A64_A64_EMITTER_H_
