// Seed: 1000519769
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    input wor id_4,
    output wire id_5,
    input tri id_6,
    output supply1 id_7,
    output uwire id_8,
    output tri0 id_9,
    output supply1 id_10,
    output wor id_11,
    output wire id_12,
    input tri0 id_13,
    input wire id_14,
    input tri0 id_15
);
  wire id_17;
  assign module_1.type_2 = 0;
  supply1 id_18 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2
);
  supply1 id_4 = 1;
  assign id_4 = 1;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
