<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY_primer25k\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY_primer25k\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY_primer25k\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 11 12:04:09 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22968</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12178</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>556</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>12</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">37.780(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>102.148(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.611(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1880.091</td>
<td>446</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-60.084</td>
<td>18</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.469</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.005</td>
<td>26.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.462</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.026</td>
<td>26.379</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.460</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>26.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.419</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>26.358</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.406</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>usb/data_out_20_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>26.089</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.406</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>usb/data_out_21_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>26.089</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.406</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>usb/data_out_22_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>26.089</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.406</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>usb/data_out_23_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>26.089</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.375</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>26.288</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.371</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>26.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.344</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>flashController/data_out_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>26.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.283</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.023</td>
<td>26.196</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.278</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.030</td>
<td>26.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.256</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.017</td>
<td>26.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.253</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>26.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.244</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>26.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.236</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>26.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.179</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.018</td>
<td>26.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.174</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>flashController/flash_data_in_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>25.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.168</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>flashController/flash_data_in_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>25.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.058</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.032</td>
<td>25.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.031</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>25.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.988</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>flashController/data_out_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>25.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.985</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>flashController/data_out_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>25.663</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.979</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>flashController/data_out_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.019</td>
<td>25.896</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.350</td>
<td>1.321</td>
</tr>
<tr>
<td>2</td>
<td>0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.350</td>
<td>1.321</td>
</tr>
<tr>
<td>3</td>
<td>0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dpi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.351</td>
<td>1.323</td>
</tr>
<tr>
<td>4</td>
<td>0.013</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.344</td>
<td>1.322</td>
</tr>
<tr>
<td>5</td>
<td>0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.326</td>
<td>1.307</td>
</tr>
<tr>
<td>6</td>
<td>0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_14_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.326</td>
<td>1.307</td>
</tr>
<tr>
<td>7</td>
<td>0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_15_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.326</td>
<td>1.307</td>
</tr>
<tr>
<td>8</td>
<td>0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_16_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.326</td>
<td>1.307</td>
</tr>
<tr>
<td>9</td>
<td>0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_17_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.326</td>
<td>1.307</td>
</tr>
<tr>
<td>10</td>
<td>0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_18_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.326</td>
<td>1.307</td>
</tr>
<tr>
<td>11</td>
<td>0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmid_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.297</td>
</tr>
<tr>
<td>12</td>
<td>0.016</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_7_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.327</td>
</tr>
<tr>
<td>13</td>
<td>0.016</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_8_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.327</td>
</tr>
<tr>
<td>14</td>
<td>0.016</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_9_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.327</td>
</tr>
<tr>
<td>15</td>
<td>0.016</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_10_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.327</td>
</tr>
<tr>
<td>16</td>
<td>0.016</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_11_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.327</td>
</tr>
<tr>
<td>17</td>
<td>0.016</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_12_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.327</td>
</tr>
<tr>
<td>18</td>
<td>0.017</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdy_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.324</td>
</tr>
<tr>
<td>19</td>
<td>0.017</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.302</td>
</tr>
<tr>
<td>20</td>
<td>0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_7_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.307</td>
</tr>
<tr>
<td>21</td>
<td>0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_8_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.307</td>
</tr>
<tr>
<td>22</td>
<td>0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_9_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.307</td>
</tr>
<tr>
<td>23</td>
<td>0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_10_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.307</td>
</tr>
<tr>
<td>24</td>
<td>0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_11_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.307</td>
</tr>
<tr>
<td>25</td>
<td>0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_12_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.307</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.698</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.044</td>
<td>4.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.692</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.044</td>
<td>4.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.657</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.044</td>
<td>4.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.700</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.044</td>
<td>4.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.694</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.044</td>
<td>4.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.659</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.044</td>
<td>4.514</td>
</tr>
<tr>
<td>7</td>
<td>1.319</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.285</td>
<td>2.917</td>
</tr>
<tr>
<td>8</td>
<td>1.319</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.285</td>
<td>2.917</td>
</tr>
<tr>
<td>9</td>
<td>1.319</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.285</td>
<td>2.917</td>
</tr>
<tr>
<td>10</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.340</td>
<td>2.971</td>
</tr>
<tr>
<td>11</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.340</td>
<td>2.971</td>
</tr>
<tr>
<td>12</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.340</td>
<td>2.971</td>
</tr>
<tr>
<td>13</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.340</td>
<td>2.971</td>
</tr>
<tr>
<td>14</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.335</td>
<td>2.965</td>
</tr>
<tr>
<td>15</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.335</td>
<td>2.965</td>
</tr>
<tr>
<td>16</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.335</td>
<td>2.965</td>
</tr>
<tr>
<td>17</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.335</td>
<td>2.965</td>
</tr>
<tr>
<td>18</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.335</td>
<td>2.965</td>
</tr>
<tr>
<td>19</td>
<td>1.320</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.335</td>
<td>2.965</td>
</tr>
<tr>
<td>20</td>
<td>1.323</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s4/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>2.933</td>
</tr>
<tr>
<td>21</td>
<td>1.323</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>2.933</td>
</tr>
<tr>
<td>22</td>
<td>1.324</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.291</td>
<td>2.918</td>
</tr>
<tr>
<td>23</td>
<td>15.288</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.044</td>
<td>4.514</td>
</tr>
<tr>
<td>24</td>
<td>15.290</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>4.550</td>
</tr>
<tr>
<td>25</td>
<td>15.299</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>4.555</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.010</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.327</td>
<td>1.299</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.010</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.332</td>
<td>1.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.007</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s1/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.324</td>
<td>1.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.321</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.344</td>
<td>1.319</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.316</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.316</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.339</td>
<td>1.314</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.006</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.339</td>
<td>1.314</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.001</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/cond_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.308</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.000</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.324</td>
<td>1.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.000</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.324</td>
<td>1.305</td>
</tr>
<tr>
<td>13</td>
<td>0.003</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.308</td>
<td>1.293</td>
</tr>
<tr>
<td>14</td>
<td>0.003</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.297</td>
</tr>
<tr>
<td>15</td>
<td>0.003</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.297</td>
</tr>
<tr>
<td>16</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.325</td>
</tr>
<tr>
<td>17</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.325</td>
</tr>
<tr>
<td>18</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.325</td>
</tr>
<tr>
<td>19</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.325</td>
</tr>
<tr>
<td>20</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s4/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.317</td>
<td>1.303</td>
</tr>
<tr>
<td>21</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.317</td>
<td>1.303</td>
</tr>
<tr>
<td>22</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.336</td>
<td>1.322</td>
</tr>
<tr>
<td>23</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.336</td>
<td>1.322</td>
</tr>
<tr>
<td>24</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.336</td>
<td>1.322</td>
</tr>
<tr>
<td>25</td>
<td>0.004</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.336</td>
<td>1.322</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0</td>
</tr>
<tr>
<td>4</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
<tr>
<td>6</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
<tr>
<td>7</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
<tr>
<td>8</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.536</td>
<td>0.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>bu/n189_s1/I3</td>
</tr>
<tr>
<td>24.799</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" background: #97FFFF;">bu/n189_s1/F</td>
</tr>
<tr>
<td>24.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>bu/n189_s0/I0</td>
</tr>
<tr>
<td>24.935</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" background: #97FFFF;">bu/n189_s0/O</td>
</tr>
<tr>
<td>25.453</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C41[2][A]</td>
<td>bu/data_read_18_s2/I1</td>
</tr>
<tr>
<td>25.715</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C41[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s2/F</td>
</tr>
<tr>
<td>26.205</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td>bu/data_read_18_s0/I1</td>
</tr>
<tr>
<td>26.666</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s0/F</td>
</tr>
<tr>
<td>28.774</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][A]</td>
<td>bu/data_read_18_s/I2</td>
</tr>
<tr>
<td>29.036</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s/F</td>
</tr>
<tr>
<td>29.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/CLK</td>
</tr>
<tr>
<td>22.568</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.302, 27.651%; route: 18.725, 70.901%; tC2Q: 0.382, 1.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.541</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>bu/n184_s1/I3</td>
</tr>
<tr>
<td>25.068</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" background: #97FFFF;">bu/n184_s1/F</td>
</tr>
<tr>
<td>25.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>bu/n184_s0/I0</td>
</tr>
<tr>
<td>25.204</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" background: #97FFFF;">bu/n184_s0/O</td>
</tr>
<tr>
<td>25.824</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td>bu/data_read_23_s2/I1</td>
</tr>
<tr>
<td>26.285</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s2/F</td>
</tr>
<tr>
<td>26.668</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td>bu/data_read_23_s0/I1</td>
</tr>
<tr>
<td>27.129</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s0/F</td>
</tr>
<tr>
<td>28.715</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>bu/data_read_23_s/I2</td>
</tr>
<tr>
<td>29.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s/F</td>
</tr>
<tr>
<td>29.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>22.543</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.792, 29.541%; route: 18.204, 69.009%; tC2Q: 0.382, 1.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>25.106</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>bu/n182_s1/I3</td>
</tr>
<tr>
<td>25.633</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td style=" background: #97FFFF;">bu/n182_s1/F</td>
</tr>
<tr>
<td>25.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>bu/n182_s0/I0</td>
</tr>
<tr>
<td>25.769</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td style=" background: #97FFFF;">bu/n182_s0/O</td>
</tr>
<tr>
<td>26.151</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td>bu/data_read_25_s2/I1</td>
</tr>
<tr>
<td>26.678</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s2/F</td>
</tr>
<tr>
<td>27.060</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C39[0][B]</td>
<td>bu/data_read_25_s0/I1</td>
</tr>
<tr>
<td>27.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C39[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s0/F</td>
</tr>
<tr>
<td>28.499</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>bu/data_read_25_s/I2</td>
</tr>
<tr>
<td>29.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s/F</td>
</tr>
<tr>
<td>29.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/CLK</td>
</tr>
<tr>
<td>22.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.139, 30.842%; route: 17.868, 67.709%; tC2Q: 0.382, 1.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.633</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/I1</td>
</tr>
<tr>
<td>15.125</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.175</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.275</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.325</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.375</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/SUM</td>
</tr>
<tr>
<td>17.049</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td>cpu_1/n2181_s19/I3</td>
</tr>
<tr>
<td>17.339</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2181_s19/F</td>
</tr>
<tr>
<td>17.344</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>cpu_1/n2181_s14/I1</td>
</tr>
<tr>
<td>17.759</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2181_s14/F</td>
</tr>
<tr>
<td>17.916</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>cpu_1/n2181_s8/I3</td>
</tr>
<tr>
<td>18.438</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2181_s8/F</td>
</tr>
<tr>
<td>18.788</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>bu/btn_ren_Z_s7/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s7/F</td>
</tr>
<tr>
<td>20.128</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>bu/btn_ren_Z_s2/I3</td>
</tr>
<tr>
<td>20.418</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s2/F</td>
</tr>
<tr>
<td>21.626</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[2][B]</td>
<td>bu/n97_s10/I1</td>
</tr>
<tr>
<td>21.889</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.026</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[2][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>22.289</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R34C38[2][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>bu/n415_s4/I0</td>
</tr>
<tr>
<td>22.938</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s4/F</td>
</tr>
<tr>
<td>23.075</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>bu/n415_s1/I1</td>
</tr>
<tr>
<td>23.338</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">bu/n415_s1/F</td>
</tr>
<tr>
<td>24.381</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>bu/n206_s1/I2</td>
</tr>
<tr>
<td>24.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td style=" background: #97FFFF;">bu/n206_s1/F</td>
</tr>
<tr>
<td>24.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>bu/n206_s0/I0</td>
</tr>
<tr>
<td>24.979</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td style=" background: #97FFFF;">bu/n206_s0/O</td>
</tr>
<tr>
<td>25.361</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[0][A]</td>
<td>bu/data_read_1_s2/I1</td>
</tr>
<tr>
<td>25.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C40[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s2/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[3][A]</td>
<td>bu/data_read_1_s0/I1</td>
</tr>
<tr>
<td>26.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C40[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s0/F</td>
</tr>
<tr>
<td>28.458</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>bu/data_read_1_s/I2</td>
</tr>
<tr>
<td>28.984</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s/F</td>
</tr>
<tr>
<td>28.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/CLK</td>
</tr>
<tr>
<td>22.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.985, 30.295%; route: 17.990, 68.254%; tC2Q: 0.382, 1.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>cpu_1/n2275_s3/I1</td>
</tr>
<tr>
<td>9.236</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2275_s3/F</td>
</tr>
<tr>
<td>9.776</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>cpu_1/ALUInB_1_s2/I1</td>
</tr>
<tr>
<td>10.156</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>84</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>13.624</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/n61_s2/I2</td>
</tr>
<tr>
<td>14.086</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s2/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td>cpu_1/data_addr_Z_11_s35/I3</td>
</tr>
<tr>
<td>15.028</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s35/F</td>
</tr>
<tr>
<td>15.033</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>cpu_1/data_addr_Z_11_s34/I0</td>
</tr>
<tr>
<td>15.531</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s34/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu_1/data_addr_Z_11_s28/I1</td>
</tr>
<tr>
<td>16.683</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s28/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>cpu_1/data_addr_Z_11_s19/I2</td>
</tr>
<tr>
<td>17.212</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s19/F</td>
</tr>
<tr>
<td>18.103</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>bu/data_read_24_s18/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s18/F</td>
</tr>
<tr>
<td>19.827</td>
<td>1.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>20.089</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>22.016</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>usb/n784_s10/I2</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s10/F</td>
</tr>
<tr>
<td>22.759</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>usb/n784_s7/I0</td>
</tr>
<tr>
<td>23.257</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td style=" background: #97FFFF;">usb/n784_s7/F</td>
</tr>
<tr>
<td>23.439</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>usb/n784_s4/I3</td>
</tr>
<tr>
<td>23.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C38[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>24.121</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>usb/n784_s9/I1</td>
</tr>
<tr>
<td>24.647</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb/n784_s9/F</td>
</tr>
<tr>
<td>26.157</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>usb/data_out_9_s3/I1</td>
</tr>
<tr>
<td>26.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R29C60[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>28.716</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][A]</td>
<td style=" font-weight:bold;">usb/data_out_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][A]</td>
<td>usb/data_out_20_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C60[2][A]</td>
<td>usb/data_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.927, 26.553%; route: 18.779, 71.981%; tC2Q: 0.382, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>cpu_1/n2275_s3/I1</td>
</tr>
<tr>
<td>9.236</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2275_s3/F</td>
</tr>
<tr>
<td>9.776</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>cpu_1/ALUInB_1_s2/I1</td>
</tr>
<tr>
<td>10.156</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>84</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>13.624</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/n61_s2/I2</td>
</tr>
<tr>
<td>14.086</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s2/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td>cpu_1/data_addr_Z_11_s35/I3</td>
</tr>
<tr>
<td>15.028</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s35/F</td>
</tr>
<tr>
<td>15.033</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>cpu_1/data_addr_Z_11_s34/I0</td>
</tr>
<tr>
<td>15.531</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s34/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu_1/data_addr_Z_11_s28/I1</td>
</tr>
<tr>
<td>16.683</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s28/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>cpu_1/data_addr_Z_11_s19/I2</td>
</tr>
<tr>
<td>17.212</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s19/F</td>
</tr>
<tr>
<td>18.103</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>bu/data_read_24_s18/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s18/F</td>
</tr>
<tr>
<td>19.827</td>
<td>1.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>20.089</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>22.016</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>usb/n784_s10/I2</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s10/F</td>
</tr>
<tr>
<td>22.759</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>usb/n784_s7/I0</td>
</tr>
<tr>
<td>23.257</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td style=" background: #97FFFF;">usb/n784_s7/F</td>
</tr>
<tr>
<td>23.439</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>usb/n784_s4/I3</td>
</tr>
<tr>
<td>23.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C38[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>24.121</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>usb/n784_s9/I1</td>
</tr>
<tr>
<td>24.647</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb/n784_s9/F</td>
</tr>
<tr>
<td>26.157</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>usb/data_out_9_s3/I1</td>
</tr>
<tr>
<td>26.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R29C60[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>28.716</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td style=" font-weight:bold;">usb/data_out_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>usb/data_out_21_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>usb/data_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.927, 26.553%; route: 18.779, 71.981%; tC2Q: 0.382, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>cpu_1/n2275_s3/I1</td>
</tr>
<tr>
<td>9.236</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2275_s3/F</td>
</tr>
<tr>
<td>9.776</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>cpu_1/ALUInB_1_s2/I1</td>
</tr>
<tr>
<td>10.156</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>84</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>13.624</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/n61_s2/I2</td>
</tr>
<tr>
<td>14.086</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s2/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td>cpu_1/data_addr_Z_11_s35/I3</td>
</tr>
<tr>
<td>15.028</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s35/F</td>
</tr>
<tr>
<td>15.033</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>cpu_1/data_addr_Z_11_s34/I0</td>
</tr>
<tr>
<td>15.531</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s34/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu_1/data_addr_Z_11_s28/I1</td>
</tr>
<tr>
<td>16.683</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s28/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>cpu_1/data_addr_Z_11_s19/I2</td>
</tr>
<tr>
<td>17.212</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s19/F</td>
</tr>
<tr>
<td>18.103</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>bu/data_read_24_s18/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s18/F</td>
</tr>
<tr>
<td>19.827</td>
<td>1.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>20.089</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>22.016</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>usb/n784_s10/I2</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s10/F</td>
</tr>
<tr>
<td>22.759</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>usb/n784_s7/I0</td>
</tr>
<tr>
<td>23.257</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td style=" background: #97FFFF;">usb/n784_s7/F</td>
</tr>
<tr>
<td>23.439</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>usb/n784_s4/I3</td>
</tr>
<tr>
<td>23.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C38[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>24.121</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>usb/n784_s9/I1</td>
</tr>
<tr>
<td>24.647</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb/n784_s9/F</td>
</tr>
<tr>
<td>26.157</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>usb/data_out_9_s3/I1</td>
</tr>
<tr>
<td>26.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R29C60[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>28.716</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][A]</td>
<td style=" font-weight:bold;">usb/data_out_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][A]</td>
<td>usb/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C60[0][A]</td>
<td>usb/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.927, 26.553%; route: 18.779, 71.981%; tC2Q: 0.382, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>cpu_1/n2275_s3/I1</td>
</tr>
<tr>
<td>9.236</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2275_s3/F</td>
</tr>
<tr>
<td>9.776</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>cpu_1/ALUInB_1_s2/I1</td>
</tr>
<tr>
<td>10.156</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>84</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>13.624</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/n61_s2/I2</td>
</tr>
<tr>
<td>14.086</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s2/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td>cpu_1/data_addr_Z_11_s35/I3</td>
</tr>
<tr>
<td>15.028</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s35/F</td>
</tr>
<tr>
<td>15.033</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>cpu_1/data_addr_Z_11_s34/I0</td>
</tr>
<tr>
<td>15.531</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s34/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu_1/data_addr_Z_11_s28/I1</td>
</tr>
<tr>
<td>16.683</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s28/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>cpu_1/data_addr_Z_11_s19/I2</td>
</tr>
<tr>
<td>17.212</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_11_s19/F</td>
</tr>
<tr>
<td>18.103</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>bu/data_read_24_s18/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s18/F</td>
</tr>
<tr>
<td>19.827</td>
<td>1.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>20.089</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>22.016</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>usb/n784_s10/I2</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s10/F</td>
</tr>
<tr>
<td>22.759</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>usb/n784_s7/I0</td>
</tr>
<tr>
<td>23.257</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td style=" background: #97FFFF;">usb/n784_s7/F</td>
</tr>
<tr>
<td>23.439</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>usb/n784_s4/I3</td>
</tr>
<tr>
<td>23.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C38[2][B]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>24.121</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>usb/n784_s9/I1</td>
</tr>
<tr>
<td>24.647</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb/n784_s9/F</td>
</tr>
<tr>
<td>26.157</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>usb/data_out_9_s3/I1</td>
</tr>
<tr>
<td>26.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R29C60[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>28.716</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td style=" font-weight:bold;">usb/data_out_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>usb/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>usb/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.927, 26.553%; route: 18.779, 71.981%; tC2Q: 0.382, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.633</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/I1</td>
</tr>
<tr>
<td>15.125</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.175</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.419</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>16.718</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>cpu_1/n2187_s21/I1</td>
</tr>
<tr>
<td>17.008</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2187_s21/F</td>
</tr>
<tr>
<td>17.334</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>cpu_1/n2187_s20/I1</td>
</tr>
<tr>
<td>17.860</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2187_s20/F</td>
</tr>
<tr>
<td>17.863</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>cpu_1/n2187_s17/I3</td>
</tr>
<tr>
<td>18.389</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2187_s17/F</td>
</tr>
<tr>
<td>18.391</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>cpu_1/n2187_s14/I3</td>
</tr>
<tr>
<td>18.908</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2187_s14/F</td>
</tr>
<tr>
<td>18.910</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>cpu_1/n2187_s9/I3</td>
</tr>
<tr>
<td>19.173</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2187_s9/F</td>
</tr>
<tr>
<td>19.175</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>cpu_1/n2187_s4/I2</td>
</tr>
<tr>
<td>19.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2187_s4/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>bu/n97_s17/I0</td>
</tr>
<tr>
<td>20.304</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s17/F</td>
</tr>
<tr>
<td>21.423</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>mem/saved_data_addr_c_0_s3/I2</td>
</tr>
<tr>
<td>21.838</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_c_0_s3/F</td>
</tr>
<tr>
<td>22.713</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>bu/data_read_24_s21/I3</td>
</tr>
<tr>
<td>22.975</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s21/F</td>
</tr>
<tr>
<td>22.978</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][B]</td>
<td>bu/data_read_24_s4/I0</td>
</tr>
<tr>
<td>23.240</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>23.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[2][B]</td>
<td>bu/data_read_24_s0/I1</td>
</tr>
<tr>
<td>23.759</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R34C34[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s0/F</td>
</tr>
<tr>
<td>27.309</td>
<td>3.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>bu/data_read_26_s1/I3</td>
</tr>
<tr>
<td>27.825</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s1/F</td>
</tr>
<tr>
<td>28.388</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>bu/data_read_26_s/I3</td>
</tr>
<tr>
<td>28.914</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s/F</td>
</tr>
<tr>
<td>28.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/CLK</td>
</tr>
<tr>
<td>22.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.999, 30.428%; route: 17.906, 68.117%; tC2Q: 0.382, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>25.299</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td>bu/n193_s1/I3</td>
</tr>
<tr>
<td>25.815</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td style=" background: #97FFFF;">bu/n193_s1/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td>bu/n193_s0/I0</td>
</tr>
<tr>
<td>25.951</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td style=" background: #97FFFF;">bu/n193_s0/O</td>
</tr>
<tr>
<td>26.144</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][A]</td>
<td>bu/data_read_14_s2/I1</td>
</tr>
<tr>
<td>26.605</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s2/F</td>
</tr>
<tr>
<td>26.988</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td>bu/data_read_14_s0/I1</td>
</tr>
<tr>
<td>27.504</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s0/F</td>
</tr>
<tr>
<td>28.393</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>bu/data_read_14_s/I2</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.074, 30.707%; route: 17.836, 67.838%; tC2Q: 0.382, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.493</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>bu/n415_s9/I0</td>
</tr>
<tr>
<td>22.009</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n415_s9/F</td>
</tr>
<tr>
<td>22.204</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[0][A]</td>
<td>bu/n220_s5/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>23.979</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td>flashController/n7_s4/I1</td>
</tr>
<tr>
<td>24.394</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.396</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>24.923</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R34C47[2][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>25.694</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[2][A]</td>
<td>flashController/n7_s0/I1</td>
</tr>
<tr>
<td>26.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R36C49[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s0/F</td>
</tr>
<tr>
<td>28.649</td>
<td>2.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td>flashController/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>22.305</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C45[0][A]</td>
<td>flashController/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.869, 26.395%; route: 18.771, 72.135%; tC2Q: 0.382, 1.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C42[1][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>4.269</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>4.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>4.882</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>4.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>4.932</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>4.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>4.982</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>4.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.032</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>5.821</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>cpu_1/ALUInA_3_s6/I2</td>
</tr>
<tr>
<td>6.337</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s6/F</td>
</tr>
<tr>
<td>7.812</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>cpu_1/ALUInA_19_s2/I2</td>
</tr>
<tr>
<td>8.328</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s2/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td>cpu_1/ALUInA_19_s1/I1</td>
</tr>
<tr>
<td>8.593</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s1/F</td>
</tr>
<tr>
<td>9.602</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu_1/ALUInA_19_s0/I0</td>
</tr>
<tr>
<td>10.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s0/F</td>
</tr>
<tr>
<td>12.866</td>
<td>2.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>cpu_1/cpu_alu/n52_s4/I2</td>
</tr>
<tr>
<td>13.128</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C29[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n52_s4/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu_1/cpu_alu/n50_s2/I0</td>
</tr>
<tr>
<td>13.649</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n50_s2/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>cpu_1/data_addr_Z_9_s40/I3</td>
</tr>
<tr>
<td>14.651</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s40/F</td>
</tr>
<tr>
<td>14.656</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>cpu_1/data_addr_Z_1_s19/I3</td>
</tr>
<tr>
<td>14.918</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>15.076</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_1_s8/I3</td>
</tr>
<tr>
<td>15.602</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s8/F</td>
</tr>
<tr>
<td>15.762</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>cpu_1/data_addr_Z_1_s1/I0</td>
</tr>
<tr>
<td>16.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s1/F</td>
</tr>
<tr>
<td>18.372</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[3][A]</td>
<td>cpu_1/data_addr_Z_1_s/I1</td>
</tr>
<tr>
<td>18.787</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R9C43[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>19.946</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>flashController/n575_s5/I2</td>
</tr>
<tr>
<td>20.472</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">flashController/n575_s5/F</td>
</tr>
<tr>
<td>22.178</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>flashController/n575_s3/I2</td>
</tr>
<tr>
<td>22.694</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s3/F</td>
</tr>
<tr>
<td>23.203</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>bu/n296_s7/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">bu/n296_s7/F</td>
</tr>
<tr>
<td>25.204</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>bu/n296_s5/I1</td>
</tr>
<tr>
<td>25.467</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n296_s5/F</td>
</tr>
<tr>
<td>26.442</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td>bu/n296_s3/S0</td>
</tr>
<tr>
<td>26.694</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td style=" background: #97FFFF;">bu/n296_s3/O</td>
</tr>
<tr>
<td>28.316</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>bu/data_read_24_s/I1</td>
</tr>
<tr>
<td>28.842</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s/F</td>
</tr>
<tr>
<td>28.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/CLK</td>
</tr>
<tr>
<td>22.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.034, 30.668%; route: 17.780, 67.872%; tC2Q: 0.382, 1.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.631</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[2][A]</td>
<td>bu/n185_s1/I3</td>
</tr>
<tr>
<td>25.158</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C44[2][A]</td>
<td style=" background: #97FFFF;">bu/n185_s1/F</td>
</tr>
<tr>
<td>25.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[2][A]</td>
<td>bu/n185_s0/I0</td>
</tr>
<tr>
<td>25.294</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C44[2][A]</td>
<td style=" background: #97FFFF;">bu/n185_s0/O</td>
</tr>
<tr>
<td>25.486</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[1][A]</td>
<td>bu/data_read_22_s2/I1</td>
</tr>
<tr>
<td>25.948</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C44[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_22_s2/F</td>
</tr>
<tr>
<td>26.558</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>bu/data_read_22_s0/I1</td>
</tr>
<tr>
<td>27.074</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_22_s0/F</td>
</tr>
<tr>
<td>28.548</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>bu/data_read_22_s/I2</td>
</tr>
<tr>
<td>28.810</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_22_s/F</td>
</tr>
<tr>
<td>28.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_22_s0/CLK</td>
</tr>
<tr>
<td>22.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.820, 29.866%; route: 17.981, 68.673%; tC2Q: 0.382, 1.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.666</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][A]</td>
<td>bu/n194_s1/I3</td>
</tr>
<tr>
<td>25.193</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][A]</td>
<td style=" background: #97FFFF;">bu/n194_s1/F</td>
</tr>
<tr>
<td>25.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][A]</td>
<td>bu/n194_s0/I0</td>
</tr>
<tr>
<td>25.329</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][A]</td>
<td style=" background: #97FFFF;">bu/n194_s0/O</td>
</tr>
<tr>
<td>26.524</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C41[0][A]</td>
<td>bu/data_read_13_s2/I1</td>
</tr>
<tr>
<td>27.040</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C41[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s2/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td>bu/data_read_13_s0/I1</td>
</tr>
<tr>
<td>27.488</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s0/F</td>
</tr>
<tr>
<td>28.573</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>bu/data_read_13_s/I2</td>
</tr>
<tr>
<td>28.835</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s/F</td>
</tr>
<tr>
<td>28.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/CLK</td>
</tr>
<tr>
<td>22.579</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.649, 29.184%; route: 18.178, 69.357%; tC2Q: 0.382, 1.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.409</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>bu/n197_s1/I3</td>
</tr>
<tr>
<td>24.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" background: #97FFFF;">bu/n197_s1/F</td>
</tr>
<tr>
<td>24.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>bu/n197_s0/I0</td>
</tr>
<tr>
<td>25.071</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" background: #97FFFF;">bu/n197_s0/O</td>
</tr>
<tr>
<td>25.264</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[3][A]</td>
<td>bu/data_read_10_s3/I1</td>
</tr>
<tr>
<td>25.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C43[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s3/F</td>
</tr>
<tr>
<td>27.103</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>bu/data_read_10_s0/I1</td>
</tr>
<tr>
<td>27.365</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s0/F</td>
</tr>
<tr>
<td>28.529</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>bu/data_read_10_s/I1</td>
</tr>
<tr>
<td>28.791</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s/F</td>
</tr>
<tr>
<td>28.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_10_s0/CLK</td>
</tr>
<tr>
<td>22.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 29.056%; route: 18.180, 69.482%; tC2Q: 0.382, 1.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.199</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[2][A]</td>
<td>bu/n205_s1/I3</td>
</tr>
<tr>
<td>24.660</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[2][A]</td>
<td style=" background: #97FFFF;">bu/n205_s1/F</td>
</tr>
<tr>
<td>24.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[2][A]</td>
<td>bu/n205_s0/I0</td>
</tr>
<tr>
<td>24.796</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[2][A]</td>
<td style=" background: #97FFFF;">bu/n205_s0/O</td>
</tr>
<tr>
<td>24.954</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>bu/data_read_2_s2/I1</td>
</tr>
<tr>
<td>25.480</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s2/F</td>
</tr>
<tr>
<td>25.970</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>bu/data_read_2_s0/I1</td>
</tr>
<tr>
<td>26.486</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s0/F</td>
</tr>
<tr>
<td>28.305</td>
<td>1.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>bu/data_read_2_s/I2</td>
</tr>
<tr>
<td>28.821</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s/F</td>
</tr>
<tr>
<td>28.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>22.577</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.074, 30.822%; route: 17.739, 67.718%; tC2Q: 0.382, 1.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.541</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>bu/n180_s1/I3</td>
</tr>
<tr>
<td>25.068</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td style=" background: #97FFFF;">bu/n180_s1/F</td>
</tr>
<tr>
<td>25.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>bu/n180_s0/I0</td>
</tr>
<tr>
<td>25.204</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td style=" background: #97FFFF;">bu/n180_s0/O</td>
</tr>
<tr>
<td>25.586</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][B]</td>
<td>bu/data_read_27_s2/I1</td>
</tr>
<tr>
<td>26.103</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s2/F</td>
</tr>
<tr>
<td>26.295</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[1][A]</td>
<td>bu/data_read_27_s0/I1</td>
</tr>
<tr>
<td>26.811</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C41[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s0/F</td>
</tr>
<tr>
<td>28.323</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>bu/data_read_27_s/I2</td>
</tr>
<tr>
<td>28.784</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s/F</td>
</tr>
<tr>
<td>28.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.074, 30.866%; route: 17.701, 67.672%; tC2Q: 0.382, 1.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.134%; route: 1.929, 73.866%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.013</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[0][A]</td>
<td>bu/n97_s23/I1</td>
</tr>
<tr>
<td>21.275</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n97_s23/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>bu/n97_s11/I0</td>
</tr>
<tr>
<td>21.898</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n97_s11/F</td>
</tr>
<tr>
<td>22.015</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>bu/n97_s32/I3</td>
</tr>
<tr>
<td>22.278</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n97_s32/F</td>
</tr>
<tr>
<td>22.653</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>bu/n415_s7/I3</td>
</tr>
<tr>
<td>23.114</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" background: #97FFFF;">bu/n415_s7/F</td>
</tr>
<tr>
<td>23.441</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>bu/n415_s2/I3</td>
</tr>
<tr>
<td>23.704</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">bu/n415_s2/F</td>
</tr>
<tr>
<td>24.349</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>bu/n188_s1/I3</td>
</tr>
<tr>
<td>24.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td style=" background: #97FFFF;">bu/n188_s1/F</td>
</tr>
<tr>
<td>24.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>bu/n188_s0/I0</td>
</tr>
<tr>
<td>25.011</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td style=" background: #97FFFF;">bu/n188_s0/O</td>
</tr>
<tr>
<td>25.169</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>bu/data_read_19_s4/I1</td>
</tr>
<tr>
<td>25.630</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s4/F</td>
</tr>
<tr>
<td>26.971</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>bu/data_read_19_s1/I1</td>
</tr>
<tr>
<td>27.234</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s1/F</td>
</tr>
<tr>
<td>28.208</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>bu/data_read_19_s/I1</td>
</tr>
<tr>
<td>28.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s/F</td>
</tr>
<tr>
<td>28.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/CLK</td>
</tr>
<tr>
<td>22.544</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.820, 29.965%; route: 17.895, 68.570%; tC2Q: 0.382, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.493</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>bu/n415_s9/I0</td>
</tr>
<tr>
<td>22.009</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n415_s9/F</td>
</tr>
<tr>
<td>22.204</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[0][A]</td>
<td>bu/n220_s5/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>23.729</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td>flashController/n7_s3/I1</td>
</tr>
<tr>
<td>24.190</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>24.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[3][A]</td>
<td>flashController/n7_s1/I3</td>
</tr>
<tr>
<td>24.483</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R33C47[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>25.368</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>flashController/n1303_s0/I0</td>
</tr>
<tr>
<td>25.829</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R35C58[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s0/F</td>
</tr>
<tr>
<td>28.463</td>
<td>2.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td>flashController/flash_data_in_3_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C49[2][A]</td>
<td>flashController/flash_data_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.624, 25.637%; route: 18.830, 72.882%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.493</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>bu/n415_s9/I0</td>
</tr>
<tr>
<td>22.009</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n415_s9/F</td>
</tr>
<tr>
<td>22.204</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[0][A]</td>
<td>bu/n220_s5/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>23.729</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td>flashController/n7_s3/I1</td>
</tr>
<tr>
<td>24.190</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>24.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[3][A]</td>
<td>flashController/n7_s1/I3</td>
</tr>
<tr>
<td>24.483</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R33C47[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>25.368</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C58[1][A]</td>
<td>flashController/n1303_s0/I0</td>
</tr>
<tr>
<td>25.829</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R35C58[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s0/F</td>
</tr>
<tr>
<td>28.463</td>
<td>2.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>flashController/flash_data_in_10_s0/CLK</td>
</tr>
<tr>
<td>22.294</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>flashController/flash_data_in_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.624, 25.637%; route: 18.830, 72.882%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C42[1][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>4.269</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>4.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>4.882</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>4.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>4.932</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>4.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>4.982</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>4.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.032</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>5.821</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>cpu_1/ALUInA_3_s6/I2</td>
</tr>
<tr>
<td>6.337</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s6/F</td>
</tr>
<tr>
<td>7.812</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>cpu_1/ALUInA_19_s2/I2</td>
</tr>
<tr>
<td>8.328</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s2/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td>cpu_1/ALUInA_19_s1/I1</td>
</tr>
<tr>
<td>8.593</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s1/F</td>
</tr>
<tr>
<td>9.602</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu_1/ALUInA_19_s0/I0</td>
</tr>
<tr>
<td>10.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s0/F</td>
</tr>
<tr>
<td>12.866</td>
<td>2.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>cpu_1/cpu_alu/n52_s4/I2</td>
</tr>
<tr>
<td>13.128</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C29[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n52_s4/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu_1/cpu_alu/n50_s2/I0</td>
</tr>
<tr>
<td>13.649</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n50_s2/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>cpu_1/data_addr_Z_9_s40/I3</td>
</tr>
<tr>
<td>14.651</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s40/F</td>
</tr>
<tr>
<td>14.656</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>cpu_1/data_addr_Z_1_s19/I3</td>
</tr>
<tr>
<td>14.918</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>15.076</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_1_s8/I3</td>
</tr>
<tr>
<td>15.602</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s8/F</td>
</tr>
<tr>
<td>15.762</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>cpu_1/data_addr_Z_1_s1/I0</td>
</tr>
<tr>
<td>16.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s1/F</td>
</tr>
<tr>
<td>18.372</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[3][A]</td>
<td>cpu_1/data_addr_Z_1_s/I1</td>
</tr>
<tr>
<td>18.787</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R9C43[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>19.946</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>flashController/n575_s5/I2</td>
</tr>
<tr>
<td>20.472</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">flashController/n575_s5/F</td>
</tr>
<tr>
<td>22.178</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>flashController/n575_s3/I2</td>
</tr>
<tr>
<td>22.694</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s3/F</td>
</tr>
<tr>
<td>23.203</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>bu/n296_s7/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">bu/n296_s7/F</td>
</tr>
<tr>
<td>25.204</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>bu/n296_s5/I1</td>
</tr>
<tr>
<td>25.467</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n296_s5/F</td>
</tr>
<tr>
<td>26.634</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td>bu/n312_s3/S0</td>
</tr>
<tr>
<td>26.887</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td style=" background: #97FFFF;">bu/n312_s3/O</td>
</tr>
<tr>
<td>28.346</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>bu/data_read_8_s/I1</td>
</tr>
<tr>
<td>28.608</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_8_s/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/CLK</td>
</tr>
<tr>
<td>22.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.770, 29.928%; route: 17.810, 68.599%; tC2Q: 0.382, 1.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C42[1][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>4.269</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>4.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>4.882</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>4.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>4.932</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>4.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>4.982</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>4.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.032</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>5.821</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>cpu_1/ALUInA_3_s6/I2</td>
</tr>
<tr>
<td>6.337</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s6/F</td>
</tr>
<tr>
<td>7.812</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>cpu_1/ALUInA_19_s2/I2</td>
</tr>
<tr>
<td>8.328</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s2/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td>cpu_1/ALUInA_19_s1/I1</td>
</tr>
<tr>
<td>8.593</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s1/F</td>
</tr>
<tr>
<td>9.602</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu_1/ALUInA_19_s0/I0</td>
</tr>
<tr>
<td>10.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_19_s0/F</td>
</tr>
<tr>
<td>12.866</td>
<td>2.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>cpu_1/cpu_alu/n52_s4/I2</td>
</tr>
<tr>
<td>13.128</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C29[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n52_s4/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu_1/cpu_alu/n50_s2/I0</td>
</tr>
<tr>
<td>13.649</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n50_s2/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>cpu_1/data_addr_Z_9_s40/I3</td>
</tr>
<tr>
<td>14.651</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_9_s40/F</td>
</tr>
<tr>
<td>14.656</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>cpu_1/data_addr_Z_1_s19/I3</td>
</tr>
<tr>
<td>14.918</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>15.076</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_1_s8/I3</td>
</tr>
<tr>
<td>15.602</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s8/F</td>
</tr>
<tr>
<td>15.762</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>cpu_1/data_addr_Z_1_s1/I0</td>
</tr>
<tr>
<td>16.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s1/F</td>
</tr>
<tr>
<td>18.372</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[3][A]</td>
<td>cpu_1/data_addr_Z_1_s/I1</td>
</tr>
<tr>
<td>18.787</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R9C43[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_1_s/F</td>
</tr>
<tr>
<td>19.946</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>flashController/n575_s5/I2</td>
</tr>
<tr>
<td>20.472</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">flashController/n575_s5/F</td>
</tr>
<tr>
<td>22.178</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>flashController/n575_s3/I2</td>
</tr>
<tr>
<td>22.694</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s3/F</td>
</tr>
<tr>
<td>23.203</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td>bu/n296_s7/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">bu/n296_s7/F</td>
</tr>
<tr>
<td>24.583</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[3][A]</td>
<td>bu/n296_s23/I3</td>
</tr>
<tr>
<td>25.081</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R30C38[3][A]</td>
<td style=" background: #97FFFF;">bu/n296_s23/F</td>
</tr>
<tr>
<td>26.071</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>bu/data_read_31_s1/I2</td>
</tr>
<tr>
<td>26.532</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s1/F</td>
</tr>
<tr>
<td>28.043</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>bu/data_read_31_s/I2</td>
</tr>
<tr>
<td>28.569</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s/F</td>
</tr>
<tr>
<td>28.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>22.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.477, 32.702%; route: 17.064, 65.823%; tC2Q: 0.382, 1.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.493</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>bu/n415_s9/I0</td>
</tr>
<tr>
<td>22.009</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n415_s9/F</td>
</tr>
<tr>
<td>22.204</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[0][A]</td>
<td>bu/n220_s5/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>23.979</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td>flashController/n7_s4/I1</td>
</tr>
<tr>
<td>24.394</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.396</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>24.923</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R34C47[2][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>25.694</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[2][A]</td>
<td>flashController/n7_s0/I1</td>
</tr>
<tr>
<td>26.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R36C49[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s0/F</td>
</tr>
<tr>
<td>28.283</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[3][A]</td>
<td style=" font-weight:bold;">flashController/data_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[3][A]</td>
<td>flashController/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.294</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C45[3][A]</td>
<td>flashController/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.869, 26.772%; route: 18.405, 71.737%; tC2Q: 0.382, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.493</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>bu/n415_s9/I0</td>
</tr>
<tr>
<td>22.009</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n415_s9/F</td>
</tr>
<tr>
<td>22.204</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[0][A]</td>
<td>bu/n220_s5/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>23.979</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td>flashController/n7_s4/I1</td>
</tr>
<tr>
<td>24.394</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.396</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>24.923</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R34C47[2][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>25.694</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[2][A]</td>
<td>flashController/n7_s0/I1</td>
</tr>
<tr>
<td>26.210</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R36C49[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s0/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.615</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td>flashController/data_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.304</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C46[0][A]</td>
<td>flashController/data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.869, 26.766%; route: 18.411, 71.744%; tC2Q: 0.382, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.099%; route: 1.933, 73.901%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.085</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>cpu_1/control_bypass_ex/n31_s0/I0</td>
</tr>
<tr>
<td>5.641</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n31_s0/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[3][B]</td>
<td>cpu_1/n2276_s9/I1</td>
</tr>
<tr>
<td>8.024</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>76</td>
<td>R6C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2276_s9/F</td>
</tr>
<tr>
<td>10.014</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>cpu_1/n2258_s3/I3</td>
</tr>
<tr>
<td>10.276</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2258_s3/F</td>
</tr>
<tr>
<td>11.284</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>cpu_1/ALUInB_18_s3/I3</td>
</tr>
<tr>
<td>11.549</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s3/F</td>
</tr>
<tr>
<td>12.715</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>cpu_1/ALUInB_18_s5/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_18_s5/F</td>
</tr>
<tr>
<td>14.628</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/I1</td>
</tr>
<tr>
<td>15.120</td>
<td>0.493</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.170</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.220</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.270</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.420</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.470</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.520</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.570</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.620</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/SUM</td>
</tr>
<tr>
<td>17.244</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpu_1/n2177_s16/I1</td>
</tr>
<tr>
<td>17.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s16/F</td>
</tr>
<tr>
<td>17.509</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>cpu_1/n2177_s12/I2</td>
</tr>
<tr>
<td>17.799</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s12/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2177_s6/I2</td>
</tr>
<tr>
<td>18.703</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s6/F</td>
</tr>
<tr>
<td>19.240</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpu_1/n2177_s4/I1</td>
</tr>
<tr>
<td>19.701</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2177_s4/F</td>
</tr>
<tr>
<td>21.493</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>bu/n415_s9/I0</td>
</tr>
<tr>
<td>22.009</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">bu/n415_s9/F</td>
</tr>
<tr>
<td>22.204</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[0][A]</td>
<td>bu/n220_s5/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C37[0][A]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>23.979</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td>flashController/n7_s4/I1</td>
</tr>
<tr>
<td>24.394</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.396</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>24.923</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R34C47[2][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>26.775</td>
<td>1.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>flashController/n563_s20/I2</td>
</tr>
<tr>
<td>27.301</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s20/F</td>
</tr>
<tr>
<td>27.304</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>flashController/n563_s18/I1</td>
</tr>
<tr>
<td>27.566</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s18/F</td>
</tr>
<tr>
<td>27.996</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td>flashController/n563_s15/I3</td>
</tr>
<tr>
<td>28.523</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s15/F</td>
</tr>
<tr>
<td>28.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td>flashController/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>22.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C50[0][A]</td>
<td>flashController/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.667, 29.609%; route: 17.846, 68.914%; tC2Q: 0.382, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.690</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[0][B]</td>
<td>usb/usb_host/ukp/interval_0_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C63[0][B]</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.177, 89.099%; tC2Q: 0.144, 10.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.690</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C63[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.177, 89.099%; tC2Q: 0.144, 10.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.691</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dpi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.720</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0/CLK</td>
</tr>
<tr>
<td>502.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.351</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.179, 89.114%; tC2Q: 0.144, 10.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.725, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.691</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.712</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>usb/usb_host/ukp/dmi_s0/CLK</td>
</tr>
<tr>
<td>502.747</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td>502.678</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.178, 89.109%; tC2Q: 0.144, 10.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td>502.661</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C63[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td>502.661</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C63[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td>502.661</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C63[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td>502.661</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C63[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td>502.661</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C63[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td>502.661</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C63[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.666</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmid_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[2][A]</td>
<td>usb/usb_host/ukp/dmid_s0/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td>502.650</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C62[2][A]</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.153, 88.897%; tC2Q: 0.144, 11.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.696</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][A]</td>
<td>usb/usb_host/ukp/interval_7_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_7_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C62[0][A]</td>
<td>usb/usb_host/ukp/interval_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 89.148%; tC2Q: 0.144, 10.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.696</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][B]</td>
<td>usb/usb_host/ukp/interval_8_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_8_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C62[0][B]</td>
<td>usb/usb_host/ukp/interval_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 89.148%; tC2Q: 0.144, 10.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.696</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[1][A]</td>
<td>usb/usb_host/ukp/interval_9_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_9_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C62[1][A]</td>
<td>usb/usb_host/ukp/interval_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 89.148%; tC2Q: 0.144, 10.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.696</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[1][B]</td>
<td>usb/usb_host/ukp/interval_10_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_10_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C62[1][B]</td>
<td>usb/usb_host/ukp/interval_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 89.148%; tC2Q: 0.144, 10.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.696</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[2][A]</td>
<td>usb/usb_host/ukp/interval_11_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_11_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C62[2][A]</td>
<td>usb/usb_host/ukp/interval_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 89.148%; tC2Q: 0.144, 10.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.696</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[2][B]</td>
<td>usb/usb_host/ukp/interval_12_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_12_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C62[2][B]</td>
<td>usb/usb_host/ukp/interval_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 89.148%; tC2Q: 0.144, 10.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.693</td>
<td>1.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdy_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.710</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][B]</td>
<td>usb/usb_host/ukp/ukprdy_s0/CLK</td>
</tr>
<tr>
<td>502.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td>502.676</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C61[2][B]</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.180, 89.124%; tC2Q: 0.144, 10.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.671</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdyd_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.688</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[0][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CLK</td>
</tr>
<tr>
<td>502.723</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td>502.654</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C61[0][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 88.940%; tC2Q: 0.144, 11.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td>502.657</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C62[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td>502.657</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C62[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td>502.657</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C62[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td>502.657</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td>502.657</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C62[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.675</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td>502.657</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C62[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 88.980%; tC2Q: 0.144, 11.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.943</td>
<td>3.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.247%; route: 3.752, 82.356%; tC2Q: 0.382, 8.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.937</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.259%; route: 3.746, 82.334%; tC2Q: 0.382, 8.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.902</td>
<td>3.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.331%; route: 3.711, 82.196%; tC2Q: 0.382, 8.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.943</td>
<td>3.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.247%; route: 3.752, 82.356%; tC2Q: 0.382, 8.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.937</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.259%; route: 3.746, 82.334%; tC2Q: 0.382, 8.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.902</td>
<td>3.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.331%; route: 3.711, 82.196%; tC2Q: 0.382, 8.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.522</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.224</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C61[1][A]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>87.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>86.841</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C61[1][A]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.549, 87.401%; tC2Q: 0.368, 12.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.522</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.224</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C61[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>87.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>86.841</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C61[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.549, 87.401%; tC2Q: 0.368, 12.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.522</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.224</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C61[1][B]</td>
<td>usb/usb_host/ukp/state_2_s0/CLK</td>
</tr>
<tr>
<td>87.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td>86.841</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C61[1][B]</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.549, 87.401%; tC2Q: 0.368, 12.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.577</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.279</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>87.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.603, 87.630%; tC2Q: 0.368, 12.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.577</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.279</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>87.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.603, 87.630%; tC2Q: 0.368, 12.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.577</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.279</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>87.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.603, 87.630%; tC2Q: 0.368, 12.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.577</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.279</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>87.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.603, 87.630%; tC2Q: 0.368, 12.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.571</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[1][A]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C61[1][A]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.598, 87.607%; tC2Q: 0.368, 12.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.571</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[2][A]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C61[2][A]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.598, 87.607%; tC2Q: 0.368, 12.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.571</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.598, 87.607%; tC2Q: 0.368, 12.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.571</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C61[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.598, 87.607%; tC2Q: 0.368, 12.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.571</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[0][B]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C61[0][B]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.598, 87.607%; tC2Q: 0.368, 12.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.571</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[0][A]</td>
<td>usb/usb_host/ukp/pc_9_s1/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C61[0][A]</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.598, 87.607%; tC2Q: 0.368, 12.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.538</td>
<td>2.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.243</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>usb/usb_host/ukp/inst_ready_s4/CLK</td>
</tr>
<tr>
<td>87.208</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
<tr>
<td>86.861</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.565, 87.468%; tC2Q: 0.368, 12.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.538</td>
<td>2.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.243</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][B]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>87.208</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>86.861</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C61[0][B]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.565, 87.468%; tC2Q: 0.368, 12.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.973</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.523</td>
<td>2.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.229</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[1][B]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>87.194</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>86.847</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[1][B]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.550, 87.405%; tC2Q: 0.368, 12.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.902</td>
<td>3.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.343</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>22.190</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.331%; route: 3.711, 82.196%; tC2Q: 0.382, 8.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.937</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.381</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>22.228</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.259%; route: 3.746, 82.334%; tC2Q: 0.382, 8.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.387</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.932</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.354</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>6.943</td>
<td>3.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.395</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>22.242</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 9.247%; route: 3.752, 82.356%; tC2Q: 0.382, 8.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.668</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][B]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>502.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C62[2][B]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 88.915%; tC2Q: 0.144, 11.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.673</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C62[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0/CLK</td>
</tr>
<tr>
<td>502.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td>502.682</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C62[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.160, 88.957%; tC2Q: 0.144, 11.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.667</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][B]</td>
<td>usb/usb_host/ukp/nak_s1/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td>502.674</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C63[0][B]</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 88.908%; tC2Q: 0.144, 11.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.690</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td>502.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.177, 89.099%; tC2Q: 0.144, 10.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.688</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.712</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>502.747</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>502.694</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.175, 89.085%; tC2Q: 0.144, 10.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.684</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C62[1][A]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C62[1][A]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.056%; tC2Q: 0.144, 10.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.684</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C62[1][B]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.056%; tC2Q: 0.144, 10.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.683</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[1][A]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C62[1][A]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 89.041%; tC2Q: 0.144, 10.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.683</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[1][B]</td>
<td>usb/usb_host/ukp/pc_8_s1/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C62[1][B]</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 89.041%; tC2Q: 0.144, 10.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.658</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/cond_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.676</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C62[0][A]</td>
<td>usb/usb_host/ukp/cond_s0/CLK</td>
</tr>
<tr>
<td>502.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C62[0][A]</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.145, 88.829%; tC2Q: 0.144, 11.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.674</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[0][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>502.674</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C62[0][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.966%; tC2Q: 0.144, 11.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.674</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C62[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>502.674</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C62[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 88.966%; tC2Q: 0.144, 11.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.661</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.676</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[1][B]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>502.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C61[1][B]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 88.863%; tC2Q: 0.144, 11.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.666</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.680</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C61[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>502.715</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>502.662</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C61[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.153, 88.897%; tC2Q: 0.144, 11.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.666</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.680</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C61[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>502.715</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>502.662</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C61[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.153, 88.897%; tC2Q: 0.144, 11.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.694</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.708</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>502.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>502.690</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C61[2][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 89.134%; tC2Q: 0.144, 10.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.694</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.708</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>502.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>502.690</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 89.134%; tC2Q: 0.144, 10.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.694</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.708</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>502.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>502.690</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 89.134%; tC2Q: 0.144, 10.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.694</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.708</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>502.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>502.690</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 89.134%; tC2Q: 0.144, 10.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.671</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>usb/usb_host/ukp/inst_ready_s4/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 88.944%; tC2Q: 0.144, 11.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.671</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][B]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C61[0][B]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 88.944%; tC2Q: 0.144, 11.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.690</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[1][A]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C61[1][A]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.178, 89.105%; tC2Q: 0.144, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.690</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[2][A]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C61[2][A]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.178, 89.105%; tC2Q: 0.144, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.690</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.178, 89.105%; tC2Q: 0.144, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2107</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2295</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.690</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.178, 89.105%; tC2Q: 0.144, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2295</td>
<td>reset</td>
<td>-2.142</td>
<td>2.636</td>
</tr>
<tr>
<td>2107</td>
<td>clk_d</td>
<td>-6.469</td>
<td>1.985</td>
</tr>
<tr>
<td>1328</td>
<td>clk_p</td>
<td>-4.623</td>
<td>2.130</td>
</tr>
<tr>
<td>518</td>
<td>imm_j[11]</td>
<td>8.406</td>
<td>5.634</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>9.541</td>
<td>4.746</td>
</tr>
<tr>
<td>313</td>
<td>clk_usb</td>
<td>-1.969</td>
<td>1.975</td>
</tr>
<tr>
<td>274</td>
<td>EXMEM_ALUOut_31_11</td>
<td>13.527</td>
<td>2.290</td>
</tr>
<tr>
<td>262</td>
<td>imm_j[1]</td>
<td>8.653</td>
<td>4.412</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>9.186</td>
<td>4.015</td>
</tr>
<tr>
<td>217</td>
<td>dataOutTxt[2]</td>
<td>-2.949</td>
<td>3.358</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C40</td>
<td>75.00%</td>
</tr>
<tr>
<td>R15C11</td>
<td>72.22%</td>
</tr>
<tr>
<td>R13C40</td>
<td>70.83%</td>
</tr>
<tr>
<td>R14C7</td>
<td>70.83%</td>
</tr>
<tr>
<td>R28C35</td>
<td>70.83%</td>
</tr>
<tr>
<td>R16C8</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C36</td>
<td>69.44%</td>
</tr>
<tr>
<td>R15C5</td>
<td>69.44%</td>
</tr>
<tr>
<td>R13C8</td>
<td>69.44%</td>
</tr>
<tr>
<td>R18C4</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
