// Seed: 632464568
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    output supply1 id_5
);
  wand id_7 = 1;
  wire id_8;
  id_9(
      1, id_1, 1
  );
  assign id_4 = id_2;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    output supply0 id_8,
    input tri id_9
    , id_12,
    output wor id_10
);
  logic [7:0] id_13;
  initial id_10 = id_7;
  module_0(
      id_7, id_5, id_6, id_5, id_8, id_8
  );
  assign id_13[1'h0] = id_13;
endmodule
