Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : booth_mult_ver_syn
Version: O-2018.06-SP1
Date   : Thu Feb 20 19:08:56 2025
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  state_reg[0]/CLK (DFFR_K)               0.000      0.500 r
  state_reg[0]/QBAR (DFFR_K)              0.330      0.830 f
  U413/Z (INVERT_H)                       0.052      0.882 r
  U414/Z (INVERT_H)                       0.049      0.931 f
  U61/Z (NOR2_D)                          0.067      0.998 r
  U565/Z (INVERT_H)                       0.054      1.052 f
  U538/Z (INVERT_K)                       0.054      1.106 r
  U569/Z (INVERT_N)                       0.048      1.153 f
  U518/Z (NAND2_H)                        0.066      1.219 r
  U517/Z (OR2_H)                          0.083      1.302 r
  state_reg[1]/D (DFFR_K)                 0.000      1.302 r
  data arrival time                                  1.302

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  state_reg[1]/CLK (DFFR_K)               0.000     10.000 r
  library setup time                     -0.156      9.844
  data required time                                 9.844
  -----------------------------------------------------------
  data required time                                 9.844
  data arrival time                                 -1.302
  -----------------------------------------------------------
  slack (MET)                                        8.542


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  state_reg[0]/CLK (DFFR_K)               0.000      0.500 r
  state_reg[0]/QBAR (DFFR_K)              0.330      0.830 f
  U413/Z (INVERT_H)                       0.052      0.882 r
  U63/Z (NOR2_D)                          0.062      0.944 f
  U566/Z (INVERT_H)                       0.060      1.005 r
  U539/Z (INVERT_K)                       0.047      1.052 f
  U563/Z (INVERT_N)                       0.051      1.103 r
  U518/Z (NAND2_H)                        0.048      1.151 f
  U517/Z (OR2_H)                          0.088      1.238 f
  state_reg[1]/D (DFFR_K)                 0.000      1.238 f
  data arrival time                                  1.238

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  state_reg[1]/CLK (DFFR_K)               0.000     10.000 r
  library setup time                     -0.216      9.784
  data required time                                 9.784
  -----------------------------------------------------------
  data required time                                 9.784
  data arrival time                                 -1.238
  -----------------------------------------------------------
  slack (MET)                                        8.546


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  state_reg[1]/CLK (DFFR_K)               0.000      0.500 r
  state_reg[1]/Q (DFFR_K)                 0.268      0.768 r
  U428/Z (INVERT_H)                       0.039      0.807 f
  U429/Z (INVERT_J)                       0.051      0.858 r
  U61/Z (NOR2_D)                          0.070      0.928 f
  U565/Z (INVERT_H)                       0.060      0.988 r
  U538/Z (INVERT_K)                       0.047      1.036 f
  U569/Z (INVERT_N)                       0.054      1.089 r
  U518/Z (NAND2_H)                        0.051      1.140 f
  U517/Z (OR2_H)                          0.088      1.227 f
  state_reg[1]/D (DFFR_K)                 0.000      1.227 f
  data arrival time                                  1.227

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  state_reg[1]/CLK (DFFR_K)               0.000     10.000 r
  library setup time                     -0.216      9.784
  data required time                                 9.784
  -----------------------------------------------------------
  data required time                                 9.784
  data arrival time                                 -1.227
  -----------------------------------------------------------
  slack (MET)                                        8.557


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  state_reg[1]/CLK (DFFR_K)               0.000      0.500 r
  state_reg[1]/Q (DFFR_K)                 0.268      0.768 r
  U428/Z (INVERT_H)                       0.039      0.807 f
  U429/Z (INVERT_J)                       0.051      0.858 r
  U63/Z (NOR2_D)                          0.070      0.928 f
  U566/Z (INVERT_H)                       0.060      0.988 r
  U539/Z (INVERT_K)                       0.047      1.036 f
  U563/Z (INVERT_N)                       0.051      1.087 r
  U518/Z (NAND2_H)                        0.048      1.134 f
  U517/Z (OR2_H)                          0.088      1.222 f
  state_reg[1]/D (DFFR_K)                 0.000      1.222 f
  data arrival time                                  1.222

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  state_reg[1]/CLK (DFFR_K)               0.000     10.000 r
  library setup time                     -0.216      9.784
  data required time                                 9.784
  -----------------------------------------------------------
  data required time                                 9.784
  data arrival time                                 -1.222
  -----------------------------------------------------------
  slack (MET)                                        8.562


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  state_reg[0]/CLK (DFFR_K)               0.000      0.500 r
  state_reg[0]/QBAR (DFFR_K)              0.330      0.830 f
  U413/Z (INVERT_H)                       0.052      0.882 r
  U414/Z (INVERT_H)                       0.049      0.931 f
  U308/Z (AND2_I)                         0.082      1.013 f
  U307/Z (INVERT_H)                       0.048      1.061 r
  U426/Z (INVERT_F)                       0.047      1.108 f
  U427/Z (INVERT_I)                       0.054      1.162 r
  U422/Z (NAND2_F)                        0.048      1.210 f
  state_reg[0]/D (DFFR_K)                 0.000      1.210 f
  data arrival time                                  1.210

  clock clk (rise edge)                  10.000     10.000
  clock network delay (ideal)             0.500     10.500
  clock uncertainty                      -0.500     10.000
  state_reg[0]/CLK (DFFR_K)               0.000     10.000 r
  library setup time                     -0.221      9.779
  data required time                                 9.779
  -----------------------------------------------------------
  data required time                                 9.779
  data arrival time                                 -1.210
  -----------------------------------------------------------
  slack (MET)                                        8.569


  Startpoint: c_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[1] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  c_reg[1]/CLK (DFFR_K)                   0.000      0.500 r
  c_reg[1]/QBAR (DFFR_K)                  0.332      0.832 f
  U240/Z (INVERT_I)                       0.044      0.876 r
  U239/Z (INVERT_J)                       0.043      0.919 f
  U412/Z (INVERT_O)                       0.052      0.971 r
  c[1] (out)                              0.002      0.973 r
  data arrival time                                  0.973

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.973
  -----------------------------------------------------------
  slack (MET)                                        6.027


  Startpoint: c_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[4] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  c_reg[4]/CLK (DFFR_K)                   0.000      0.500 r
  c_reg[4]/Q (DFFR_K)                     0.272      0.772 r
  U245/Z (INVERTBAL_J)                    0.077      0.849 f
  U434/Z (INVERT_O)                       0.064      0.912 r
  c[4] (out)                              0.002      0.915 r
  data arrival time                                  0.915

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.915
  -----------------------------------------------------------
  slack (MET)                                        6.085


  Startpoint: c_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[3] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  c_reg[3]/CLK (DFFR_K)                   0.000      0.500 r
  c_reg[3]/Q (DFFR_K)                     0.272      0.772 r
  U244/Z (INVERTBAL_J)                    0.077      0.849 f
  U433/Z (INVERT_O)                       0.064      0.912 r
  c[3] (out)                              0.002      0.915 r
  data arrival time                                  0.915

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.915
  -----------------------------------------------------------
  slack (MET)                                        6.085


  Startpoint: c_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[2] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  c_reg[2]/CLK (DFFR_K)                   0.000      0.500 r
  c_reg[2]/Q (DFFR_K)                     0.272      0.772 r
  U243/Z (INVERTBAL_J)                    0.077      0.849 f
  U432/Z (INVERT_O)                       0.064      0.912 r
  c[2] (out)                              0.002      0.915 r
  data arrival time                                  0.915

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.915
  -----------------------------------------------------------
  slack (MET)                                        6.085


  Startpoint: c_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[0] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth_mult_ver_syn 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.500      0.500
  c_reg[0]/CLK (DFFR_K)                   0.000      0.500 r
  c_reg[0]/Q (DFFR_K)                     0.272      0.772 r
  U273/Z (INVERTBAL_J)                    0.077      0.849 f
  U462/Z (INVERT_O)                       0.064      0.912 r
  c[0] (out)                              0.002      0.915 r
  data arrival time                                  0.915

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -3.000      7.000
  data required time                                 7.000
  -----------------------------------------------------------
  data required time                                 7.000
  data arrival time                                 -0.915
  -----------------------------------------------------------
  slack (MET)                                        6.085


1
