<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>VISPBCM</title></head>
<body>
<h1><a name="VISPBCM">"VISPBCM"</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_">VISPBCM_mem</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p>Internal memory</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p>Memory</p>
</td>
<td><p> 
</p>
</td>
<td><p>Memory</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q0">VISPBCM_BCM_Q0</a></p>
</td>
<td><p>32'h00000100</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q0_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #0.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q1">VISPBCM_BCM_Q1</a></p>
</td>
<td><p>32'h00000104</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q1_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #1.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q2">VISPBCM_BCM_Q2</a></p>
</td>
<td><p>32'h00000108</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q2_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #2.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q3">VISPBCM_BCM_Q3</a></p>
</td>
<td><p>32'h0000010C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q3_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #3.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q4">VISPBCM_BCM_Q4</a></p>
</td>
<td><p>32'h00000110</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q4_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #4.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q5">VISPBCM_BCM_Q5</a></p>
</td>
<td><p>32'h00000114</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q5_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #5.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q6">VISPBCM_BCM_Q6</a></p>
</td>
<td><p>32'h00000118</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q6_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #6.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q7">VISPBCM_BCM_Q7</a></p>
</td>
<td><p>32'h0000011C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q7_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #7.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q8">VISPBCM_BCM_Q8</a></p>
</td>
<td><p>32'h00000120</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q8_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #8.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q9">VISPBCM_BCM_Q9</a></p>
</td>
<td><p>32'h00000124</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q9_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #9.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q10">VISPBCM_BCM_Q10</a></p>
</td>
<td><p>32'h00000128</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q10_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #10.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q11">VISPBCM_BCM_Q11</a></p>
</td>
<td><p>32'h0000012C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q11_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #11.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q14">VISPBCM_BCM_Q14</a></p>
</td>
<td><p>32'h00000130</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q14_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #14.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q15">VISPBCM_BCM_Q15</a></p>
</td>
<td><p>32'h00000134</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q15_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #15.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q16">VISPBCM_BCM_Q16</a></p>
</td>
<td><p>32'h00000138</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q16_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #16.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q17">VISPBCM_BCM_Q17</a></p>
</td>
<td><p>32'h0000013C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q17_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #17.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q18">VISPBCM_BCM_Q18</a></p>
</td>
<td><p>32'h00000140</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_Q18_mux">mux</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>This mux defines the mapping between the interrupt and the BCM queue #18.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS">VISPBCM_BCM_FULL_STS</a></p>
</td>
<td><p>32'h00000144</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_Q31">Q31</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>This bit indicates the full status of each queue. One bit is assigned per queue. SW should poll this queue before programming the queue. If the queue is full and SW programs the queue, data will be lost.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS">VISPBCM_BCM_EMP_STS</a></p>
</td>
<td><p>32'h00000148</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_EMP_STS_Q31">Q31</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>This bit indicates the empty status of each queue.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH">VISPBCM_BCM_FLUSH</a></p>
</td>
<td><p>32'h0000014C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FLUSH_Q31">Q31</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>This bit is used to clear each queue. 
1: queue is cleared 
0: queue is not cleared, normal operation.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_CNT">VISPBCM_BCM_AUTOPUSH_CNT</a></p>
</td>
<td><p>32'h00000150</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_CNT_OCCURENCE">OCCURENCE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q0_reg</a></p>
</td>
<td><p>32'h00000154</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q1_reg</a></p>
</td>
<td><p>32'h00000158</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q2_reg</a></p>
</td>
<td><p>32'h0000015C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q3_reg</a></p>
</td>
<td><p>32'h00000160</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q4_reg</a></p>
</td>
<td><p>32'h00000164</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q5_reg</a></p>
</td>
<td><p>32'h00000168</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q6_reg</a></p>
</td>
<td><p>32'h0000016C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q7_reg</a></p>
</td>
<td><p>32'h00000170</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q8_reg</a></p>
</td>
<td><p>32'h00000174</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q9_reg</a></p>
</td>
<td><p>32'h00000178</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q10_reg</a></p>
</td>
<td><p>32'h0000017C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q11_reg</a></p>
</td>
<td><p>32'h00000180</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q14_reg</a></p>
</td>
<td><p>32'h00000184</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q15_reg</a></p>
</td>
<td><p>32'h00000188</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q16_reg</a></p>
</td>
<td><p>32'h0000018C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q17_reg</a></p>
</td>
<td><p>32'h00000190</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_">VISPBCM_Q18_reg</a></p>
</td>
<td><p>32'h00000194</p>
</td>
<td><p>This register records number of occurences of BCM AUTOPUSH event</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#OCCURENCE_AUTO_PUSH_CNT">AUTO_PUSH_CNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>One 8 bit counter value for the BCM queue</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH">VISPBCM_BCM_AUTOPUSH</a></p>
</td>
<td><p>32'h00000198</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_AUTOPUSH_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When this bit is set to 1 for a Q and corresponding Q is empty when interrupt event for the Q occurs, BCM automatically pushes last command in that particular Q</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY">VISPBCM_BCM_FULL_STS_STICKY</a></p>
</td>
<td><p>32'h0000019C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q0">Q0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q1">Q1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q2">Q2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q3">Q3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q4">Q4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q5">Q5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q6">Q6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q7">Q7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q8">Q8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q9">Q9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q10">Q10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q11">Q11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q12">Q12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q13">Q13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q14">Q14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q15">Q15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q16">Q16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q17">Q17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_FULL_STS_STICKY_Q18">Q18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: indicates full happened since last clear 
0: full didn't happen since last clear 
Software shall write 1 to clear a particular bit.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_ERROR">VISPBCM_BCM_ERROR</a></p>
</td>
<td><p>32'h000001A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_ERROR_err">err</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Indicates that BCM Engine received a {address, data} pair over data channel interface of dHub's BCM channel, where “address” points to a register that is inaccessible by BCM Engine. 
This is a sticky status, and SW need to write 0x1 to clear this bit.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_LOG_ADDR">VISPBCM_BCM_LOG_ADDR</a></p>
</td>
<td><p>32'h000001A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_LOG_ADDR_addr">addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The value of “address” which is inaccessible by BCM engine. It logs the address value for the most recent error transaction.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_ERROR_DATA">VISPBCM_BCM_ERROR_DATA</a></p>
</td>
<td><p>32'h000001A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispBCM.htm#VISPBCM_BCM_ERROR_DATA_data">data</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The value of “data” in {address, data} pair where address is inaccessible by BCM engine. It logs the data value for the most recent error transaction.</p>
</td>
</tr>
</table><p> 
</p>
</body></html>