0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sim_1/new/cpu_tb.v,1590823798,verilog,,,,cpu_tb,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/data_mem_256x32/sim/data_mem_256x32.v,1590818220,verilog,,D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/instr_mem_256x32/sim/instr_mem_256x32.v,,data_mem_256x32,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/instr_mem_256x32/sim/instr_mem_256x32.v,1590818209,verilog,,D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/ALU.v,,instr_mem_256x32,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/ALU.v,1590741294,verilog,,D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/alu_control.v,,ALU,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/alu_control.v,1590741373,verilog,,D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/control_unit.v,,alu_control,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/control_unit.v,1590825646,verilog,,D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v,,control_unit,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v,1590827376,verilog,,D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register_file.v,,cpu_pipeline,,,,,,,,
D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register_file.v,1590741299,verilog,,D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sim_1/new/cpu_tb.v,,register_file,,,,,,,,
