/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_14z;
  wire [21:0] celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_8z ? celloutsig_0_4z : celloutsig_0_9z;
  assign celloutsig_0_4z = ~(in_data[9] | celloutsig_0_1z);
  assign celloutsig_1_1z = ~in_data[103];
  assign celloutsig_0_5z = ~((celloutsig_0_2z[4] | celloutsig_0_4z) & (celloutsig_0_1z | celloutsig_0_2z[9]));
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_2z[9:0], celloutsig_0_5z };
  reg [9:0] _07_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 10'h000;
    else _07_ <= celloutsig_0_16z;
  assign out_data[9:0] = _07_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 12'h000;
    else _01_ <= { in_data[134:125], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[121:101], celloutsig_1_12z } & in_data[161:140];
  assign celloutsig_0_0z = in_data[61:29] == in_data[47:15];
  assign celloutsig_1_12z = { celloutsig_1_5z[7], celloutsig_1_5z[7], celloutsig_1_5z[4:3], celloutsig_1_5z[4], celloutsig_1_5z[4], celloutsig_1_5z[4] } == { in_data[113:108], celloutsig_1_2z };
  assign celloutsig_0_9z = _00_[1] === celloutsig_0_4z;
  assign celloutsig_0_8z = celloutsig_0_3z < { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[112] & ~(in_data[123]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[178]);
  assign celloutsig_1_6z = in_data[164:146] % { 1'h1, in_data[163:149], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[56:49], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[43:39], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_3z = - { celloutsig_0_2z[2:0], celloutsig_0_1z };
  assign celloutsig_1_14z = ~ { celloutsig_1_6z[16:2], celloutsig_1_2z };
  assign celloutsig_0_1z = ~^ { in_data[28:20], celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_2z[10:1] >> { celloutsig_0_2z[11:5], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_18z = { celloutsig_1_14z[13:0], celloutsig_1_5z[7], celloutsig_1_5z[7], celloutsig_1_5z[7], celloutsig_1_5z[4:3], celloutsig_1_5z[4], celloutsig_1_5z[4], celloutsig_1_5z[4] } ^ { celloutsig_1_7z[6:2], celloutsig_1_5z[7], celloutsig_1_5z[7], celloutsig_1_5z[7], celloutsig_1_5z[4:3], celloutsig_1_5z[4], celloutsig_1_5z[4], celloutsig_1_5z[4], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_7z = _01_[11:4] ^ celloutsig_1_6z[11:4];
  assign { celloutsig_1_5z[3], celloutsig_1_5z[7], celloutsig_1_5z[4] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_5z[6:5], celloutsig_1_5z[2:0] } = { celloutsig_1_5z[7], celloutsig_1_5z[7], celloutsig_1_5z[4], celloutsig_1_5z[4], celloutsig_1_5z[4] };
  assign { out_data[149:128], out_data[117:96], out_data[41:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
