

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Tue Apr 18 09:57:27 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_axi_master
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+----------+----+------------+------------+-----+
    |               Modules               | Issue|      |       Latency       |  Latency  | Iteration|                     |         Trip        |          |          |    |            |            |     |
    |               & Loops               | Type | Slack|       (cycles)      |    (ns)   |  Latency |       Interval      |        Count        | Pipelined|   BRAM   | DSP|     FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+----------+----+------------+------------+-----+
    |+ example                            |     -|  0.00|                    -|          -|         -|                    -|                    -|        no|  16 (~0%)|   -|  1577 (~0%)|  2122 (~0%)|    -|
    | + example_Pipeline_VITIS_LOOP_41_1  |     -|  0.27|                    -|          -|         -|                    -|                    -|        no|         -|   -|    39 (~0%)|   122 (~0%)|    -|
    |  o VITIS_LOOP_41_1                  |     -|  3.65|                    -|          -|         2|                    1|                    -|       yes|         -|   -|           -|           -|    -|
    | + example_Pipeline_1                |     -|  0.00|  4611686018427387904|  2.306e+19|         -|  4611686018427387904|                    -|        no|         -|   -|   223 (~0%)|   146 (~0%)|    -|
    |  o Loop 1                           |     -|  3.65|  4611686018427387904|  2.306e+19|         2|                    1|  4611686018427387903|       yes|         -|   -|           -|           -|    -|
    | + example_Pipeline_3                |     -|  0.00|  4611686018427387904|  2.306e+19|         -|  4611686018427387904|                    -|        no|         -|   -|   163 (~0%)|   146 (~0%)|    -|
    |  o Loop 1                           |     -|  3.65|  4611686018427387904|  2.306e+19|         3|                    1|  4611686018427387903|       yes|         -|   -|           -|           -|    -|
    +-------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+----------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-------------+------------+---------------+--------+----------+
| Interface   | Data Width | Address Width | Offset | Register |
+-------------+------------+---------------+--------+----------+
| s_axi_BUS_A | 32         | 6             | 16     | 0        |
+-------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface   | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_BUS_A | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_BUS_A | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_BUS_A | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_BUS_A | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_BUS_A | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_BUS_A | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_BUS_A | size     | 0x1c   | 32    | W      | Data signal of size              |                                                                      |
+-------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | inout     | pointer  |
| size     | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+--------------------------------+
| Argument | HW Interface | HW Type   | HW Usage | HW Info                        |
+----------+--------------+-----------+----------+--------------------------------+
| a        | m_axi_gmem   | interface |          |                                |
| a        | s_axi_BUS_A  | register  | offset   | name=a_1 offset=0x10 range=32  |
| a        | s_axi_BUS_A  | register  | offset   | name=a_2 offset=0x14 range=32  |
| size     | s_axi_BUS_A  | register  |          | name=size offset=0x1c range=32 |
+----------+--------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| + example                           | 0   |        |          |     |        |         |
|  + example_Pipeline_VITIS_LOOP_41_1 | 0   |        |          |     |        |         |
|    add_ln41_fu_73_p2                | -   |        | add_ln41 | add | fabric | 0       |
|    buff_d0                          | -   |        | add_ln42 | add | fabric | 0       |
|  + example_Pipeline_1               | 0   |        |          |     |        |         |
|    empty_fu_108_p2                  | -   |        | empty    | add | fabric | 0       |
|  + example_Pipeline_3               | 0   |        |          |     |        |         |
|    empty_fu_112_p2                  | -   |        | empty    | add | fabric | 0       |
+-------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + example | 16   | 0    |        |          |         |      |         |
|   buff_U  | 16   | -    |        | buff     | ram_s2p | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+-----------------------------------+
| Type      | Options                                  | Location                          |
+-----------+------------------------------------------+-----------------------------------+
| interface | m_axi port=a depth=250000+1 offset=slave | example.cpp:28 in example, a      |
| interface | mode=s_axilite port=a bundle=BUS_A       | example.cpp:29 in example, a      |
| interface | mode=s_axilite port=return bundle=BUS_A  | example.cpp:30 in example, return |
| interface | mode=s_axilite port=size bundle=BUS_A    | example.cpp:31 in example, size   |
+-----------+------------------------------------------+-----------------------------------+


