Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Dec 20 12:10:43 2022
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file kc705_timing_synth.rpt
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.432        0.000                      0                66698       -0.223     -115.551                   4653                66698        0.264        0.000                       0                 20328  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk200_p            {0.000 2.500}        5.000           200.000         
  crg_clkout0       {0.000 4.000}        8.000           125.000         
  crg_clkout1       {0.000 1.000}        2.000           500.000         
  crg_clkout2       {0.000 2.500}        5.000           200.000         
  soclinux_mmcm_fb  {0.000 2.500}        5.000           200.000         
eth_clocks_rx       {0.000 4.000}        8.000           125.000         
eth_clocks_tx       {0.000 4.000}        8.000           125.000         
eth_rx_clk          {0.000 4.000}        8.000           125.000         
eth_tx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                  4.308        0.000                      0                    7        0.066        0.000                      0                    7        1.100        0.000                       0                    10  
  crg_clkout0             1.432        0.000                      0                65837       -0.223     -110.955                   4571                65837        3.232        0.000                       0                 19721  
  crg_clkout1                                                                                                                                                         0.591        0.000                       0                   237  
  crg_clkout2             1.436        0.000                      0                   14       -0.028       -0.028                      1                   14        0.264        0.000                       0                    10  
  soclinux_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                         6.591        0.000                       0                     2  
eth_clocks_tx                                                                                                                                                         6.591        0.000                       0                     1  
eth_rx_clk                1.461        0.000                      0                  486       -0.072       -4.539                     80                  486        3.232        0.000                       0                   185  
eth_tx_clk                1.432        0.000                      0                  352       -0.028       -0.028                      1                  352        3.650        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              6.234        0.000                      0                    2        0.534        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.126%)  route 0.189ns (45.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 6.768 - 5.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.223     2.271 r  FDCE/Q
                         net (fo=1, unplaced)         0.189     2.460    soclinux_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     6.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     6.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     6.768    crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.135     6.903    
                         clock uncertainty           -0.035     6.868    
                         FDCE (Setup_fdce_C_D)       -0.100     6.768    FDCE_1
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.859 r  FDCE/Q
                         net (fo=1, unplaced)         0.094     0.953    soclinux_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.097     0.904    
                         FDCE (Hold_fdce_C_D)        -0.017     0.887    FDCE_1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592                IBUFDS_n_0_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
Hold  :         4571  Failing Endpoints,  Worst Slack       -0.223ns,  Total Violation     -110.955ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.223ns (66.172%)  route 0.114ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.466     2.591    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG/O
                         net (fo=19719, unplaced)     0.466     3.150    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     3.373 r  FDPE/Q
                         net (fo=1, unplaced)         0.114     3.487    impl_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     3.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     3.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     3.768    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.841 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.442     4.283    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.083     4.366 r  BUFG/O
                         net (fo=19719, unplaced)     0.321     4.687    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.318     5.005    
                         clock uncertainty           -0.064     4.940    
                         FDPE (Setup_fdpe_C_D)       -0.022     4.918    FDPE_1
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.223ns  (arrival time - required time)
  Source:                 k7ddrphy_rst_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (31.013%)  route 0.365ns (68.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.231     1.040    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG/O
                         net (fo=19719, unplaced)     0.098     1.164    sys_clk
                         FDRE                                         r  k7ddrphy_rst_storage_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.264 r  k7ddrphy_rst_storage_reg/Q
                         net (fo=44, unplaced)        0.134     1.398    k7ddrphy_rst_storage
                         LUT2 (Prop_lut2_I1_O)        0.064     1.462 r  OSERDESE2_1_i_2/O
                         net (fo=171, unplaced)       0.231     1.693    RST0
    OLOGIC_X1Y74         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.243     1.298    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG/O
                         net (fo=19719, unplaced)     0.243     1.571    sys_clk
    OLOGIC_X1Y74         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.262     1.309    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     1.916    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                 -0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000                XADC/DCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360              MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232                VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_330_335/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232                VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_330_335/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591                BUFG_1/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360              MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.028ns,  Total Violation       -0.028ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.223ns (66.172%)  route 0.114ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.466     2.591    crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG_2/O
                         net (fo=8, unplaced)         0.584     3.268    idelay_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     3.491 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.114     3.605    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     3.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     3.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     3.768    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.841 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.442     4.283    crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.083     4.366 r  BUFG_2/O
                         net (fo=8, unplaced)         0.439     4.805    idelay_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism              0.318     5.123    
                         clock uncertainty           -0.060     5.063    
                         FDPE (Setup_fdpe_C_D)       -0.022     5.041    FDPE_5
  -------------------------------------------------------------------
                         required time                          5.041    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.231     1.040    crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG_2/O
                         net (fo=8, unplaced)         0.114     1.180    idelay_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.280 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.057     1.337    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.243     1.298    crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG_2/O
                         net (fo=8, unplaced)         0.259     1.587    idelay_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.262     1.325    
                         FDPE (Hold_fdpe_C_D)         0.040     1.365    FDPE_5
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.350         2.500       2.150                FDPE_4/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150                FDPE_4/C



---------------------------------------------------------------------------------------------------
From Clock:  soclinux_mmcm_fb
  To Clock:  soclinux_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soclinux_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929                MMCME2_ADV/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000               MMCME2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591                BUFG_3/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_tx
  To Clock:  eth_clocks_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_tx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591                BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.461ns,  Total Violation        0.000ns
Hold  :           80  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation       -4.539ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.223ns (66.172%)  route 0.114ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, unplaced)       0.584     0.584    eth_rx_clk
                         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     0.807 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.114     0.921    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_3/O
                         net (fo=185, unplaced)       0.439     2.439    eth_rx_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDPE (Setup_fdpe_C_D)       -0.022     2.382    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.382    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 soclinux_ethmac_rx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, unplaced)       0.114     0.114    eth_rx_clk
                         FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.214 r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=1, unplaced)         0.231     0.445    soclinux_ethmac_rx_converter_source_payload_data_reg[0]
                         RAMB36E1                                     r  storage_12_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, unplaced)       0.259     0.259    eth_rx_clk
                         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism              0.000     0.259    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[0])
                                                      0.258     0.517    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                 -0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_3/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161                storage_12_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232                storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232                storage_11_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.028ns,  Total Violation       -0.028ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.223ns (66.172%)  route 0.114ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.466     0.466    eth_tx_clk
                         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     0.689 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.114     0.803    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.321     2.321    eth_tx_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.321    
                         clock uncertainty           -0.064     2.256    
                         FDPE (Setup_fdpe_C_D)       -0.022     2.234    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.234    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    0.098ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.098     0.098    eth_tx_clk
                         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     0.198 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.057     0.255    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.243     0.243    eth_tx_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     0.243    
                         FDPE (Hold_fdpe_C_D)         0.040     0.283    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161                storage_10_reg/CLKARDCLK
Low Pulse Width   Fast    FDPE/C              n/a            0.350         4.000       3.650                FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650                FDPE_6/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 soclinux_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.346ns (25.127%)  route 1.031ns (74.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.466     2.591    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG/O
                         net (fo=19719, unplaced)     0.466     3.150    sys_clk
                         FDRE                                         r  soclinux_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     3.373 f  soclinux_reset_re_reg/Q
                         net (fo=2, unplaced)         0.427     3.800    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/soclinux_reset_re
                         LUT4 (Prop_lut4_I1_O)        0.123     3.923 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, unplaced)         0.604     4.527    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/debugCd_external_reset0
                         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     9.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     9.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     9.768    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.841 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.442    10.283    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.083    10.366 r  BUFG/O
                         net (fo=19719, unplaced)     0.321    10.687    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_0
                         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/C
                         clock pessimism              0.318    11.005    
                         clock uncertainty           -0.064    10.940    
                         FDPE (Recov_fdpe_C_PRE)     -0.180    10.760    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         10.760    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  6.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 soclinux_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.114%)  route 0.441ns (72.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.231     1.040    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG/O
                         net (fo=19719, unplaced)     0.098     1.164    sys_clk
                         FDRE                                         r  soclinux_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.264 f  soclinux_reset_storage_reg[1]/Q
                         net (fo=3, unplaced)         0.141     1.406    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_2
                         LUT4 (Prop_lut4_I2_O)        0.064     1.470 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, unplaced)         0.300     1.769    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/debugCd_external_reset0
                         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.243     1.298    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG/O
                         net (fo=19719, unplaced)     0.243     1.571    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_0
                         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/C
                         clock pessimism             -0.262     1.309    
                         FDPE (Remov_fdpe_C_PRE)     -0.074     1.235    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.534    





