/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[183] ? in_data[104] : in_data[105];
  assign celloutsig_0_28z = celloutsig_0_26z[4] ? celloutsig_0_4z : celloutsig_0_14z[5];
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_2z[11] : celloutsig_1_1z);
  assign celloutsig_0_9z = !(celloutsig_0_4z ? in_data[77] : celloutsig_0_2z);
  assign celloutsig_0_13z = !(celloutsig_0_3z[4] ? celloutsig_0_4z : celloutsig_0_9z);
  assign celloutsig_0_22z = !(celloutsig_0_6z[3] ? celloutsig_0_0z : celloutsig_0_14z[1]);
  assign celloutsig_1_1z = ~((in_data[102] | celloutsig_1_0z) & in_data[129]);
  assign celloutsig_0_1z = ~((in_data[19] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_70z = celloutsig_0_39z[5] | ~(celloutsig_0_37z);
  assign celloutsig_0_16z = celloutsig_0_10z | celloutsig_0_7z[10];
  assign celloutsig_0_37z = celloutsig_0_21z[10] ^ _00_;
  assign celloutsig_1_7z = celloutsig_1_2z[5] ^ celloutsig_1_5z;
  assign celloutsig_0_18z = celloutsig_0_7z[11] ^ celloutsig_0_2z;
  assign celloutsig_0_20z = celloutsig_0_1z ^ celloutsig_0_19z;
  reg [9:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 10'h000;
    else _17_ <= { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_20z };
  assign { _01_[9:2], _00_, _01_[0] } = _17_;
  assign celloutsig_0_36z = celloutsig_0_26z[5:0] && { celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_10z = celloutsig_0_7z[20:12] && { celloutsig_0_7z[23:16], celloutsig_0_2z };
  assign celloutsig_0_23z = in_data[53:40] && { celloutsig_0_14z[1:0], celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_3z[13:5], celloutsig_0_16z } && { celloutsig_0_3z[12:5], celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_69z = ! { celloutsig_0_42z[15:2], celloutsig_0_12z };
  assign celloutsig_1_19z = ! { celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_6z = { in_data[89:83], celloutsig_0_5z } % { 1'h1, in_data[41:36], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[145:124], celloutsig_1_0z, celloutsig_1_1z } * { in_data[162:149], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_7z[23:10], celloutsig_0_18z } * { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_26z = celloutsig_0_24z ? celloutsig_0_21z : { in_data[28:18], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_1_9z = - celloutsig_1_8z[16:3];
  assign celloutsig_0_11z = - celloutsig_0_3z[5:3];
  assign celloutsig_0_34z = ~ { celloutsig_0_26z[5], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_3z = ~ in_data[44:29];
  assign celloutsig_0_42z = ~ { celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_14z };
  assign celloutsig_1_11z = ~ { in_data[162:156], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_18z = ~ { celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_1_3z = & celloutsig_1_2z[16:4];
  assign celloutsig_0_15z = & celloutsig_0_6z[5:2];
  assign celloutsig_0_24z = & { celloutsig_0_21z, celloutsig_0_6z[5:2], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[11:8];
  assign celloutsig_0_5z = | { celloutsig_0_3z[6:5], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_5z = | { celloutsig_1_2z[23:1], celloutsig_1_0z };
  assign celloutsig_0_12z = | { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_4z = | { celloutsig_0_2z, in_data[85:84], celloutsig_0_0z };
  assign celloutsig_0_19z = | { celloutsig_0_7z[10:8], celloutsig_0_2z, in_data[85:84], celloutsig_0_0z };
  assign celloutsig_0_8z = ~^ celloutsig_0_7z[14:7];
  assign celloutsig_0_7z = { in_data[50:28], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } << in_data[80:55];
  assign celloutsig_0_39z = { celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_23z } >> { celloutsig_0_28z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_1_6z = in_data[128:115] >> celloutsig_1_2z[21:8];
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z } >> celloutsig_0_3z[8:2];
  assign celloutsig_0_27z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_22z } >> { celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_1_12z = celloutsig_1_9z[4:2] <<< in_data[129:127];
  assign celloutsig_1_13z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_11z[6] & celloutsig_1_6z[9]));
  assign { celloutsig_1_8z[18:4], celloutsig_1_8z[1], celloutsig_1_8z[3], celloutsig_1_8z[19] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign _01_[1] = _00_;
  assign { celloutsig_1_8z[2], celloutsig_1_8z[0] } = { celloutsig_1_8z[4], celloutsig_1_8z[19] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
