{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588061537200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588061537209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 16:12:17 2020 " "Processing started: Tue Apr 28 16:12:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588061537209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588061537209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW2 -c HW2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW2 -c HW2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588061537209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588061538019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588061538019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2.v 1 1 " "Found 1 design units, including 1 entities, in source file hw2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW2 " "Found entity 1: HW2" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588061564831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588061564831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m25aa010a.v 1 1 " "Found 1 design units, including 1 entities, in source file m25aa010a.v" { { "Info" "ISGN_ENTITY_NAME" "1 M25AA010A " "Found entity 1: M25AA010A" {  } { { "M25AA010A.v" "" { Text "D:/QuartusCode/HW2/M25AA010A.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588061564836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588061564836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/HW2/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588061564853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588061564853 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_value packed HW2.v(30) " "Verilog HDL Port Declaration warning at HW2.v(30): data type declaration for \"read_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 30 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1588061564858 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_value HW2.v(22) " "HDL info at HW2.v(22): see declaration for object \"read_value\"" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588061564859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW2 " "Elaborating entity \"HW2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588061564968 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi_di HW2.v(242) " "Verilog HDL Always Construct warning at HW2.v(242): inferring latch(es) for variable \"spi_di\", which holds its previous value in one or more paths through the always construct" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 242 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588061564986 "|HW2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_di HW2.v(242) " "Inferred latch for \"spi_di\" at HW2.v(242)" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588061564988 "|HW2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:edge1 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:edge1\"" {  } { { "HW2.v" "edge1" { Text "D:/QuartusCode/HW2/HW2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588061565059 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 21 -1 0 } } { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588061565982 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588061565982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[0\] GND " "Pin \"read_value\[0\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[1\] GND " "Pin \"read_value\[1\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[2\] GND " "Pin \"read_value\[2\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[3\] GND " "Pin \"read_value\[3\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[4\] GND " "Pin \"read_value\[4\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[5\] GND " "Pin \"read_value\[5\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[6\] GND " "Pin \"read_value\[6\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_value\[7\] GND " "Pin \"read_value\[7\]\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_complete GND " "Pin \"read_complete\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|read_complete"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_di GND " "Pin \"spi_di\" is stuck at GND" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588061566038 "|HW2|spi_di"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588061566038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588061566131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588061566602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588061567120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588061567120 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "HW2.v" "" { Text "D:/QuartusCode/HW2/HW2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588061567490 "|HW2|read"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588061567490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588061567492 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588061567492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588061567492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588061567492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588061567537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 16:12:47 2020 " "Processing ended: Tue Apr 28 16:12:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588061567537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588061567537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588061567537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588061567537 ""}
