
bmp280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001958  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08001ae8  08001ae8  00002ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b64  08001b64  00003050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001b64  08001b64  00002b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001b6c  08001b6c  00003050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b6c  08001b6c  00002b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001b70  08001b70  00002b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08001b74  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003050  2**0
                  CONTENTS
 10 .bss          00000180  20000050  20000050  00003050  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001d0  200001d0  00003050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001563  00000000  00000000  00003080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000715  00000000  00000000  000045e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000188  00000000  00000000  00004cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000108  00000000  00000000  00004e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019430  00000000  00000000  00004f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000208c  00000000  00000000  0001e3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bf5b  00000000  00000000  00020444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac39f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000009d0  00000000  00000000  000ac3e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000acdb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000046  00000000  00000000  000acdd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001ad0 	.word	0x08001ad0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	08001ad0 	.word	0x08001ad0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800028e:	f000 b9bb 	b.w	8000608 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f835 	bl	8000310 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f828 	bl	8000310 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f817 	bl	8000310 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f809 	bl	8000310 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <bmp_read8>:
static int16_t  dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

static int32_t t_fine;

// BMP280 register read
uint8_t bmp_read8(uint8_t reg) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
    uint8_t data;

    I2CStart();
 8000616:	f000 fb99 	bl	8000d4c <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR);
 800061a:	20ec      	movs	r0, #236	@ 0xec
 800061c:	f000 fbcc 	bl	8000db8 <I2CSendSlaveAddr>
    I2CSendData(reg);
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fbe4 	bl	8000df0 <I2CSendData>

    I2CRepeatStart();
 8000628:	f000 fba8 	bl	8000d7c <I2CRepeatStart>
    I2CSendSlaveAddr(BMP280_ADDR | 0x01);
 800062c:	20ed      	movs	r0, #237	@ 0xed
 800062e:	f000 fbc3 	bl	8000db8 <I2CSendSlaveAddr>
    data = I2CRecvDataNAck();
 8000632:	f000 fc17 	bl	8000e64 <I2CRecvDataNAck>
 8000636:	4603      	mov	r3, r0
 8000638:	73fb      	strb	r3, [r7, #15]
    I2CStop();
 800063a:	f000 fba5 	bl	8000d88 <I2CStop>

    return data;
 800063e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000640:	4618      	mov	r0, r3
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <bmp_write8>:

// BMP280 register write
void bmp_write8(uint8_t reg, uint8_t value) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	460a      	mov	r2, r1
 8000652:	71fb      	strb	r3, [r7, #7]
 8000654:	4613      	mov	r3, r2
 8000656:	71bb      	strb	r3, [r7, #6]
    I2CStart();
 8000658:	f000 fb78 	bl	8000d4c <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR);
 800065c:	20ec      	movs	r0, #236	@ 0xec
 800065e:	f000 fbab 	bl	8000db8 <I2CSendSlaveAddr>
    I2CSendData(reg);
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	4618      	mov	r0, r3
 8000666:	f000 fbc3 	bl	8000df0 <I2CSendData>
    I2CSendData(value);
 800066a:	79bb      	ldrb	r3, [r7, #6]
 800066c:	4618      	mov	r0, r3
 800066e:	f000 fbbf 	bl	8000df0 <I2CSendData>
    I2CStop();
 8000672:	f000 fb89 	bl	8000d88 <I2CStop>
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}

0800067e <bmp_read16>:

// two byte read
uint16_t bmp_read16(uint8_t reg) {
 800067e:	b580      	push	{r7, lr}
 8000680:	b084      	sub	sp, #16
 8000682:	af00      	add	r7, sp, #0
 8000684:	4603      	mov	r3, r0
 8000686:	71fb      	strb	r3, [r7, #7]
    uint8_t msb, lsb;

    I2CStart();
 8000688:	f000 fb60 	bl	8000d4c <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR);
 800068c:	20ec      	movs	r0, #236	@ 0xec
 800068e:	f000 fb93 	bl	8000db8 <I2CSendSlaveAddr>
    I2CSendData(reg);
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	4618      	mov	r0, r3
 8000696:	f000 fbab 	bl	8000df0 <I2CSendData>

    I2CRepeatStart();
 800069a:	f000 fb6f 	bl	8000d7c <I2CRepeatStart>
    I2CSendSlaveAddr(BMP280_ADDR | 1);
 800069e:	20ed      	movs	r0, #237	@ 0xed
 80006a0:	f000 fb8a 	bl	8000db8 <I2CSendSlaveAddr>
    msb = I2CRecvDataAck();
 80006a4:	f000 fbc4 	bl	8000e30 <I2CRecvDataAck>
 80006a8:	4603      	mov	r3, r0
 80006aa:	73fb      	strb	r3, [r7, #15]
    lsb = I2CRecvDataNAck();
 80006ac:	f000 fbda 	bl	8000e64 <I2CRecvDataNAck>
 80006b0:	4603      	mov	r3, r0
 80006b2:	73bb      	strb	r3, [r7, #14]
    I2CStop();
 80006b4:	f000 fb68 	bl	8000d88 <I2CStop>

    return (msb << 8) | lsb;
 80006b8:	7bfb      	ldrb	r3, [r7, #15]
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	021b      	lsls	r3, r3, #8
 80006be:	b21a      	sxth	r2, r3
 80006c0:	7bbb      	ldrb	r3, [r7, #14]
 80006c2:	b21b      	sxth	r3, r3
 80006c4:	4313      	orrs	r3, r2
 80006c6:	b21b      	sxth	r3, r3
 80006c8:	b29b      	uxth	r3, r3
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
	...

080006d4 <BMP280_Init>:

uint8_t BMP280_Init(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0

    uint8_t id = bmp_read8(0xD0);
 80006da:	20d0      	movs	r0, #208	@ 0xd0
 80006dc:	f7ff ff96 	bl	800060c <bmp_read8>
 80006e0:	4603      	mov	r3, r0
 80006e2:	71fb      	strb	r3, [r7, #7]
    if(id != 0x58)
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	2b58      	cmp	r3, #88	@ 0x58
 80006e8:	d001      	beq.n	80006ee <BMP280_Init+0x1a>
        return 1;
 80006ea:	2301      	movs	r3, #1
 80006ec:	e04b      	b.n	8000786 <BMP280_Init+0xb2>

    // reset
    bmp_write8(0xE0, 0xB6);
 80006ee:	21b6      	movs	r1, #182	@ 0xb6
 80006f0:	20e0      	movs	r0, #224	@ 0xe0
 80006f2:	f7ff ffa9 	bl	8000648 <bmp_write8>

    // oversampling & normal mode
    bmp_write8(0xF4, 0x27);
 80006f6:	2127      	movs	r1, #39	@ 0x27
 80006f8:	20f4      	movs	r0, #244	@ 0xf4
 80006fa:	f7ff ffa5 	bl	8000648 <bmp_write8>
    bmp_write8(0xF5, 0xA0);
 80006fe:	21a0      	movs	r1, #160	@ 0xa0
 8000700:	20f5      	movs	r0, #245	@ 0xf5
 8000702:	f7ff ffa1 	bl	8000648 <bmp_write8>

    // read pressure calibration values
    dig_P1 = bmp_read16(0x8E);
 8000706:	208e      	movs	r0, #142	@ 0x8e
 8000708:	f7ff ffb9 	bl	800067e <bmp_read16>
 800070c:	4603      	mov	r3, r0
 800070e:	461a      	mov	r2, r3
 8000710:	4b1f      	ldr	r3, [pc, #124]	@ (8000790 <BMP280_Init+0xbc>)
 8000712:	801a      	strh	r2, [r3, #0]
    dig_P2 = bmp_read16(0x90);
 8000714:	2090      	movs	r0, #144	@ 0x90
 8000716:	f7ff ffb2 	bl	800067e <bmp_read16>
 800071a:	4603      	mov	r3, r0
 800071c:	b21a      	sxth	r2, r3
 800071e:	4b1d      	ldr	r3, [pc, #116]	@ (8000794 <BMP280_Init+0xc0>)
 8000720:	801a      	strh	r2, [r3, #0]
    dig_P3 = bmp_read16(0x92);
 8000722:	2092      	movs	r0, #146	@ 0x92
 8000724:	f7ff ffab 	bl	800067e <bmp_read16>
 8000728:	4603      	mov	r3, r0
 800072a:	b21a      	sxth	r2, r3
 800072c:	4b1a      	ldr	r3, [pc, #104]	@ (8000798 <BMP280_Init+0xc4>)
 800072e:	801a      	strh	r2, [r3, #0]
    dig_P4 = bmp_read16(0x94);
 8000730:	2094      	movs	r0, #148	@ 0x94
 8000732:	f7ff ffa4 	bl	800067e <bmp_read16>
 8000736:	4603      	mov	r3, r0
 8000738:	b21a      	sxth	r2, r3
 800073a:	4b18      	ldr	r3, [pc, #96]	@ (800079c <BMP280_Init+0xc8>)
 800073c:	801a      	strh	r2, [r3, #0]
    dig_P5 = bmp_read16(0x96);
 800073e:	2096      	movs	r0, #150	@ 0x96
 8000740:	f7ff ff9d 	bl	800067e <bmp_read16>
 8000744:	4603      	mov	r3, r0
 8000746:	b21a      	sxth	r2, r3
 8000748:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <BMP280_Init+0xcc>)
 800074a:	801a      	strh	r2, [r3, #0]
    dig_P6 = bmp_read16(0x98);
 800074c:	2098      	movs	r0, #152	@ 0x98
 800074e:	f7ff ff96 	bl	800067e <bmp_read16>
 8000752:	4603      	mov	r3, r0
 8000754:	b21a      	sxth	r2, r3
 8000756:	4b13      	ldr	r3, [pc, #76]	@ (80007a4 <BMP280_Init+0xd0>)
 8000758:	801a      	strh	r2, [r3, #0]
    dig_P7 = bmp_read16(0x9A);
 800075a:	209a      	movs	r0, #154	@ 0x9a
 800075c:	f7ff ff8f 	bl	800067e <bmp_read16>
 8000760:	4603      	mov	r3, r0
 8000762:	b21a      	sxth	r2, r3
 8000764:	4b10      	ldr	r3, [pc, #64]	@ (80007a8 <BMP280_Init+0xd4>)
 8000766:	801a      	strh	r2, [r3, #0]
    dig_P8 = bmp_read16(0x9C);
 8000768:	209c      	movs	r0, #156	@ 0x9c
 800076a:	f7ff ff88 	bl	800067e <bmp_read16>
 800076e:	4603      	mov	r3, r0
 8000770:	b21a      	sxth	r2, r3
 8000772:	4b0e      	ldr	r3, [pc, #56]	@ (80007ac <BMP280_Init+0xd8>)
 8000774:	801a      	strh	r2, [r3, #0]
    dig_P9 = bmp_read16(0x9E);
 8000776:	209e      	movs	r0, #158	@ 0x9e
 8000778:	f7ff ff81 	bl	800067e <bmp_read16>
 800077c:	4603      	mov	r3, r0
 800077e:	b21a      	sxth	r2, r3
 8000780:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <BMP280_Init+0xdc>)
 8000782:	801a      	strh	r2, [r3, #0]

    return 0;
 8000784:	2300      	movs	r3, #0
}
 8000786:	4618      	mov	r0, r3
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	2000006c 	.word	0x2000006c
 8000794:	2000006e 	.word	0x2000006e
 8000798:	20000070 	.word	0x20000070
 800079c:	20000072 	.word	0x20000072
 80007a0:	20000074 	.word	0x20000074
 80007a4:	20000076 	.word	0x20000076
 80007a8:	20000078 	.word	0x20000078
 80007ac:	2000007a 	.word	0x2000007a
 80007b0:	2000007c 	.word	0x2000007c

080007b4 <BMP280_ReadPressure>:

uint32_t BMP280_ReadPressure(void) {
 80007b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007b8:	b0b9      	sub	sp, #228	@ 0xe4
 80007ba:	af00      	add	r7, sp, #0

    int32_t adc_T, adc_P;

    // temperature read
    adc_T = ((uint32_t)bmp_read8(0xFA) << 12) |
 80007bc:	20fa      	movs	r0, #250	@ 0xfa
 80007be:	f7ff ff25 	bl	800060c <bmp_read8>
 80007c2:	4603      	mov	r3, r0
 80007c4:	031c      	lsls	r4, r3, #12
            ((uint32_t)bmp_read8(0xFB) << 4)  |
 80007c6:	20fb      	movs	r0, #251	@ 0xfb
 80007c8:	f7ff ff20 	bl	800060c <bmp_read8>
 80007cc:	4603      	mov	r3, r0
 80007ce:	011b      	lsls	r3, r3, #4
    adc_T = ((uint32_t)bmp_read8(0xFA) << 12) |
 80007d0:	431c      	orrs	r4, r3
            (bmp_read8(0xFC) >> 4);
 80007d2:	20fc      	movs	r0, #252	@ 0xfc
 80007d4:	f7ff ff1a 	bl	800060c <bmp_read8>
 80007d8:	4603      	mov	r3, r0
 80007da:	091b      	lsrs	r3, r3, #4
 80007dc:	b2db      	uxtb	r3, r3
            ((uint32_t)bmp_read8(0xFB) << 4)  |
 80007de:	4323      	orrs	r3, r4
    adc_T = ((uint32_t)bmp_read8(0xFA) << 12) |
 80007e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

    // compensation for temp
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)dig_P1 << 1))) * ((int32_t)dig_P2)) >> 11;
 80007e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80007e8:	10da      	asrs	r2, r3, #3
 80007ea:	4b79      	ldr	r3, [pc, #484]	@ (80009d0 <BMP280_ReadPressure+0x21c>)
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	1ad2      	subs	r2, r2, r3
 80007f2:	4b78      	ldr	r3, [pc, #480]	@ (80009d4 <BMP280_ReadPressure+0x220>)
 80007f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007f8:	fb02 f303 	mul.w	r3, r2, r3
 80007fc:	12db      	asrs	r3, r3, #11
 80007fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)dig_P1)) * ((adc_T >> 4) - ((int32_t)dig_P1))) >> 12) *
 8000802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000806:	111a      	asrs	r2, r3, #4
 8000808:	4b71      	ldr	r3, [pc, #452]	@ (80009d0 <BMP280_ReadPressure+0x21c>)
 800080a:	881b      	ldrh	r3, [r3, #0]
 800080c:	1ad1      	subs	r1, r2, r3
 800080e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000812:	111a      	asrs	r2, r3, #4
 8000814:	4b6e      	ldr	r3, [pc, #440]	@ (80009d0 <BMP280_ReadPressure+0x21c>)
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	fb01 f303 	mul.w	r3, r1, r3
 800081e:	131a      	asrs	r2, r3, #12
                    ((int32_t)dig_P3)) >> 14;
 8000820:	4b6d      	ldr	r3, [pc, #436]	@ (80009d8 <BMP280_ReadPressure+0x224>)
 8000822:	f9b3 3000 	ldrsh.w	r3, [r3]
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)dig_P1)) * ((adc_T >> 4) - ((int32_t)dig_P1))) >> 12) *
 8000826:	fb02 f303 	mul.w	r3, r2, r3
 800082a:	139b      	asrs	r3, r3, #14
 800082c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    t_fine = var1 + var2;
 8000830:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000834:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000838:	441a      	add	r2, r3
 800083a:	4b68      	ldr	r3, [pc, #416]	@ (80009dc <BMP280_ReadPressure+0x228>)
 800083c:	601a      	str	r2, [r3, #0]

    // pressure read
    adc_P = ((uint32_t)bmp_read8(0xF7) << 12) |
 800083e:	20f7      	movs	r0, #247	@ 0xf7
 8000840:	f7ff fee4 	bl	800060c <bmp_read8>
 8000844:	4603      	mov	r3, r0
 8000846:	031c      	lsls	r4, r3, #12
            ((uint32_t)bmp_read8(0xF8) << 4)  |
 8000848:	20f8      	movs	r0, #248	@ 0xf8
 800084a:	f7ff fedf 	bl	800060c <bmp_read8>
 800084e:	4603      	mov	r3, r0
 8000850:	011b      	lsls	r3, r3, #4
    adc_P = ((uint32_t)bmp_read8(0xF7) << 12) |
 8000852:	431c      	orrs	r4, r3
            (bmp_read8(0xF9) >> 4);
 8000854:	20f9      	movs	r0, #249	@ 0xf9
 8000856:	f7ff fed9 	bl	800060c <bmp_read8>
 800085a:	4603      	mov	r3, r0
 800085c:	091b      	lsrs	r3, r3, #4
 800085e:	b2db      	uxtb	r3, r3
            ((uint32_t)bmp_read8(0xF8) << 4)  |
 8000860:	4323      	orrs	r3, r4
    adc_P = ((uint32_t)bmp_read8(0xF7) << 12) |
 8000862:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    int64_t p;

    var1 = ((int64_t)t_fine) - 128000;
 8000866:	4b5d      	ldr	r3, [pc, #372]	@ (80009dc <BMP280_ReadPressure+0x228>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f5a3 33fa 	sub.w	r3, r3, #128000	@ 0x1f400
 800086e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    var2 = var1 * var1 * (int64_t)dig_P6;
 8000872:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000876:	fb03 f303 	mul.w	r3, r3, r3
 800087a:	461a      	mov	r2, r3
 800087c:	4b58      	ldr	r3, [pc, #352]	@ (80009e0 <BMP280_ReadPressure+0x22c>)
 800087e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000882:	fb02 f303 	mul.w	r3, r2, r3
 8000886:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 800088a:	4b56      	ldr	r3, [pc, #344]	@ (80009e4 <BMP280_ReadPressure+0x230>)
 800088c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000890:	461a      	mov	r2, r3
 8000892:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000896:	fb02 f303 	mul.w	r3, r2, r3
 800089a:	045a      	lsls	r2, r3, #17
 800089c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80008a0:	4413      	add	r3, r2
 80008a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    var2 = var2 + (((int64_t)dig_P4)<<35);
    var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) +
 80008a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80008aa:	fb03 f303 	mul.w	r3, r3, r3
 80008ae:	17da      	asrs	r2, r3, #31
 80008b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80008b4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80008b8:	4b47      	ldr	r3, [pc, #284]	@ (80009d8 <BMP280_ReadPressure+0x224>)
 80008ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008be:	b21b      	sxth	r3, r3
 80008c0:	17da      	asrs	r2, r3, #31
 80008c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80008c6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80008ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80008ce:	460b      	mov	r3, r1
 80008d0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80008d4:	fb02 f203 	mul.w	r2, r2, r3
 80008d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80008dc:	e9c7 012c 	strd	r0, r1, [r7, #176]	@ 0xb0
 80008e0:	4601      	mov	r1, r0
 80008e2:	fb01 f303 	mul.w	r3, r1, r3
 80008e6:	4413      	add	r3, r2
 80008e8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80008ec:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80008f0:	fba2 1201 	umull	r1, r2, r2, r1
 80008f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80008f8:	460a      	mov	r2, r1
 80008fa:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80008fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000902:	4413      	add	r3, r2
 8000904:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000908:	f04f 0200 	mov.w	r2, #0
 800090c:	f04f 0300 	mov.w	r3, #0
 8000910:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 8000914:	0a0a      	lsrs	r2, r1, #8
 8000916:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800091a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800091e:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8000922:	120b      	asrs	r3, r1, #8
 8000924:	4611      	mov	r1, r2
           ((var1 * (int64_t)dig_P2)<<12);
 8000926:	4b2b      	ldr	r3, [pc, #172]	@ (80009d4 <BMP280_ReadPressure+0x220>)
 8000928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800092c:	461a      	mov	r2, r3
 800092e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000932:	fb02 f303 	mul.w	r3, r2, r3
 8000936:	031b      	lsls	r3, r3, #12
    var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) +
 8000938:	440b      	add	r3, r1
 800093a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 800093e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000942:	17da      	asrs	r2, r3, #31
 8000944:	673b      	str	r3, [r7, #112]	@ 0x70
 8000946:	677a      	str	r2, [r7, #116]	@ 0x74
 8000948:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800094c:	4613      	mov	r3, r2
 800094e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000952:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000956:	460b      	mov	r3, r1
 8000958:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800095c:	4b1c      	ldr	r3, [pc, #112]	@ (80009d0 <BMP280_ReadPressure+0x21c>)
 800095e:	881b      	ldrh	r3, [r3, #0]
 8000960:	b29b      	uxth	r3, r3
 8000962:	2200      	movs	r2, #0
 8000964:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000968:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800096c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8000970:	460b      	mov	r3, r1
 8000972:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000976:	fb02 f203 	mul.w	r2, r2, r3
 800097a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800097e:	e9c7 0128 	strd	r0, r1, [r7, #160]	@ 0xa0
 8000982:	4601      	mov	r1, r0
 8000984:	fb01 f303 	mul.w	r3, r1, r3
 8000988:	4413      	add	r3, r2
 800098a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800098e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000992:	fba2 1201 	umull	r1, r2, r2, r1
 8000996:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800099a:	460a      	mov	r2, r1
 800099c:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 80009a0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80009a4:	4413      	add	r3, r2
 80009a6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80009aa:	f04f 0200 	mov.w	r2, #0
 80009ae:	f04f 0300 	mov.w	r3, #0
 80009b2:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80009b6:	104a      	asrs	r2, r1, #1
 80009b8:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80009bc:	17cb      	asrs	r3, r1, #31
 80009be:	4613      	mov	r3, r2
 80009c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

    if(var1 == 0)
 80009c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d10d      	bne.n	80009e8 <BMP280_ReadPressure+0x234>
        return 0; // avoid divide by zero
 80009cc:	2300      	movs	r3, #0
 80009ce:	e155      	b.n	8000c7c <BMP280_ReadPressure+0x4c8>
 80009d0:	2000006c 	.word	0x2000006c
 80009d4:	2000006e 	.word	0x2000006e
 80009d8:	20000070 	.word	0x20000070
 80009dc:	20000080 	.word	0x20000080
 80009e0:	20000076 	.word	0x20000076
 80009e4:	20000074 	.word	0x20000074

    p = 1048576 - adc_P;
 80009e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80009ec:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80009f0:	17da      	asrs	r2, r3, #31
 80009f2:	61bb      	str	r3, [r7, #24]
 80009f4:	61fa      	str	r2, [r7, #28]
 80009f6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80009fa:	e9c7 3432 	strd	r3, r4, [r7, #200]	@ 0xc8
    p = (((p<<31) - var2)*3125) / var1;
 80009fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000a02:	105b      	asrs	r3, r3, #1
 8000a04:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000a06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000a0a:	07db      	lsls	r3, r3, #31
 8000a0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000a0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000a12:	17da      	asrs	r2, r3, #31
 8000a14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000a16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000a18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8000a1e:	4602      	mov	r2, r0
 8000a20:	1a9d      	subs	r5, r3, r2
 8000a22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000a24:	460a      	mov	r2, r1
 8000a26:	eb63 0602 	sbc.w	r6, r3, r2
 8000a2a:	462a      	mov	r2, r5
 8000a2c:	4633      	mov	r3, r6
 8000a2e:	1891      	adds	r1, r2, r2
 8000a30:	6139      	str	r1, [r7, #16]
 8000a32:	415b      	adcs	r3, r3
 8000a34:	617b      	str	r3, [r7, #20]
 8000a36:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000a3a:	eb12 0a05 	adds.w	sl, r2, r5
 8000a3e:	eb43 0b06 	adc.w	fp, r3, r6
 8000a42:	f04f 0200 	mov.w	r2, #0
 8000a46:	f04f 0300 	mov.w	r3, #0
 8000a4a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8000a4e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8000a52:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8000a56:	eb1a 0802 	adds.w	r8, sl, r2
 8000a5a:	eb4b 0903 	adc.w	r9, fp, r3
 8000a5e:	f04f 0200 	mov.w	r2, #0
 8000a62:	f04f 0300 	mov.w	r3, #0
 8000a66:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8000a6a:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 8000a6e:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8000a72:	4690      	mov	r8, r2
 8000a74:	4699      	mov	r9, r3
 8000a76:	eb18 0305 	adds.w	r3, r8, r5
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	eb49 0306 	adc.w	r3, r9, r6
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	f04f 0200 	mov.w	r2, #0
 8000a86:	f04f 0300 	mov.w	r3, #0
 8000a8a:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000a8e:	4649      	mov	r1, r9
 8000a90:	008b      	lsls	r3, r1, #2
 8000a92:	4641      	mov	r1, r8
 8000a94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000a98:	4641      	mov	r1, r8
 8000a9a:	008a      	lsls	r2, r1, #2
 8000a9c:	4611      	mov	r1, r2
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	195b      	adds	r3, r3, r5
 8000aa4:	663b      	str	r3, [r7, #96]	@ 0x60
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	eb46 0303 	adc.w	r3, r6, r3
 8000aac:	667b      	str	r3, [r7, #100]	@ 0x64
 8000aae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000ab2:	17da      	asrs	r2, r3, #31
 8000ab4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000ab6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8000ab8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000abc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8000ac0:	f7ff fbd6 	bl	8000270 <__aeabi_ldivmod>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
    var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8000acc:	4b6e      	ldr	r3, [pc, #440]	@ (8000c88 <BMP280_ReadPressure+0x4d4>)
 8000ace:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ad2:	b21b      	sxth	r3, r3
 8000ad4:	17da      	asrs	r2, r3, #31
 8000ad6:	653b      	str	r3, [r7, #80]	@ 0x50
 8000ad8:	657a      	str	r2, [r7, #84]	@ 0x54
 8000ada:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8000ade:	f04f 0000 	mov.w	r0, #0
 8000ae2:	f04f 0100 	mov.w	r1, #0
 8000ae6:	0b50      	lsrs	r0, r2, #13
 8000ae8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000aec:	1359      	asrs	r1, r3, #13
 8000aee:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8000af2:	462b      	mov	r3, r5
 8000af4:	fb00 f203 	mul.w	r2, r0, r3
 8000af8:	4623      	mov	r3, r4
 8000afa:	fb03 f301 	mul.w	r3, r3, r1
 8000afe:	4413      	add	r3, r2
 8000b00:	4622      	mov	r2, r4
 8000b02:	fba2 1200 	umull	r1, r2, r2, r0
 8000b06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000b0a:	460a      	mov	r2, r1
 8000b0c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8000b10:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000b14:	4413      	add	r3, r2
 8000b16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000b1a:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8000b1e:	f04f 0000 	mov.w	r0, #0
 8000b22:	f04f 0100 	mov.w	r1, #0
 8000b26:	0b50      	lsrs	r0, r2, #13
 8000b28:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000b2c:	1359      	asrs	r1, r3, #13
 8000b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8000b32:	462b      	mov	r3, r5
 8000b34:	fb00 f203 	mul.w	r2, r0, r3
 8000b38:	4623      	mov	r3, r4
 8000b3a:	fb03 f301 	mul.w	r3, r3, r1
 8000b3e:	4413      	add	r3, r2
 8000b40:	4622      	mov	r2, r4
 8000b42:	fba2 1200 	umull	r1, r2, r2, r0
 8000b46:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000b4a:	460a      	mov	r2, r1
 8000b4c:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8000b50:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000b54:	4413      	add	r3, r2
 8000b56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	f04f 0300 	mov.w	r3, #0
 8000b62:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8000b66:	4621      	mov	r1, r4
 8000b68:	0e4a      	lsrs	r2, r1, #25
 8000b6a:	4629      	mov	r1, r5
 8000b6c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000b70:	4629      	mov	r1, r5
 8000b72:	164b      	asrs	r3, r1, #25
 8000b74:	4613      	mov	r3, r2
 8000b76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    var2 = (((int64_t)dig_P8) * p) >> 19;
 8000b7a:	4b44      	ldr	r3, [pc, #272]	@ (8000c8c <BMP280_ReadPressure+0x4d8>)
 8000b7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b80:	b21b      	sxth	r3, r3
 8000b82:	17da      	asrs	r2, r3, #31
 8000b84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000b86:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000b88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000b8c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8000b90:	462a      	mov	r2, r5
 8000b92:	fb02 f203 	mul.w	r2, r2, r3
 8000b96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000b9a:	4621      	mov	r1, r4
 8000b9c:	fb01 f303 	mul.w	r3, r1, r3
 8000ba0:	441a      	add	r2, r3
 8000ba2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000ba6:	4621      	mov	r1, r4
 8000ba8:	fba3 1301 	umull	r1, r3, r3, r1
 8000bac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000bb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000bba:	18d3      	adds	r3, r2, r3
 8000bbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8000bcc:	4621      	mov	r1, r4
 8000bce:	0cca      	lsrs	r2, r1, #19
 8000bd0:	4629      	mov	r1, r5
 8000bd2:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000bd6:	4629      	mov	r1, r5
 8000bd8:	14cb      	asrs	r3, r1, #19
 8000bda:	4613      	mov	r3, r2
 8000bdc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

    p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8000be0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000be4:	17da      	asrs	r2, r3, #31
 8000be6:	643b      	str	r3, [r7, #64]	@ 0x40
 8000be8:	647a      	str	r2, [r7, #68]	@ 0x44
 8000bea:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8000bee:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8000bf2:	4621      	mov	r1, r4
 8000bf4:	1889      	adds	r1, r1, r2
 8000bf6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8000bf8:	4629      	mov	r1, r5
 8000bfa:	eb43 0101 	adc.w	r1, r3, r1
 8000bfe:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8000c00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000c04:	17da      	asrs	r2, r3, #31
 8000c06:	633b      	str	r3, [r7, #48]	@ 0x30
 8000c08:	637a      	str	r2, [r7, #52]	@ 0x34
 8000c0a:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8000c0e:	4623      	mov	r3, r4
 8000c10:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8000c14:	4602      	mov	r2, r0
 8000c16:	189b      	adds	r3, r3, r2
 8000c18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	462a      	mov	r2, r5
 8000c1e:	eb42 0303 	adc.w	r3, r2, r3
 8000c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c24:	f04f 0000 	mov.w	r0, #0
 8000c28:	f04f 0100 	mov.w	r1, #0
 8000c2c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8000c30:	4623      	mov	r3, r4
 8000c32:	0a18      	lsrs	r0, r3, #8
 8000c34:	462b      	mov	r3, r5
 8000c36:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000c3a:	462b      	mov	r3, r5
 8000c3c:	1219      	asrs	r1, r3, #8
 8000c3e:	4b14      	ldr	r3, [pc, #80]	@ (8000c90 <BMP280_ReadPressure+0x4dc>)
 8000c40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c44:	b21b      	sxth	r3, r3
 8000c46:	17da      	asrs	r2, r3, #31
 8000c48:	623b      	str	r3, [r7, #32]
 8000c4a:	627a      	str	r2, [r7, #36]	@ 0x24
 8000c4c:	f04f 0200 	mov.w	r2, #0
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	e9d7 5608 	ldrd	r5, r6, [r7, #32]
 8000c58:	4634      	mov	r4, r6
 8000c5a:	0123      	lsls	r3, r4, #4
 8000c5c:	462c      	mov	r4, r5
 8000c5e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000c62:	462c      	mov	r4, r5
 8000c64:	0122      	lsls	r2, r4, #4
 8000c66:	1884      	adds	r4, r0, r2
 8000c68:	603c      	str	r4, [r7, #0]
 8000c6a:	eb41 0303 	adc.w	r3, r1, r3
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000c74:	e9c7 3432 	strd	r3, r4, [r7, #200]	@ 0xc8

    return (uint32_t)p;  // in Pa
 8000c78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	37e4      	adds	r7, #228	@ 0xe4
 8000c80:	46bd      	mov	sp, r7
 8000c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c86:	bf00      	nop
 8000c88:	2000007c 	.word	0x2000007c
 8000c8c:	2000007a 	.word	0x2000007a
 8000c90:	20000078 	.word	0x20000078

08000c94 <I2CInit>:
 *      Author: admin
 */

#include "i2c.h"

void I2CInit(void) {
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
	// gpio config
	// enable gpio b clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000c98:	4b29      	ldr	r3, [pc, #164]	@ (8000d40 <I2CInit+0xac>)
 8000c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9c:	4a28      	ldr	r2, [pc, #160]	@ (8000d40 <I2CInit+0xac>)
 8000c9e:	f043 0302 	orr.w	r3, r3, #2
 8000ca2:	6313      	str	r3, [r2, #48]	@ 0x30
	// set mode as alt fn (10)
	GPIOB->MODER |= BV(2*6+1) | BV(2*7+1);
 8000ca4:	4b27      	ldr	r3, [pc, #156]	@ (8000d44 <I2CInit+0xb0>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a26      	ldr	r2, [pc, #152]	@ (8000d44 <I2CInit+0xb0>)
 8000caa:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000cae:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(2*6) | BV(2*7));
 8000cb0:	4b24      	ldr	r3, [pc, #144]	@ (8000d44 <I2CInit+0xb0>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a23      	ldr	r2, [pc, #140]	@ (8000d44 <I2CInit+0xb0>)
 8000cb6:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 8000cba:	6013      	str	r3, [r2, #0]
	// set alt fn to AF4 (i2c)
	GPIOB->AFR[0] = (4 << (4*6)) | (4 << (4*7));
 8000cbc:	4b21      	ldr	r3, [pc, #132]	@ (8000d44 <I2CInit+0xb0>)
 8000cbe:	f04f 4288 	mov.w	r2, #1140850688	@ 0x44000000
 8000cc2:	621a      	str	r2, [r3, #32]
	// no pull up & pull down regr
	GPIOB->PUPDR &= ~(BV(2*6+1) | BV(2*7+1) | BV(2*6) | BV(2*7));
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d44 <I2CInit+0xb0>)
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	4a1e      	ldr	r2, [pc, #120]	@ (8000d44 <I2CInit+0xb0>)
 8000cca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000cce:	60d3      	str	r3, [r2, #12]
	// Enable open-drain for PB6 & PB7
	GPIOB->OTYPER |= BV(6) | BV(7);
 8000cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d44 <I2CInit+0xb0>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d44 <I2CInit+0xb0>)
 8000cd6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000cda:	6053      	str	r3, [r2, #4]

	// i2c config
	// enable i2c peri clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000cdc:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <I2CInit+0xac>)
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	4a17      	ldr	r2, [pc, #92]	@ (8000d40 <I2CInit+0xac>)
 8000ce2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ce6:	6413      	str	r3, [r2, #64]	@ 0x40
	// i2c sw reset
	I2C1->CR1 |= I2C_CR1_SWRST;
 8000ce8:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <I2CInit+0xb4>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a16      	ldr	r2, [pc, #88]	@ (8000d48 <I2CInit+0xb4>)
 8000cee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cf2:	6013      	str	r3, [r2, #0]
	I2C1->CR1 = 0;				// clear all CR1 bits
 8000cf4:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <I2CInit+0xb4>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
	// peri clock -- CR2 = 16MHz
	I2C1->CR2 |= 16 << I2C_CR2_FREQ_Pos;
 8000cfa:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <I2CInit+0xb4>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	4a12      	ldr	r2, [pc, #72]	@ (8000d48 <I2CInit+0xb4>)
 8000d00:	f043 0310 	orr.w	r3, r3, #16
 8000d04:	6053      	str	r3, [r2, #4]
	// set i2c clock -- CCR = 80 (Std mode=100KHz)
	I2C1->CCR = 80;
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <I2CInit+0xb4>)
 8000d08:	2250      	movs	r2, #80	@ 0x50
 8000d0a:	61da      	str	r2, [r3, #28]
	I2C1->CCR &= ~I2C_CCR_FS;	// standard mode (default)
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <I2CInit+0xb4>)
 8000d0e:	69db      	ldr	r3, [r3, #28]
 8000d10:	4a0d      	ldr	r2, [pc, #52]	@ (8000d48 <I2CInit+0xb4>)
 8000d12:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000d16:	61d3      	str	r3, [r2, #28]
	// set Trise -- TRISE = 17
	I2C1->TRISE = 17;
 8000d18:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <I2CInit+0xb4>)
 8000d1a:	2211      	movs	r2, #17
 8000d1c:	621a      	str	r2, [r3, #32]
	// enable ack
	I2C1->CR1 |= I2C_CR1_ACK;
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <I2CInit+0xb4>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a09      	ldr	r2, [pc, #36]	@ (8000d48 <I2CInit+0xb4>)
 8000d24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d28:	6013      	str	r3, [r2, #0]
	// enable i2c peri
	I2C1->CR1 |= I2C_CR1_PE;
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <I2CInit+0xb4>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a06      	ldr	r2, [pc, #24]	@ (8000d48 <I2CInit+0xb4>)
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	6013      	str	r3, [r2, #0]
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40020400 	.word	0x40020400
 8000d48:	40005400 	.word	0x40005400

08000d4c <I2CStart>:

void I2CStart(void) {
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
	// send start bit
	I2C1->CR1 |= I2C_CR1_START;
 8000d50:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <I2CStart+0x2c>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <I2CStart+0x2c>)
 8000d56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d5a:	6013      	str	r3, [r2, #0]
	// wait for start bit sent on bus
	while(!(I2C1->SR1 & I2C_SR1_SB));	// while((I2C1->SR1 & I2C_SR1_SB) == 0);
 8000d5c:	bf00      	nop
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <I2CStart+0x2c>)
 8000d60:	695b      	ldr	r3, [r3, #20]
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d0f9      	beq.n	8000d5e <I2CStart+0x12>
}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40005400 	.word	0x40005400

08000d7c <I2CRepeatStart>:

void I2CRepeatStart(void) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	I2CStart();
 8000d80:	f7ff ffe4 	bl	8000d4c <I2CStart>
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <I2CStop>:

void I2CStop(void) {
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
	// send stop bit
	I2C1->CR1 |= I2C_CR1_STOP;
 8000d8c:	4b09      	ldr	r3, [pc, #36]	@ (8000db4 <I2CStop+0x2c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a08      	ldr	r2, [pc, #32]	@ (8000db4 <I2CStop+0x2c>)
 8000d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d96:	6013      	str	r3, [r2, #0]
	// wait for stop bit sent on bus
	while(I2C1->SR2 & I2C_SR2_BUSY);		// while((I2C1->SR2 & I2C_SR2_BUSY) != 0);
 8000d98:	bf00      	nop
 8000d9a:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <I2CStop+0x2c>)
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1f9      	bne.n	8000d9a <I2CStop+0x12>
}
 8000da6:	bf00      	nop
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40005400 	.word	0x40005400

08000db8 <I2CSendSlaveAddr>:

void I2CSendSlaveAddr(uint8_t addr) {
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
	// write slave addr in DR
	I2C1->DR = addr;
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <I2CSendSlaveAddr+0x34>)
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	6113      	str	r3, [r2, #16]
	// wait until slave addr is sent
	while(!(I2C1->SR1 & I2C_SR1_ADDR));
 8000dc8:	bf00      	nop
 8000dca:	4b08      	ldr	r3, [pc, #32]	@ (8000dec <I2CSendSlaveAddr+0x34>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d0f9      	beq.n	8000dca <I2CSendSlaveAddr+0x12>
	// read status regrs to clear acks
	(void)I2C1->SR1;
 8000dd6:	4b05      	ldr	r3, [pc, #20]	@ (8000dec <I2CSendSlaveAddr+0x34>)
 8000dd8:	695b      	ldr	r3, [r3, #20]
	(void)I2C1->SR2;
 8000dda:	4b04      	ldr	r3, [pc, #16]	@ (8000dec <I2CSendSlaveAddr+0x34>)
 8000ddc:	699b      	ldr	r3, [r3, #24]
}
 8000dde:	bf00      	nop
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40005400 	.word	0x40005400

08000df0 <I2CSendData>:

void I2CSendData(uint8_t data) {
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	71fb      	strb	r3, [r7, #7]
	// wait until data is sent
	while(!(I2C1->SR1 & I2C_SR1_TXE));
 8000dfa:	bf00      	nop
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <I2CSendData+0x3c>)
 8000dfe:	695b      	ldr	r3, [r3, #20]
 8000e00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d0f9      	beq.n	8000dfc <I2CSendData+0xc>
	// write data in DR
	I2C1->DR = data;
 8000e08:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <I2CSendData+0x3c>)
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	6113      	str	r3, [r2, #16]
	// poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 8000e0e:	bf00      	nop
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <I2CSendData+0x3c>)
 8000e12:	695b      	ldr	r3, [r3, #20]
 8000e14:	f003 0304 	and.w	r3, r3, #4
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d0f9      	beq.n	8000e10 <I2CSendData+0x20>
}
 8000e1c:	bf00      	nop
 8000e1e:	bf00      	nop
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	40005400 	.word	0x40005400

08000e30 <I2CRecvDataAck>:

uint8_t I2CRecvDataAck(void) {
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
	// send ack for next byte read
	I2C1->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;
 8000e34:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <I2CRecvDataAck+0x30>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a09      	ldr	r2, [pc, #36]	@ (8000e60 <I2CRecvDataAck+0x30>)
 8000e3a:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000e3e:	6013      	str	r3, [r2, #0]
	// wait until data is received
	while(!(I2C1->SR1 & I2C_SR1_RXNE));
 8000e40:	bf00      	nop
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <I2CRecvDataAck+0x30>)
 8000e44:	695b      	ldr	r3, [r3, #20]
 8000e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d0f9      	beq.n	8000e42 <I2CRecvDataAck+0x12>
	// collect received data and return it
	return I2C1->DR;
 8000e4e:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <I2CRecvDataAck+0x30>)
 8000e50:	691b      	ldr	r3, [r3, #16]
 8000e52:	b2db      	uxtb	r3, r3
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	40005400 	.word	0x40005400

08000e64 <I2CRecvDataNAck>:

uint8_t I2CRecvDataNAck(void) {
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
	// send no ack for next byte read
	I2C1->CR1 &= ~(I2C_CR1_ACK | I2C_CR1_POS);
 8000e68:	4b0a      	ldr	r3, [pc, #40]	@ (8000e94 <I2CRecvDataNAck+0x30>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a09      	ldr	r2, [pc, #36]	@ (8000e94 <I2CRecvDataNAck+0x30>)
 8000e6e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000e72:	6013      	str	r3, [r2, #0]
	// wait until data is received
	while(!(I2C1->SR1 & I2C_SR1_RXNE));
 8000e74:	bf00      	nop
 8000e76:	4b07      	ldr	r3, [pc, #28]	@ (8000e94 <I2CRecvDataNAck+0x30>)
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d0f9      	beq.n	8000e76 <I2CRecvDataNAck+0x12>
	// collect received data and return it
	return I2C1->DR;
 8000e82:	4b04      	ldr	r3, [pc, #16]	@ (8000e94 <I2CRecvDataNAck+0x30>)
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	b2db      	uxtb	r3, r3
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	40005400 	.word	0x40005400

08000e98 <delay_ms>:
#include "uart.h"
#include "bmp.h"
#include <stdio.h>

void delay_ms(uint32_t ms)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    for(uint32_t i=0; i < ms*16000; i++);
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	e002      	b.n	8000eac <delay_ms+0x14>
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000eb2:	fb02 f303 	mul.w	r3, r2, r3
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d3f4      	bcc.n	8000ea6 <delay_ms+0xe>
}
 8000ebc:	bf00      	nop
 8000ebe:	bf00      	nop
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
	...

08000ecc <main>:

int main(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08c      	sub	sp, #48	@ 0x30
 8000ed0:	af00      	add	r7, sp, #0
    uint32_t pres;

    UartInit(115200);
 8000ed2:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000ed6:	f000 f8a7 	bl	8001028 <UartInit>
    UartPuts("UART OK\r\n");
 8000eda:	4813      	ldr	r0, [pc, #76]	@ (8000f28 <main+0x5c>)
 8000edc:	f000 f91a 	bl	8001114 <UartPuts>

    I2CInit();
 8000ee0:	f7ff fed8 	bl	8000c94 <I2CInit>
    UartPuts("I2C OK\r\n");
 8000ee4:	4811      	ldr	r0, [pc, #68]	@ (8000f2c <main+0x60>)
 8000ee6:	f000 f915 	bl	8001114 <UartPuts>

    if(BMP280_Init() == 0)
 8000eea:	f7ff fbf3 	bl	80006d4 <BMP280_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d103      	bne.n	8000efc <main+0x30>
        UartPuts("BMP280 OK\r\n");
 8000ef4:	480e      	ldr	r0, [pc, #56]	@ (8000f30 <main+0x64>)
 8000ef6:	f000 f90d 	bl	8001114 <UartPuts>
 8000efa:	e002      	b.n	8000f02 <main+0x36>
    else
        UartPuts("BMP280 ERROR\r\n");
 8000efc:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <main+0x68>)
 8000efe:	f000 f909 	bl	8001114 <UartPuts>

    while(1)
    {
        pres = BMP280_ReadPressure();
 8000f02:	f7ff fc57 	bl	80007b4 <BMP280_ReadPressure>
 8000f06:	62f8      	str	r0, [r7, #44]	@ 0x2c

        char buf[40];
        sprintf(buf, "Pressure: %lu Pa\r\n", pres);
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f0c:	490a      	ldr	r1, [pc, #40]	@ (8000f38 <main+0x6c>)
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 f946 	bl	80011a0 <siprintf>
        UartPuts(buf);
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 f8fc 	bl	8001114 <UartPuts>

        delay_ms(1000);
 8000f1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f20:	f7ff ffba 	bl	8000e98 <delay_ms>
    {
 8000f24:	bf00      	nop
 8000f26:	e7ec      	b.n	8000f02 <main+0x36>
 8000f28:	08001ae8 	.word	0x08001ae8
 8000f2c:	08001af4 	.word	0x08001af4
 8000f30:	08001b00 	.word	0x08001b00
 8000f34:	08001b0c 	.word	0x08001b0c
 8000f38:	08001b1c 	.word	0x08001b1c

08000f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f44:	4a14      	ldr	r2, [pc, #80]	@ (8000f98 <_sbrk+0x5c>)
 8000f46:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <_sbrk+0x60>)
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f50:	4b13      	ldr	r3, [pc, #76]	@ (8000fa0 <_sbrk+0x64>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d102      	bne.n	8000f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f58:	4b11      	ldr	r3, [pc, #68]	@ (8000fa0 <_sbrk+0x64>)
 8000f5a:	4a12      	ldr	r2, [pc, #72]	@ (8000fa4 <_sbrk+0x68>)
 8000f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <_sbrk+0x64>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d207      	bcs.n	8000f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f6c:	f000 f93a 	bl	80011e4 <__errno>
 8000f70:	4603      	mov	r3, r0
 8000f72:	220c      	movs	r2, #12
 8000f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f7a:	e009      	b.n	8000f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f7c:	4b08      	ldr	r3, [pc, #32]	@ (8000fa0 <_sbrk+0x64>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f82:	4b07      	ldr	r3, [pc, #28]	@ (8000fa0 <_sbrk+0x64>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4413      	add	r3, r2
 8000f8a:	4a05      	ldr	r2, [pc, #20]	@ (8000fa0 <_sbrk+0x64>)
 8000f8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20020000 	.word	0x20020000
 8000f9c:	00000400 	.word	0x00000400
 8000fa0:	20000084 	.word	0x20000084
 8000fa4:	200001d0 	.word	0x200001d0

08000fa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fac:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <SystemInit+0x1c>)
 8000fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fb2:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <SystemInit+0x1c>)
 8000fb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000fbc:	f000 f804 	bl	8000fc8 <DWT_Init>
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000fcc:	4b14      	ldr	r3, [pc, #80]	@ (8001020 <DWT_Init+0x58>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	4a13      	ldr	r2, [pc, #76]	@ (8001020 <DWT_Init+0x58>)
 8000fd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000fd6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000fd8:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <DWT_Init+0x58>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	4a10      	ldr	r2, [pc, #64]	@ (8001020 <DWT_Init+0x58>)
 8000fde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fe2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <DWT_Init+0x5c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0e      	ldr	r2, [pc, #56]	@ (8001024 <DWT_Init+0x5c>)
 8000fea:	f023 0301 	bic.w	r3, r3, #1
 8000fee:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <DWT_Init+0x5c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8001024 <DWT_Init+0x5c>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000ffc:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <DWT_Init+0x5c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8001002:	bf00      	nop
    __ASM volatile ("NOP");
 8001004:	bf00      	nop
    __ASM volatile ("NOP");
 8001006:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8001008:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <DWT_Init+0x5c>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	2b00      	cmp	r3, #0
 800100e:	bf0c      	ite	eq
 8001010:	2301      	moveq	r3, #1
 8001012:	2300      	movne	r3, #0
 8001014:	b2db      	uxtb	r3, r3
}
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000edf0 	.word	0xe000edf0
 8001024:	e0001000 	.word	0xe0001000

08001028 <UartInit>:
 *      Author: Sunbeam
 */

#include "uart.h"

void UartInit(uint32_t baud) {
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	// GPIO config (Tx (PA.2) Rx (PA.3)) - clock en, set alt fn, pupd, ...
	// enable clock of gpioa
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001030:	4b29      	ldr	r3, [pc, #164]	@ (80010d8 <UartInit+0xb0>)
 8001032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001034:	4a28      	ldr	r2, [pc, #160]	@ (80010d8 <UartInit+0xb0>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	6313      	str	r3, [r2, #48]	@ 0x30
	// set pupd regr -- no pullup/pulldown
	GPIOA->PUPDR &= ~(BV(4)|BV(5)|BV(6)|BV(7));
 800103c:	4b27      	ldr	r3, [pc, #156]	@ (80010dc <UartInit+0xb4>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	4a26      	ldr	r2, [pc, #152]	@ (80010dc <UartInit+0xb4>)
 8001042:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001046:	60d3      	str	r3, [r2, #12]
	// set mode regr - alt fn mode (10)
	GPIOA->MODER &= ~(BV(4)|BV(6));
 8001048:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <UartInit+0xb4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a23      	ldr	r2, [pc, #140]	@ (80010dc <UartInit+0xb4>)
 800104e:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8001052:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(5)|BV(7));
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <UartInit+0xb4>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a20      	ldr	r2, [pc, #128]	@ (80010dc <UartInit+0xb4>)
 800105a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800105e:	6013      	str	r3, [r2, #0]
	// set alt fn AF7 for USART2
	GPIOA->AFR[0] &= ~(BV(15) | BV(11));
 8001060:	4b1e      	ldr	r3, [pc, #120]	@ (80010dc <UartInit+0xb4>)
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	4a1d      	ldr	r2, [pc, #116]	@ (80010dc <UartInit+0xb4>)
 8001066:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 800106a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (BV(14)|BV(13)|BV(12)|BV(10)|BV(9)|BV(8));
 800106c:	4b1b      	ldr	r3, [pc, #108]	@ (80010dc <UartInit+0xb4>)
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	4a1a      	ldr	r2, [pc, #104]	@ (80010dc <UartInit+0xb4>)
 8001072:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8001076:	6213      	str	r3, [r2, #32]
	// Uart config - clock en, baud rate, enable uart tx & rx, wordlen, parity, stop bits ...
	// enable uart clock
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001078:	4b17      	ldr	r3, [pc, #92]	@ (80010d8 <UartInit+0xb0>)
 800107a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107c:	4a16      	ldr	r2, [pc, #88]	@ (80010d8 <UartInit+0xb0>)
 800107e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001082:	6413      	str	r3, [r2, #64]	@ 0x40
	// uart enable
	USART2->CR1 = USART_CR1_UE;
 8001084:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <UartInit+0xb8>)
 8001086:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800108a:	60da      	str	r2, [r3, #12]
	// set the baud rate
	if(baud == 9600)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8001092:	d104      	bne.n	800109e <UartInit+0x76>
		USART2->BRR = BRR_9600;
 8001094:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <UartInit+0xb8>)
 8001096:	f240 6283 	movw	r2, #1667	@ 0x683
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	e00f      	b.n	80010be <UartInit+0x96>
	else if(baud == 38400)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80010a4:	d104      	bne.n	80010b0 <UartInit+0x88>
		USART2->BRR = BRR_38400;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <UartInit+0xb8>)
 80010a8:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	e006      	b.n	80010be <UartInit+0x96>
	else if(baud == 115200)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80010b6:	d102      	bne.n	80010be <UartInit+0x96>
		USART2->BRR = BRR_115200;
 80010b8:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <UartInit+0xb8>)
 80010ba:	228b      	movs	r2, #139	@ 0x8b
 80010bc:	609a      	str	r2, [r3, #8]
	// enable uart, tx, rx
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 80010be:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <UartInit+0xb8>)
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	4a07      	ldr	r2, [pc, #28]	@ (80010e0 <UartInit+0xb8>)
 80010c4:	f043 030c 	orr.w	r3, r3, #12
 80010c8:	60d3      	str	r3, [r2, #12]
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40020000 	.word	0x40020000
 80010e0:	40004400 	.word	0x40004400

080010e4 <UartPutch>:

void UartPutch(int ch) {
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	// write the char in DR regr
	USART2->DR = ch;
 80010ec:	4a08      	ldr	r2, [pc, #32]	@ (8001110 <UartPutch+0x2c>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6053      	str	r3, [r2, #4]
	// wait for TXE bit
	while((USART2->SR & USART_SR_TXE) == 0)
 80010f2:	bf00      	nop
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <UartPutch+0x2c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0f9      	beq.n	80010f4 <UartPutch+0x10>
		;
}
 8001100:	bf00      	nop
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	40004400 	.word	0x40004400

08001114 <UartPuts>:

void UartPuts(char str[]) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	e009      	b.n	8001136 <UartPuts+0x22>
		UartPutch(str[i]);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	4413      	add	r3, r2
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff ffda 	bl	80010e4 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	3301      	adds	r3, #1
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	4413      	add	r3, r2
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1ef      	bne.n	8001122 <UartPuts+0xe>
}
 8001142:	bf00      	nop
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800114c:	480d      	ldr	r0, [pc, #52]	@ (8001184 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800114e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001150:	f7ff ff2a 	bl	8000fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001154:	480c      	ldr	r0, [pc, #48]	@ (8001188 <LoopForever+0x6>)
  ldr r1, =_edata
 8001156:	490d      	ldr	r1, [pc, #52]	@ (800118c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001158:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <LoopForever+0xe>)
  movs r3, #0
 800115a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800115c:	e002      	b.n	8001164 <LoopCopyDataInit>

0800115e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800115e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001162:	3304      	adds	r3, #4

08001164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001168:	d3f9      	bcc.n	800115e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116a:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <LoopForever+0x12>)
  ldr r4, =_ebss
 800116c:	4c0a      	ldr	r4, [pc, #40]	@ (8001198 <LoopForever+0x16>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001170:	e001      	b.n	8001176 <LoopFillZerobss>

08001172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001174:	3204      	adds	r2, #4

08001176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001178:	d3fb      	bcc.n	8001172 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800117a:	f000 f839 	bl	80011f0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800117e:	f7ff fea5 	bl	8000ecc <main>

08001182 <LoopForever>:

LoopForever:
  b LoopForever
 8001182:	e7fe      	b.n	8001182 <LoopForever>
  ldr   r0, =_estack
 8001184:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800118c:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8001190:	08001b74 	.word	0x08001b74
  ldr r2, =_sbss
 8001194:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8001198:	200001d0 	.word	0x200001d0

0800119c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800119c:	e7fe      	b.n	800119c <ADC_IRQHandler>
	...

080011a0 <siprintf>:
 80011a0:	b40e      	push	{r1, r2, r3}
 80011a2:	b510      	push	{r4, lr}
 80011a4:	b09d      	sub	sp, #116	@ 0x74
 80011a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80011a8:	9002      	str	r0, [sp, #8]
 80011aa:	9006      	str	r0, [sp, #24]
 80011ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80011b0:	480a      	ldr	r0, [pc, #40]	@ (80011dc <siprintf+0x3c>)
 80011b2:	9107      	str	r1, [sp, #28]
 80011b4:	9104      	str	r1, [sp, #16]
 80011b6:	490a      	ldr	r1, [pc, #40]	@ (80011e0 <siprintf+0x40>)
 80011b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80011bc:	9105      	str	r1, [sp, #20]
 80011be:	2400      	movs	r4, #0
 80011c0:	a902      	add	r1, sp, #8
 80011c2:	6800      	ldr	r0, [r0, #0]
 80011c4:	9301      	str	r3, [sp, #4]
 80011c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80011c8:	f000 f98c 	bl	80014e4 <_svfiprintf_r>
 80011cc:	9b02      	ldr	r3, [sp, #8]
 80011ce:	701c      	strb	r4, [r3, #0]
 80011d0:	b01d      	add	sp, #116	@ 0x74
 80011d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80011d6:	b003      	add	sp, #12
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	20000000 	.word	0x20000000
 80011e0:	ffff0208 	.word	0xffff0208

080011e4 <__errno>:
 80011e4:	4b01      	ldr	r3, [pc, #4]	@ (80011ec <__errno+0x8>)
 80011e6:	6818      	ldr	r0, [r3, #0]
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	20000000 	.word	0x20000000

080011f0 <__libc_init_array>:
 80011f0:	b570      	push	{r4, r5, r6, lr}
 80011f2:	4d0d      	ldr	r5, [pc, #52]	@ (8001228 <__libc_init_array+0x38>)
 80011f4:	4c0d      	ldr	r4, [pc, #52]	@ (800122c <__libc_init_array+0x3c>)
 80011f6:	1b64      	subs	r4, r4, r5
 80011f8:	10a4      	asrs	r4, r4, #2
 80011fa:	2600      	movs	r6, #0
 80011fc:	42a6      	cmp	r6, r4
 80011fe:	d109      	bne.n	8001214 <__libc_init_array+0x24>
 8001200:	4d0b      	ldr	r5, [pc, #44]	@ (8001230 <__libc_init_array+0x40>)
 8001202:	4c0c      	ldr	r4, [pc, #48]	@ (8001234 <__libc_init_array+0x44>)
 8001204:	f000 fc64 	bl	8001ad0 <_init>
 8001208:	1b64      	subs	r4, r4, r5
 800120a:	10a4      	asrs	r4, r4, #2
 800120c:	2600      	movs	r6, #0
 800120e:	42a6      	cmp	r6, r4
 8001210:	d105      	bne.n	800121e <__libc_init_array+0x2e>
 8001212:	bd70      	pop	{r4, r5, r6, pc}
 8001214:	f855 3b04 	ldr.w	r3, [r5], #4
 8001218:	4798      	blx	r3
 800121a:	3601      	adds	r6, #1
 800121c:	e7ee      	b.n	80011fc <__libc_init_array+0xc>
 800121e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001222:	4798      	blx	r3
 8001224:	3601      	adds	r6, #1
 8001226:	e7f2      	b.n	800120e <__libc_init_array+0x1e>
 8001228:	08001b6c 	.word	0x08001b6c
 800122c:	08001b6c 	.word	0x08001b6c
 8001230:	08001b6c 	.word	0x08001b6c
 8001234:	08001b70 	.word	0x08001b70

08001238 <__retarget_lock_acquire_recursive>:
 8001238:	4770      	bx	lr

0800123a <__retarget_lock_release_recursive>:
 800123a:	4770      	bx	lr

0800123c <_free_r>:
 800123c:	b538      	push	{r3, r4, r5, lr}
 800123e:	4605      	mov	r5, r0
 8001240:	2900      	cmp	r1, #0
 8001242:	d041      	beq.n	80012c8 <_free_r+0x8c>
 8001244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001248:	1f0c      	subs	r4, r1, #4
 800124a:	2b00      	cmp	r3, #0
 800124c:	bfb8      	it	lt
 800124e:	18e4      	addlt	r4, r4, r3
 8001250:	f000 f8e0 	bl	8001414 <__malloc_lock>
 8001254:	4a1d      	ldr	r2, [pc, #116]	@ (80012cc <_free_r+0x90>)
 8001256:	6813      	ldr	r3, [r2, #0]
 8001258:	b933      	cbnz	r3, 8001268 <_free_r+0x2c>
 800125a:	6063      	str	r3, [r4, #4]
 800125c:	6014      	str	r4, [r2, #0]
 800125e:	4628      	mov	r0, r5
 8001260:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001264:	f000 b8dc 	b.w	8001420 <__malloc_unlock>
 8001268:	42a3      	cmp	r3, r4
 800126a:	d908      	bls.n	800127e <_free_r+0x42>
 800126c:	6820      	ldr	r0, [r4, #0]
 800126e:	1821      	adds	r1, r4, r0
 8001270:	428b      	cmp	r3, r1
 8001272:	bf01      	itttt	eq
 8001274:	6819      	ldreq	r1, [r3, #0]
 8001276:	685b      	ldreq	r3, [r3, #4]
 8001278:	1809      	addeq	r1, r1, r0
 800127a:	6021      	streq	r1, [r4, #0]
 800127c:	e7ed      	b.n	800125a <_free_r+0x1e>
 800127e:	461a      	mov	r2, r3
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	b10b      	cbz	r3, 8001288 <_free_r+0x4c>
 8001284:	42a3      	cmp	r3, r4
 8001286:	d9fa      	bls.n	800127e <_free_r+0x42>
 8001288:	6811      	ldr	r1, [r2, #0]
 800128a:	1850      	adds	r0, r2, r1
 800128c:	42a0      	cmp	r0, r4
 800128e:	d10b      	bne.n	80012a8 <_free_r+0x6c>
 8001290:	6820      	ldr	r0, [r4, #0]
 8001292:	4401      	add	r1, r0
 8001294:	1850      	adds	r0, r2, r1
 8001296:	4283      	cmp	r3, r0
 8001298:	6011      	str	r1, [r2, #0]
 800129a:	d1e0      	bne.n	800125e <_free_r+0x22>
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	6053      	str	r3, [r2, #4]
 80012a2:	4408      	add	r0, r1
 80012a4:	6010      	str	r0, [r2, #0]
 80012a6:	e7da      	b.n	800125e <_free_r+0x22>
 80012a8:	d902      	bls.n	80012b0 <_free_r+0x74>
 80012aa:	230c      	movs	r3, #12
 80012ac:	602b      	str	r3, [r5, #0]
 80012ae:	e7d6      	b.n	800125e <_free_r+0x22>
 80012b0:	6820      	ldr	r0, [r4, #0]
 80012b2:	1821      	adds	r1, r4, r0
 80012b4:	428b      	cmp	r3, r1
 80012b6:	bf04      	itt	eq
 80012b8:	6819      	ldreq	r1, [r3, #0]
 80012ba:	685b      	ldreq	r3, [r3, #4]
 80012bc:	6063      	str	r3, [r4, #4]
 80012be:	bf04      	itt	eq
 80012c0:	1809      	addeq	r1, r1, r0
 80012c2:	6021      	streq	r1, [r4, #0]
 80012c4:	6054      	str	r4, [r2, #4]
 80012c6:	e7ca      	b.n	800125e <_free_r+0x22>
 80012c8:	bd38      	pop	{r3, r4, r5, pc}
 80012ca:	bf00      	nop
 80012cc:	200001cc 	.word	0x200001cc

080012d0 <sbrk_aligned>:
 80012d0:	b570      	push	{r4, r5, r6, lr}
 80012d2:	4e0f      	ldr	r6, [pc, #60]	@ (8001310 <sbrk_aligned+0x40>)
 80012d4:	460c      	mov	r4, r1
 80012d6:	6831      	ldr	r1, [r6, #0]
 80012d8:	4605      	mov	r5, r0
 80012da:	b911      	cbnz	r1, 80012e2 <sbrk_aligned+0x12>
 80012dc:	f000 fba4 	bl	8001a28 <_sbrk_r>
 80012e0:	6030      	str	r0, [r6, #0]
 80012e2:	4621      	mov	r1, r4
 80012e4:	4628      	mov	r0, r5
 80012e6:	f000 fb9f 	bl	8001a28 <_sbrk_r>
 80012ea:	1c43      	adds	r3, r0, #1
 80012ec:	d103      	bne.n	80012f6 <sbrk_aligned+0x26>
 80012ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80012f2:	4620      	mov	r0, r4
 80012f4:	bd70      	pop	{r4, r5, r6, pc}
 80012f6:	1cc4      	adds	r4, r0, #3
 80012f8:	f024 0403 	bic.w	r4, r4, #3
 80012fc:	42a0      	cmp	r0, r4
 80012fe:	d0f8      	beq.n	80012f2 <sbrk_aligned+0x22>
 8001300:	1a21      	subs	r1, r4, r0
 8001302:	4628      	mov	r0, r5
 8001304:	f000 fb90 	bl	8001a28 <_sbrk_r>
 8001308:	3001      	adds	r0, #1
 800130a:	d1f2      	bne.n	80012f2 <sbrk_aligned+0x22>
 800130c:	e7ef      	b.n	80012ee <sbrk_aligned+0x1e>
 800130e:	bf00      	nop
 8001310:	200001c8 	.word	0x200001c8

08001314 <_malloc_r>:
 8001314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001318:	1ccd      	adds	r5, r1, #3
 800131a:	f025 0503 	bic.w	r5, r5, #3
 800131e:	3508      	adds	r5, #8
 8001320:	2d0c      	cmp	r5, #12
 8001322:	bf38      	it	cc
 8001324:	250c      	movcc	r5, #12
 8001326:	2d00      	cmp	r5, #0
 8001328:	4606      	mov	r6, r0
 800132a:	db01      	blt.n	8001330 <_malloc_r+0x1c>
 800132c:	42a9      	cmp	r1, r5
 800132e:	d904      	bls.n	800133a <_malloc_r+0x26>
 8001330:	230c      	movs	r3, #12
 8001332:	6033      	str	r3, [r6, #0]
 8001334:	2000      	movs	r0, #0
 8001336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800133a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001410 <_malloc_r+0xfc>
 800133e:	f000 f869 	bl	8001414 <__malloc_lock>
 8001342:	f8d8 3000 	ldr.w	r3, [r8]
 8001346:	461c      	mov	r4, r3
 8001348:	bb44      	cbnz	r4, 800139c <_malloc_r+0x88>
 800134a:	4629      	mov	r1, r5
 800134c:	4630      	mov	r0, r6
 800134e:	f7ff ffbf 	bl	80012d0 <sbrk_aligned>
 8001352:	1c43      	adds	r3, r0, #1
 8001354:	4604      	mov	r4, r0
 8001356:	d158      	bne.n	800140a <_malloc_r+0xf6>
 8001358:	f8d8 4000 	ldr.w	r4, [r8]
 800135c:	4627      	mov	r7, r4
 800135e:	2f00      	cmp	r7, #0
 8001360:	d143      	bne.n	80013ea <_malloc_r+0xd6>
 8001362:	2c00      	cmp	r4, #0
 8001364:	d04b      	beq.n	80013fe <_malloc_r+0xea>
 8001366:	6823      	ldr	r3, [r4, #0]
 8001368:	4639      	mov	r1, r7
 800136a:	4630      	mov	r0, r6
 800136c:	eb04 0903 	add.w	r9, r4, r3
 8001370:	f000 fb5a 	bl	8001a28 <_sbrk_r>
 8001374:	4581      	cmp	r9, r0
 8001376:	d142      	bne.n	80013fe <_malloc_r+0xea>
 8001378:	6821      	ldr	r1, [r4, #0]
 800137a:	1a6d      	subs	r5, r5, r1
 800137c:	4629      	mov	r1, r5
 800137e:	4630      	mov	r0, r6
 8001380:	f7ff ffa6 	bl	80012d0 <sbrk_aligned>
 8001384:	3001      	adds	r0, #1
 8001386:	d03a      	beq.n	80013fe <_malloc_r+0xea>
 8001388:	6823      	ldr	r3, [r4, #0]
 800138a:	442b      	add	r3, r5
 800138c:	6023      	str	r3, [r4, #0]
 800138e:	f8d8 3000 	ldr.w	r3, [r8]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	bb62      	cbnz	r2, 80013f0 <_malloc_r+0xdc>
 8001396:	f8c8 7000 	str.w	r7, [r8]
 800139a:	e00f      	b.n	80013bc <_malloc_r+0xa8>
 800139c:	6822      	ldr	r2, [r4, #0]
 800139e:	1b52      	subs	r2, r2, r5
 80013a0:	d420      	bmi.n	80013e4 <_malloc_r+0xd0>
 80013a2:	2a0b      	cmp	r2, #11
 80013a4:	d917      	bls.n	80013d6 <_malloc_r+0xc2>
 80013a6:	1961      	adds	r1, r4, r5
 80013a8:	42a3      	cmp	r3, r4
 80013aa:	6025      	str	r5, [r4, #0]
 80013ac:	bf18      	it	ne
 80013ae:	6059      	strne	r1, [r3, #4]
 80013b0:	6863      	ldr	r3, [r4, #4]
 80013b2:	bf08      	it	eq
 80013b4:	f8c8 1000 	streq.w	r1, [r8]
 80013b8:	5162      	str	r2, [r4, r5]
 80013ba:	604b      	str	r3, [r1, #4]
 80013bc:	4630      	mov	r0, r6
 80013be:	f000 f82f 	bl	8001420 <__malloc_unlock>
 80013c2:	f104 000b 	add.w	r0, r4, #11
 80013c6:	1d23      	adds	r3, r4, #4
 80013c8:	f020 0007 	bic.w	r0, r0, #7
 80013cc:	1ac2      	subs	r2, r0, r3
 80013ce:	bf1c      	itt	ne
 80013d0:	1a1b      	subne	r3, r3, r0
 80013d2:	50a3      	strne	r3, [r4, r2]
 80013d4:	e7af      	b.n	8001336 <_malloc_r+0x22>
 80013d6:	6862      	ldr	r2, [r4, #4]
 80013d8:	42a3      	cmp	r3, r4
 80013da:	bf0c      	ite	eq
 80013dc:	f8c8 2000 	streq.w	r2, [r8]
 80013e0:	605a      	strne	r2, [r3, #4]
 80013e2:	e7eb      	b.n	80013bc <_malloc_r+0xa8>
 80013e4:	4623      	mov	r3, r4
 80013e6:	6864      	ldr	r4, [r4, #4]
 80013e8:	e7ae      	b.n	8001348 <_malloc_r+0x34>
 80013ea:	463c      	mov	r4, r7
 80013ec:	687f      	ldr	r7, [r7, #4]
 80013ee:	e7b6      	b.n	800135e <_malloc_r+0x4a>
 80013f0:	461a      	mov	r2, r3
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	42a3      	cmp	r3, r4
 80013f6:	d1fb      	bne.n	80013f0 <_malloc_r+0xdc>
 80013f8:	2300      	movs	r3, #0
 80013fa:	6053      	str	r3, [r2, #4]
 80013fc:	e7de      	b.n	80013bc <_malloc_r+0xa8>
 80013fe:	230c      	movs	r3, #12
 8001400:	6033      	str	r3, [r6, #0]
 8001402:	4630      	mov	r0, r6
 8001404:	f000 f80c 	bl	8001420 <__malloc_unlock>
 8001408:	e794      	b.n	8001334 <_malloc_r+0x20>
 800140a:	6005      	str	r5, [r0, #0]
 800140c:	e7d6      	b.n	80013bc <_malloc_r+0xa8>
 800140e:	bf00      	nop
 8001410:	200001cc 	.word	0x200001cc

08001414 <__malloc_lock>:
 8001414:	4801      	ldr	r0, [pc, #4]	@ (800141c <__malloc_lock+0x8>)
 8001416:	f7ff bf0f 	b.w	8001238 <__retarget_lock_acquire_recursive>
 800141a:	bf00      	nop
 800141c:	200001c4 	.word	0x200001c4

08001420 <__malloc_unlock>:
 8001420:	4801      	ldr	r0, [pc, #4]	@ (8001428 <__malloc_unlock+0x8>)
 8001422:	f7ff bf0a 	b.w	800123a <__retarget_lock_release_recursive>
 8001426:	bf00      	nop
 8001428:	200001c4 	.word	0x200001c4

0800142c <__ssputs_r>:
 800142c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001430:	688e      	ldr	r6, [r1, #8]
 8001432:	461f      	mov	r7, r3
 8001434:	42be      	cmp	r6, r7
 8001436:	680b      	ldr	r3, [r1, #0]
 8001438:	4682      	mov	sl, r0
 800143a:	460c      	mov	r4, r1
 800143c:	4690      	mov	r8, r2
 800143e:	d82d      	bhi.n	800149c <__ssputs_r+0x70>
 8001440:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001444:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001448:	d026      	beq.n	8001498 <__ssputs_r+0x6c>
 800144a:	6965      	ldr	r5, [r4, #20]
 800144c:	6909      	ldr	r1, [r1, #16]
 800144e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001452:	eba3 0901 	sub.w	r9, r3, r1
 8001456:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800145a:	1c7b      	adds	r3, r7, #1
 800145c:	444b      	add	r3, r9
 800145e:	106d      	asrs	r5, r5, #1
 8001460:	429d      	cmp	r5, r3
 8001462:	bf38      	it	cc
 8001464:	461d      	movcc	r5, r3
 8001466:	0553      	lsls	r3, r2, #21
 8001468:	d527      	bpl.n	80014ba <__ssputs_r+0x8e>
 800146a:	4629      	mov	r1, r5
 800146c:	f7ff ff52 	bl	8001314 <_malloc_r>
 8001470:	4606      	mov	r6, r0
 8001472:	b360      	cbz	r0, 80014ce <__ssputs_r+0xa2>
 8001474:	6921      	ldr	r1, [r4, #16]
 8001476:	464a      	mov	r2, r9
 8001478:	f000 fae6 	bl	8001a48 <memcpy>
 800147c:	89a3      	ldrh	r3, [r4, #12]
 800147e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001486:	81a3      	strh	r3, [r4, #12]
 8001488:	6126      	str	r6, [r4, #16]
 800148a:	6165      	str	r5, [r4, #20]
 800148c:	444e      	add	r6, r9
 800148e:	eba5 0509 	sub.w	r5, r5, r9
 8001492:	6026      	str	r6, [r4, #0]
 8001494:	60a5      	str	r5, [r4, #8]
 8001496:	463e      	mov	r6, r7
 8001498:	42be      	cmp	r6, r7
 800149a:	d900      	bls.n	800149e <__ssputs_r+0x72>
 800149c:	463e      	mov	r6, r7
 800149e:	6820      	ldr	r0, [r4, #0]
 80014a0:	4632      	mov	r2, r6
 80014a2:	4641      	mov	r1, r8
 80014a4:	f000 faa6 	bl	80019f4 <memmove>
 80014a8:	68a3      	ldr	r3, [r4, #8]
 80014aa:	1b9b      	subs	r3, r3, r6
 80014ac:	60a3      	str	r3, [r4, #8]
 80014ae:	6823      	ldr	r3, [r4, #0]
 80014b0:	4433      	add	r3, r6
 80014b2:	6023      	str	r3, [r4, #0]
 80014b4:	2000      	movs	r0, #0
 80014b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014ba:	462a      	mov	r2, r5
 80014bc:	f000 fad2 	bl	8001a64 <_realloc_r>
 80014c0:	4606      	mov	r6, r0
 80014c2:	2800      	cmp	r0, #0
 80014c4:	d1e0      	bne.n	8001488 <__ssputs_r+0x5c>
 80014c6:	6921      	ldr	r1, [r4, #16]
 80014c8:	4650      	mov	r0, sl
 80014ca:	f7ff feb7 	bl	800123c <_free_r>
 80014ce:	230c      	movs	r3, #12
 80014d0:	f8ca 3000 	str.w	r3, [sl]
 80014d4:	89a3      	ldrh	r3, [r4, #12]
 80014d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014da:	81a3      	strh	r3, [r4, #12]
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014e0:	e7e9      	b.n	80014b6 <__ssputs_r+0x8a>
	...

080014e4 <_svfiprintf_r>:
 80014e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014e8:	4698      	mov	r8, r3
 80014ea:	898b      	ldrh	r3, [r1, #12]
 80014ec:	061b      	lsls	r3, r3, #24
 80014ee:	b09d      	sub	sp, #116	@ 0x74
 80014f0:	4607      	mov	r7, r0
 80014f2:	460d      	mov	r5, r1
 80014f4:	4614      	mov	r4, r2
 80014f6:	d510      	bpl.n	800151a <_svfiprintf_r+0x36>
 80014f8:	690b      	ldr	r3, [r1, #16]
 80014fa:	b973      	cbnz	r3, 800151a <_svfiprintf_r+0x36>
 80014fc:	2140      	movs	r1, #64	@ 0x40
 80014fe:	f7ff ff09 	bl	8001314 <_malloc_r>
 8001502:	6028      	str	r0, [r5, #0]
 8001504:	6128      	str	r0, [r5, #16]
 8001506:	b930      	cbnz	r0, 8001516 <_svfiprintf_r+0x32>
 8001508:	230c      	movs	r3, #12
 800150a:	603b      	str	r3, [r7, #0]
 800150c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001510:	b01d      	add	sp, #116	@ 0x74
 8001512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001516:	2340      	movs	r3, #64	@ 0x40
 8001518:	616b      	str	r3, [r5, #20]
 800151a:	2300      	movs	r3, #0
 800151c:	9309      	str	r3, [sp, #36]	@ 0x24
 800151e:	2320      	movs	r3, #32
 8001520:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001524:	f8cd 800c 	str.w	r8, [sp, #12]
 8001528:	2330      	movs	r3, #48	@ 0x30
 800152a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80016c8 <_svfiprintf_r+0x1e4>
 800152e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001532:	f04f 0901 	mov.w	r9, #1
 8001536:	4623      	mov	r3, r4
 8001538:	469a      	mov	sl, r3
 800153a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800153e:	b10a      	cbz	r2, 8001544 <_svfiprintf_r+0x60>
 8001540:	2a25      	cmp	r2, #37	@ 0x25
 8001542:	d1f9      	bne.n	8001538 <_svfiprintf_r+0x54>
 8001544:	ebba 0b04 	subs.w	fp, sl, r4
 8001548:	d00b      	beq.n	8001562 <_svfiprintf_r+0x7e>
 800154a:	465b      	mov	r3, fp
 800154c:	4622      	mov	r2, r4
 800154e:	4629      	mov	r1, r5
 8001550:	4638      	mov	r0, r7
 8001552:	f7ff ff6b 	bl	800142c <__ssputs_r>
 8001556:	3001      	adds	r0, #1
 8001558:	f000 80a7 	beq.w	80016aa <_svfiprintf_r+0x1c6>
 800155c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800155e:	445a      	add	r2, fp
 8001560:	9209      	str	r2, [sp, #36]	@ 0x24
 8001562:	f89a 3000 	ldrb.w	r3, [sl]
 8001566:	2b00      	cmp	r3, #0
 8001568:	f000 809f 	beq.w	80016aa <_svfiprintf_r+0x1c6>
 800156c:	2300      	movs	r3, #0
 800156e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001572:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001576:	f10a 0a01 	add.w	sl, sl, #1
 800157a:	9304      	str	r3, [sp, #16]
 800157c:	9307      	str	r3, [sp, #28]
 800157e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001582:	931a      	str	r3, [sp, #104]	@ 0x68
 8001584:	4654      	mov	r4, sl
 8001586:	2205      	movs	r2, #5
 8001588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800158c:	484e      	ldr	r0, [pc, #312]	@ (80016c8 <_svfiprintf_r+0x1e4>)
 800158e:	f7fe fe1f 	bl	80001d0 <memchr>
 8001592:	9a04      	ldr	r2, [sp, #16]
 8001594:	b9d8      	cbnz	r0, 80015ce <_svfiprintf_r+0xea>
 8001596:	06d0      	lsls	r0, r2, #27
 8001598:	bf44      	itt	mi
 800159a:	2320      	movmi	r3, #32
 800159c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80015a0:	0711      	lsls	r1, r2, #28
 80015a2:	bf44      	itt	mi
 80015a4:	232b      	movmi	r3, #43	@ 0x2b
 80015a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80015aa:	f89a 3000 	ldrb.w	r3, [sl]
 80015ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80015b0:	d015      	beq.n	80015de <_svfiprintf_r+0xfa>
 80015b2:	9a07      	ldr	r2, [sp, #28]
 80015b4:	4654      	mov	r4, sl
 80015b6:	2000      	movs	r0, #0
 80015b8:	f04f 0c0a 	mov.w	ip, #10
 80015bc:	4621      	mov	r1, r4
 80015be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80015c2:	3b30      	subs	r3, #48	@ 0x30
 80015c4:	2b09      	cmp	r3, #9
 80015c6:	d94b      	bls.n	8001660 <_svfiprintf_r+0x17c>
 80015c8:	b1b0      	cbz	r0, 80015f8 <_svfiprintf_r+0x114>
 80015ca:	9207      	str	r2, [sp, #28]
 80015cc:	e014      	b.n	80015f8 <_svfiprintf_r+0x114>
 80015ce:	eba0 0308 	sub.w	r3, r0, r8
 80015d2:	fa09 f303 	lsl.w	r3, r9, r3
 80015d6:	4313      	orrs	r3, r2
 80015d8:	9304      	str	r3, [sp, #16]
 80015da:	46a2      	mov	sl, r4
 80015dc:	e7d2      	b.n	8001584 <_svfiprintf_r+0xa0>
 80015de:	9b03      	ldr	r3, [sp, #12]
 80015e0:	1d19      	adds	r1, r3, #4
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	9103      	str	r1, [sp, #12]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	bfbb      	ittet	lt
 80015ea:	425b      	neglt	r3, r3
 80015ec:	f042 0202 	orrlt.w	r2, r2, #2
 80015f0:	9307      	strge	r3, [sp, #28]
 80015f2:	9307      	strlt	r3, [sp, #28]
 80015f4:	bfb8      	it	lt
 80015f6:	9204      	strlt	r2, [sp, #16]
 80015f8:	7823      	ldrb	r3, [r4, #0]
 80015fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80015fc:	d10a      	bne.n	8001614 <_svfiprintf_r+0x130>
 80015fe:	7863      	ldrb	r3, [r4, #1]
 8001600:	2b2a      	cmp	r3, #42	@ 0x2a
 8001602:	d132      	bne.n	800166a <_svfiprintf_r+0x186>
 8001604:	9b03      	ldr	r3, [sp, #12]
 8001606:	1d1a      	adds	r2, r3, #4
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	9203      	str	r2, [sp, #12]
 800160c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001610:	3402      	adds	r4, #2
 8001612:	9305      	str	r3, [sp, #20]
 8001614:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80016d8 <_svfiprintf_r+0x1f4>
 8001618:	7821      	ldrb	r1, [r4, #0]
 800161a:	2203      	movs	r2, #3
 800161c:	4650      	mov	r0, sl
 800161e:	f7fe fdd7 	bl	80001d0 <memchr>
 8001622:	b138      	cbz	r0, 8001634 <_svfiprintf_r+0x150>
 8001624:	9b04      	ldr	r3, [sp, #16]
 8001626:	eba0 000a 	sub.w	r0, r0, sl
 800162a:	2240      	movs	r2, #64	@ 0x40
 800162c:	4082      	lsls	r2, r0
 800162e:	4313      	orrs	r3, r2
 8001630:	3401      	adds	r4, #1
 8001632:	9304      	str	r3, [sp, #16]
 8001634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001638:	4824      	ldr	r0, [pc, #144]	@ (80016cc <_svfiprintf_r+0x1e8>)
 800163a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800163e:	2206      	movs	r2, #6
 8001640:	f7fe fdc6 	bl	80001d0 <memchr>
 8001644:	2800      	cmp	r0, #0
 8001646:	d036      	beq.n	80016b6 <_svfiprintf_r+0x1d2>
 8001648:	4b21      	ldr	r3, [pc, #132]	@ (80016d0 <_svfiprintf_r+0x1ec>)
 800164a:	bb1b      	cbnz	r3, 8001694 <_svfiprintf_r+0x1b0>
 800164c:	9b03      	ldr	r3, [sp, #12]
 800164e:	3307      	adds	r3, #7
 8001650:	f023 0307 	bic.w	r3, r3, #7
 8001654:	3308      	adds	r3, #8
 8001656:	9303      	str	r3, [sp, #12]
 8001658:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800165a:	4433      	add	r3, r6
 800165c:	9309      	str	r3, [sp, #36]	@ 0x24
 800165e:	e76a      	b.n	8001536 <_svfiprintf_r+0x52>
 8001660:	fb0c 3202 	mla	r2, ip, r2, r3
 8001664:	460c      	mov	r4, r1
 8001666:	2001      	movs	r0, #1
 8001668:	e7a8      	b.n	80015bc <_svfiprintf_r+0xd8>
 800166a:	2300      	movs	r3, #0
 800166c:	3401      	adds	r4, #1
 800166e:	9305      	str	r3, [sp, #20]
 8001670:	4619      	mov	r1, r3
 8001672:	f04f 0c0a 	mov.w	ip, #10
 8001676:	4620      	mov	r0, r4
 8001678:	f810 2b01 	ldrb.w	r2, [r0], #1
 800167c:	3a30      	subs	r2, #48	@ 0x30
 800167e:	2a09      	cmp	r2, #9
 8001680:	d903      	bls.n	800168a <_svfiprintf_r+0x1a6>
 8001682:	2b00      	cmp	r3, #0
 8001684:	d0c6      	beq.n	8001614 <_svfiprintf_r+0x130>
 8001686:	9105      	str	r1, [sp, #20]
 8001688:	e7c4      	b.n	8001614 <_svfiprintf_r+0x130>
 800168a:	fb0c 2101 	mla	r1, ip, r1, r2
 800168e:	4604      	mov	r4, r0
 8001690:	2301      	movs	r3, #1
 8001692:	e7f0      	b.n	8001676 <_svfiprintf_r+0x192>
 8001694:	ab03      	add	r3, sp, #12
 8001696:	9300      	str	r3, [sp, #0]
 8001698:	462a      	mov	r2, r5
 800169a:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <_svfiprintf_r+0x1f0>)
 800169c:	a904      	add	r1, sp, #16
 800169e:	4638      	mov	r0, r7
 80016a0:	f3af 8000 	nop.w
 80016a4:	1c42      	adds	r2, r0, #1
 80016a6:	4606      	mov	r6, r0
 80016a8:	d1d6      	bne.n	8001658 <_svfiprintf_r+0x174>
 80016aa:	89ab      	ldrh	r3, [r5, #12]
 80016ac:	065b      	lsls	r3, r3, #25
 80016ae:	f53f af2d 	bmi.w	800150c <_svfiprintf_r+0x28>
 80016b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80016b4:	e72c      	b.n	8001510 <_svfiprintf_r+0x2c>
 80016b6:	ab03      	add	r3, sp, #12
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	462a      	mov	r2, r5
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <_svfiprintf_r+0x1f0>)
 80016be:	a904      	add	r1, sp, #16
 80016c0:	4638      	mov	r0, r7
 80016c2:	f000 f879 	bl	80017b8 <_printf_i>
 80016c6:	e7ed      	b.n	80016a4 <_svfiprintf_r+0x1c0>
 80016c8:	08001b2f 	.word	0x08001b2f
 80016cc:	08001b39 	.word	0x08001b39
 80016d0:	00000000 	.word	0x00000000
 80016d4:	0800142d 	.word	0x0800142d
 80016d8:	08001b35 	.word	0x08001b35

080016dc <_printf_common>:
 80016dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016e0:	4616      	mov	r6, r2
 80016e2:	4698      	mov	r8, r3
 80016e4:	688a      	ldr	r2, [r1, #8]
 80016e6:	690b      	ldr	r3, [r1, #16]
 80016e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80016ec:	4293      	cmp	r3, r2
 80016ee:	bfb8      	it	lt
 80016f0:	4613      	movlt	r3, r2
 80016f2:	6033      	str	r3, [r6, #0]
 80016f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80016f8:	4607      	mov	r7, r0
 80016fa:	460c      	mov	r4, r1
 80016fc:	b10a      	cbz	r2, 8001702 <_printf_common+0x26>
 80016fe:	3301      	adds	r3, #1
 8001700:	6033      	str	r3, [r6, #0]
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	0699      	lsls	r1, r3, #26
 8001706:	bf42      	ittt	mi
 8001708:	6833      	ldrmi	r3, [r6, #0]
 800170a:	3302      	addmi	r3, #2
 800170c:	6033      	strmi	r3, [r6, #0]
 800170e:	6825      	ldr	r5, [r4, #0]
 8001710:	f015 0506 	ands.w	r5, r5, #6
 8001714:	d106      	bne.n	8001724 <_printf_common+0x48>
 8001716:	f104 0a19 	add.w	sl, r4, #25
 800171a:	68e3      	ldr	r3, [r4, #12]
 800171c:	6832      	ldr	r2, [r6, #0]
 800171e:	1a9b      	subs	r3, r3, r2
 8001720:	42ab      	cmp	r3, r5
 8001722:	dc26      	bgt.n	8001772 <_printf_common+0x96>
 8001724:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001728:	6822      	ldr	r2, [r4, #0]
 800172a:	3b00      	subs	r3, #0
 800172c:	bf18      	it	ne
 800172e:	2301      	movne	r3, #1
 8001730:	0692      	lsls	r2, r2, #26
 8001732:	d42b      	bmi.n	800178c <_printf_common+0xb0>
 8001734:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001738:	4641      	mov	r1, r8
 800173a:	4638      	mov	r0, r7
 800173c:	47c8      	blx	r9
 800173e:	3001      	adds	r0, #1
 8001740:	d01e      	beq.n	8001780 <_printf_common+0xa4>
 8001742:	6823      	ldr	r3, [r4, #0]
 8001744:	6922      	ldr	r2, [r4, #16]
 8001746:	f003 0306 	and.w	r3, r3, #6
 800174a:	2b04      	cmp	r3, #4
 800174c:	bf02      	ittt	eq
 800174e:	68e5      	ldreq	r5, [r4, #12]
 8001750:	6833      	ldreq	r3, [r6, #0]
 8001752:	1aed      	subeq	r5, r5, r3
 8001754:	68a3      	ldr	r3, [r4, #8]
 8001756:	bf0c      	ite	eq
 8001758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800175c:	2500      	movne	r5, #0
 800175e:	4293      	cmp	r3, r2
 8001760:	bfc4      	itt	gt
 8001762:	1a9b      	subgt	r3, r3, r2
 8001764:	18ed      	addgt	r5, r5, r3
 8001766:	2600      	movs	r6, #0
 8001768:	341a      	adds	r4, #26
 800176a:	42b5      	cmp	r5, r6
 800176c:	d11a      	bne.n	80017a4 <_printf_common+0xc8>
 800176e:	2000      	movs	r0, #0
 8001770:	e008      	b.n	8001784 <_printf_common+0xa8>
 8001772:	2301      	movs	r3, #1
 8001774:	4652      	mov	r2, sl
 8001776:	4641      	mov	r1, r8
 8001778:	4638      	mov	r0, r7
 800177a:	47c8      	blx	r9
 800177c:	3001      	adds	r0, #1
 800177e:	d103      	bne.n	8001788 <_printf_common+0xac>
 8001780:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001788:	3501      	adds	r5, #1
 800178a:	e7c6      	b.n	800171a <_printf_common+0x3e>
 800178c:	18e1      	adds	r1, r4, r3
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	2030      	movs	r0, #48	@ 0x30
 8001792:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001796:	4422      	add	r2, r4
 8001798:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800179c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80017a0:	3302      	adds	r3, #2
 80017a2:	e7c7      	b.n	8001734 <_printf_common+0x58>
 80017a4:	2301      	movs	r3, #1
 80017a6:	4622      	mov	r2, r4
 80017a8:	4641      	mov	r1, r8
 80017aa:	4638      	mov	r0, r7
 80017ac:	47c8      	blx	r9
 80017ae:	3001      	adds	r0, #1
 80017b0:	d0e6      	beq.n	8001780 <_printf_common+0xa4>
 80017b2:	3601      	adds	r6, #1
 80017b4:	e7d9      	b.n	800176a <_printf_common+0x8e>
	...

080017b8 <_printf_i>:
 80017b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80017bc:	7e0f      	ldrb	r7, [r1, #24]
 80017be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80017c0:	2f78      	cmp	r7, #120	@ 0x78
 80017c2:	4691      	mov	r9, r2
 80017c4:	4680      	mov	r8, r0
 80017c6:	460c      	mov	r4, r1
 80017c8:	469a      	mov	sl, r3
 80017ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80017ce:	d807      	bhi.n	80017e0 <_printf_i+0x28>
 80017d0:	2f62      	cmp	r7, #98	@ 0x62
 80017d2:	d80a      	bhi.n	80017ea <_printf_i+0x32>
 80017d4:	2f00      	cmp	r7, #0
 80017d6:	f000 80d1 	beq.w	800197c <_printf_i+0x1c4>
 80017da:	2f58      	cmp	r7, #88	@ 0x58
 80017dc:	f000 80b8 	beq.w	8001950 <_printf_i+0x198>
 80017e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80017e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80017e8:	e03a      	b.n	8001860 <_printf_i+0xa8>
 80017ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80017ee:	2b15      	cmp	r3, #21
 80017f0:	d8f6      	bhi.n	80017e0 <_printf_i+0x28>
 80017f2:	a101      	add	r1, pc, #4	@ (adr r1, 80017f8 <_printf_i+0x40>)
 80017f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80017f8:	08001851 	.word	0x08001851
 80017fc:	08001865 	.word	0x08001865
 8001800:	080017e1 	.word	0x080017e1
 8001804:	080017e1 	.word	0x080017e1
 8001808:	080017e1 	.word	0x080017e1
 800180c:	080017e1 	.word	0x080017e1
 8001810:	08001865 	.word	0x08001865
 8001814:	080017e1 	.word	0x080017e1
 8001818:	080017e1 	.word	0x080017e1
 800181c:	080017e1 	.word	0x080017e1
 8001820:	080017e1 	.word	0x080017e1
 8001824:	08001963 	.word	0x08001963
 8001828:	0800188f 	.word	0x0800188f
 800182c:	0800191d 	.word	0x0800191d
 8001830:	080017e1 	.word	0x080017e1
 8001834:	080017e1 	.word	0x080017e1
 8001838:	08001985 	.word	0x08001985
 800183c:	080017e1 	.word	0x080017e1
 8001840:	0800188f 	.word	0x0800188f
 8001844:	080017e1 	.word	0x080017e1
 8001848:	080017e1 	.word	0x080017e1
 800184c:	08001925 	.word	0x08001925
 8001850:	6833      	ldr	r3, [r6, #0]
 8001852:	1d1a      	adds	r2, r3, #4
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6032      	str	r2, [r6, #0]
 8001858:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800185c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001860:	2301      	movs	r3, #1
 8001862:	e09c      	b.n	800199e <_printf_i+0x1e6>
 8001864:	6833      	ldr	r3, [r6, #0]
 8001866:	6820      	ldr	r0, [r4, #0]
 8001868:	1d19      	adds	r1, r3, #4
 800186a:	6031      	str	r1, [r6, #0]
 800186c:	0606      	lsls	r6, r0, #24
 800186e:	d501      	bpl.n	8001874 <_printf_i+0xbc>
 8001870:	681d      	ldr	r5, [r3, #0]
 8001872:	e003      	b.n	800187c <_printf_i+0xc4>
 8001874:	0645      	lsls	r5, r0, #25
 8001876:	d5fb      	bpl.n	8001870 <_printf_i+0xb8>
 8001878:	f9b3 5000 	ldrsh.w	r5, [r3]
 800187c:	2d00      	cmp	r5, #0
 800187e:	da03      	bge.n	8001888 <_printf_i+0xd0>
 8001880:	232d      	movs	r3, #45	@ 0x2d
 8001882:	426d      	negs	r5, r5
 8001884:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001888:	4858      	ldr	r0, [pc, #352]	@ (80019ec <_printf_i+0x234>)
 800188a:	230a      	movs	r3, #10
 800188c:	e011      	b.n	80018b2 <_printf_i+0xfa>
 800188e:	6821      	ldr	r1, [r4, #0]
 8001890:	6833      	ldr	r3, [r6, #0]
 8001892:	0608      	lsls	r0, r1, #24
 8001894:	f853 5b04 	ldr.w	r5, [r3], #4
 8001898:	d402      	bmi.n	80018a0 <_printf_i+0xe8>
 800189a:	0649      	lsls	r1, r1, #25
 800189c:	bf48      	it	mi
 800189e:	b2ad      	uxthmi	r5, r5
 80018a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80018a2:	4852      	ldr	r0, [pc, #328]	@ (80019ec <_printf_i+0x234>)
 80018a4:	6033      	str	r3, [r6, #0]
 80018a6:	bf14      	ite	ne
 80018a8:	230a      	movne	r3, #10
 80018aa:	2308      	moveq	r3, #8
 80018ac:	2100      	movs	r1, #0
 80018ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80018b2:	6866      	ldr	r6, [r4, #4]
 80018b4:	60a6      	str	r6, [r4, #8]
 80018b6:	2e00      	cmp	r6, #0
 80018b8:	db05      	blt.n	80018c6 <_printf_i+0x10e>
 80018ba:	6821      	ldr	r1, [r4, #0]
 80018bc:	432e      	orrs	r6, r5
 80018be:	f021 0104 	bic.w	r1, r1, #4
 80018c2:	6021      	str	r1, [r4, #0]
 80018c4:	d04b      	beq.n	800195e <_printf_i+0x1a6>
 80018c6:	4616      	mov	r6, r2
 80018c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80018cc:	fb03 5711 	mls	r7, r3, r1, r5
 80018d0:	5dc7      	ldrb	r7, [r0, r7]
 80018d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80018d6:	462f      	mov	r7, r5
 80018d8:	42bb      	cmp	r3, r7
 80018da:	460d      	mov	r5, r1
 80018dc:	d9f4      	bls.n	80018c8 <_printf_i+0x110>
 80018de:	2b08      	cmp	r3, #8
 80018e0:	d10b      	bne.n	80018fa <_printf_i+0x142>
 80018e2:	6823      	ldr	r3, [r4, #0]
 80018e4:	07df      	lsls	r7, r3, #31
 80018e6:	d508      	bpl.n	80018fa <_printf_i+0x142>
 80018e8:	6923      	ldr	r3, [r4, #16]
 80018ea:	6861      	ldr	r1, [r4, #4]
 80018ec:	4299      	cmp	r1, r3
 80018ee:	bfde      	ittt	le
 80018f0:	2330      	movle	r3, #48	@ 0x30
 80018f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80018f6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80018fa:	1b92      	subs	r2, r2, r6
 80018fc:	6122      	str	r2, [r4, #16]
 80018fe:	f8cd a000 	str.w	sl, [sp]
 8001902:	464b      	mov	r3, r9
 8001904:	aa03      	add	r2, sp, #12
 8001906:	4621      	mov	r1, r4
 8001908:	4640      	mov	r0, r8
 800190a:	f7ff fee7 	bl	80016dc <_printf_common>
 800190e:	3001      	adds	r0, #1
 8001910:	d14a      	bne.n	80019a8 <_printf_i+0x1f0>
 8001912:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001916:	b004      	add	sp, #16
 8001918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800191c:	6823      	ldr	r3, [r4, #0]
 800191e:	f043 0320 	orr.w	r3, r3, #32
 8001922:	6023      	str	r3, [r4, #0]
 8001924:	4832      	ldr	r0, [pc, #200]	@ (80019f0 <_printf_i+0x238>)
 8001926:	2778      	movs	r7, #120	@ 0x78
 8001928:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800192c:	6823      	ldr	r3, [r4, #0]
 800192e:	6831      	ldr	r1, [r6, #0]
 8001930:	061f      	lsls	r7, r3, #24
 8001932:	f851 5b04 	ldr.w	r5, [r1], #4
 8001936:	d402      	bmi.n	800193e <_printf_i+0x186>
 8001938:	065f      	lsls	r7, r3, #25
 800193a:	bf48      	it	mi
 800193c:	b2ad      	uxthmi	r5, r5
 800193e:	6031      	str	r1, [r6, #0]
 8001940:	07d9      	lsls	r1, r3, #31
 8001942:	bf44      	itt	mi
 8001944:	f043 0320 	orrmi.w	r3, r3, #32
 8001948:	6023      	strmi	r3, [r4, #0]
 800194a:	b11d      	cbz	r5, 8001954 <_printf_i+0x19c>
 800194c:	2310      	movs	r3, #16
 800194e:	e7ad      	b.n	80018ac <_printf_i+0xf4>
 8001950:	4826      	ldr	r0, [pc, #152]	@ (80019ec <_printf_i+0x234>)
 8001952:	e7e9      	b.n	8001928 <_printf_i+0x170>
 8001954:	6823      	ldr	r3, [r4, #0]
 8001956:	f023 0320 	bic.w	r3, r3, #32
 800195a:	6023      	str	r3, [r4, #0]
 800195c:	e7f6      	b.n	800194c <_printf_i+0x194>
 800195e:	4616      	mov	r6, r2
 8001960:	e7bd      	b.n	80018de <_printf_i+0x126>
 8001962:	6833      	ldr	r3, [r6, #0]
 8001964:	6825      	ldr	r5, [r4, #0]
 8001966:	6961      	ldr	r1, [r4, #20]
 8001968:	1d18      	adds	r0, r3, #4
 800196a:	6030      	str	r0, [r6, #0]
 800196c:	062e      	lsls	r6, r5, #24
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	d501      	bpl.n	8001976 <_printf_i+0x1be>
 8001972:	6019      	str	r1, [r3, #0]
 8001974:	e002      	b.n	800197c <_printf_i+0x1c4>
 8001976:	0668      	lsls	r0, r5, #25
 8001978:	d5fb      	bpl.n	8001972 <_printf_i+0x1ba>
 800197a:	8019      	strh	r1, [r3, #0]
 800197c:	2300      	movs	r3, #0
 800197e:	6123      	str	r3, [r4, #16]
 8001980:	4616      	mov	r6, r2
 8001982:	e7bc      	b.n	80018fe <_printf_i+0x146>
 8001984:	6833      	ldr	r3, [r6, #0]
 8001986:	1d1a      	adds	r2, r3, #4
 8001988:	6032      	str	r2, [r6, #0]
 800198a:	681e      	ldr	r6, [r3, #0]
 800198c:	6862      	ldr	r2, [r4, #4]
 800198e:	2100      	movs	r1, #0
 8001990:	4630      	mov	r0, r6
 8001992:	f7fe fc1d 	bl	80001d0 <memchr>
 8001996:	b108      	cbz	r0, 800199c <_printf_i+0x1e4>
 8001998:	1b80      	subs	r0, r0, r6
 800199a:	6060      	str	r0, [r4, #4]
 800199c:	6863      	ldr	r3, [r4, #4]
 800199e:	6123      	str	r3, [r4, #16]
 80019a0:	2300      	movs	r3, #0
 80019a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80019a6:	e7aa      	b.n	80018fe <_printf_i+0x146>
 80019a8:	6923      	ldr	r3, [r4, #16]
 80019aa:	4632      	mov	r2, r6
 80019ac:	4649      	mov	r1, r9
 80019ae:	4640      	mov	r0, r8
 80019b0:	47d0      	blx	sl
 80019b2:	3001      	adds	r0, #1
 80019b4:	d0ad      	beq.n	8001912 <_printf_i+0x15a>
 80019b6:	6823      	ldr	r3, [r4, #0]
 80019b8:	079b      	lsls	r3, r3, #30
 80019ba:	d413      	bmi.n	80019e4 <_printf_i+0x22c>
 80019bc:	68e0      	ldr	r0, [r4, #12]
 80019be:	9b03      	ldr	r3, [sp, #12]
 80019c0:	4298      	cmp	r0, r3
 80019c2:	bfb8      	it	lt
 80019c4:	4618      	movlt	r0, r3
 80019c6:	e7a6      	b.n	8001916 <_printf_i+0x15e>
 80019c8:	2301      	movs	r3, #1
 80019ca:	4632      	mov	r2, r6
 80019cc:	4649      	mov	r1, r9
 80019ce:	4640      	mov	r0, r8
 80019d0:	47d0      	blx	sl
 80019d2:	3001      	adds	r0, #1
 80019d4:	d09d      	beq.n	8001912 <_printf_i+0x15a>
 80019d6:	3501      	adds	r5, #1
 80019d8:	68e3      	ldr	r3, [r4, #12]
 80019da:	9903      	ldr	r1, [sp, #12]
 80019dc:	1a5b      	subs	r3, r3, r1
 80019de:	42ab      	cmp	r3, r5
 80019e0:	dcf2      	bgt.n	80019c8 <_printf_i+0x210>
 80019e2:	e7eb      	b.n	80019bc <_printf_i+0x204>
 80019e4:	2500      	movs	r5, #0
 80019e6:	f104 0619 	add.w	r6, r4, #25
 80019ea:	e7f5      	b.n	80019d8 <_printf_i+0x220>
 80019ec:	08001b40 	.word	0x08001b40
 80019f0:	08001b51 	.word	0x08001b51

080019f4 <memmove>:
 80019f4:	4288      	cmp	r0, r1
 80019f6:	b510      	push	{r4, lr}
 80019f8:	eb01 0402 	add.w	r4, r1, r2
 80019fc:	d902      	bls.n	8001a04 <memmove+0x10>
 80019fe:	4284      	cmp	r4, r0
 8001a00:	4623      	mov	r3, r4
 8001a02:	d807      	bhi.n	8001a14 <memmove+0x20>
 8001a04:	1e43      	subs	r3, r0, #1
 8001a06:	42a1      	cmp	r1, r4
 8001a08:	d008      	beq.n	8001a1c <memmove+0x28>
 8001a0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001a0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001a12:	e7f8      	b.n	8001a06 <memmove+0x12>
 8001a14:	4402      	add	r2, r0
 8001a16:	4601      	mov	r1, r0
 8001a18:	428a      	cmp	r2, r1
 8001a1a:	d100      	bne.n	8001a1e <memmove+0x2a>
 8001a1c:	bd10      	pop	{r4, pc}
 8001a1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001a22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001a26:	e7f7      	b.n	8001a18 <memmove+0x24>

08001a28 <_sbrk_r>:
 8001a28:	b538      	push	{r3, r4, r5, lr}
 8001a2a:	4d06      	ldr	r5, [pc, #24]	@ (8001a44 <_sbrk_r+0x1c>)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	4604      	mov	r4, r0
 8001a30:	4608      	mov	r0, r1
 8001a32:	602b      	str	r3, [r5, #0]
 8001a34:	f7ff fa82 	bl	8000f3c <_sbrk>
 8001a38:	1c43      	adds	r3, r0, #1
 8001a3a:	d102      	bne.n	8001a42 <_sbrk_r+0x1a>
 8001a3c:	682b      	ldr	r3, [r5, #0]
 8001a3e:	b103      	cbz	r3, 8001a42 <_sbrk_r+0x1a>
 8001a40:	6023      	str	r3, [r4, #0]
 8001a42:	bd38      	pop	{r3, r4, r5, pc}
 8001a44:	200001c0 	.word	0x200001c0

08001a48 <memcpy>:
 8001a48:	440a      	add	r2, r1
 8001a4a:	4291      	cmp	r1, r2
 8001a4c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001a50:	d100      	bne.n	8001a54 <memcpy+0xc>
 8001a52:	4770      	bx	lr
 8001a54:	b510      	push	{r4, lr}
 8001a56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001a5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001a5e:	4291      	cmp	r1, r2
 8001a60:	d1f9      	bne.n	8001a56 <memcpy+0xe>
 8001a62:	bd10      	pop	{r4, pc}

08001a64 <_realloc_r>:
 8001a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a68:	4607      	mov	r7, r0
 8001a6a:	4614      	mov	r4, r2
 8001a6c:	460d      	mov	r5, r1
 8001a6e:	b921      	cbnz	r1, 8001a7a <_realloc_r+0x16>
 8001a70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001a74:	4611      	mov	r1, r2
 8001a76:	f7ff bc4d 	b.w	8001314 <_malloc_r>
 8001a7a:	b92a      	cbnz	r2, 8001a88 <_realloc_r+0x24>
 8001a7c:	f7ff fbde 	bl	800123c <_free_r>
 8001a80:	4625      	mov	r5, r4
 8001a82:	4628      	mov	r0, r5
 8001a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a88:	f000 f81a 	bl	8001ac0 <_malloc_usable_size_r>
 8001a8c:	4284      	cmp	r4, r0
 8001a8e:	4606      	mov	r6, r0
 8001a90:	d802      	bhi.n	8001a98 <_realloc_r+0x34>
 8001a92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001a96:	d8f4      	bhi.n	8001a82 <_realloc_r+0x1e>
 8001a98:	4621      	mov	r1, r4
 8001a9a:	4638      	mov	r0, r7
 8001a9c:	f7ff fc3a 	bl	8001314 <_malloc_r>
 8001aa0:	4680      	mov	r8, r0
 8001aa2:	b908      	cbnz	r0, 8001aa8 <_realloc_r+0x44>
 8001aa4:	4645      	mov	r5, r8
 8001aa6:	e7ec      	b.n	8001a82 <_realloc_r+0x1e>
 8001aa8:	42b4      	cmp	r4, r6
 8001aaa:	4622      	mov	r2, r4
 8001aac:	4629      	mov	r1, r5
 8001aae:	bf28      	it	cs
 8001ab0:	4632      	movcs	r2, r6
 8001ab2:	f7ff ffc9 	bl	8001a48 <memcpy>
 8001ab6:	4629      	mov	r1, r5
 8001ab8:	4638      	mov	r0, r7
 8001aba:	f7ff fbbf 	bl	800123c <_free_r>
 8001abe:	e7f1      	b.n	8001aa4 <_realloc_r+0x40>

08001ac0 <_malloc_usable_size_r>:
 8001ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ac4:	1f18      	subs	r0, r3, #4
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	bfbc      	itt	lt
 8001aca:	580b      	ldrlt	r3, [r1, r0]
 8001acc:	18c0      	addlt	r0, r0, r3
 8001ace:	4770      	bx	lr

08001ad0 <_init>:
 8001ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ad2:	bf00      	nop
 8001ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ad6:	bc08      	pop	{r3}
 8001ad8:	469e      	mov	lr, r3
 8001ada:	4770      	bx	lr

08001adc <_fini>:
 8001adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ade:	bf00      	nop
 8001ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ae2:	bc08      	pop	{r3}
 8001ae4:	469e      	mov	lr, r3
 8001ae6:	4770      	bx	lr
