# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/seg.v /home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/ps2_keyboard.v /home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/vga_ctrl.v /home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/top.v /home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/led.v /home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/uart.v /home/jinghanhui/ysyx-workbench/nvboard/example/csrc/main.cpp /home/jinghanhui/ysyx-workbench/nvboard/example/build/auto_bind.cpp /home/jinghanhui/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/jinghanhui/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/jinghanhui/ysyx-workbench/nvboard/example/build/top"
T      3710 44834034  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop.cpp"
T      3244 44834006  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop.h"
T      2471 44841833  1723906296   163803537  1723906296   163803537 "./build/obj_dir/Vtop.mk"
T       738 44832481  1723906296   161804173  1723906296   161804173 "./build/obj_dir/Vtop__Syms.cpp"
T       921 44833993  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop__Syms.h"
T      2228 44839217  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop___024root.h"
T      1553 44841260  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 44839796  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     16367 44841831  1723906296   163803537  1723906296   163803537 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     11990 44841221  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 44839662  1723906296   162803855  1723906296   162803855 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       985 44841834  1723906296   163803537  1723906296   163803537 "./build/obj_dir/Vtop__ver.d"
T         0        0  1723906296   163803537  1723906296   163803537 "./build/obj_dir/Vtop__verFiles.dat"
T      1621 44841832  1723906296   163803537  1723906296   163803537 "./build/obj_dir/Vtop_classes.mk"
S       403 44839995  1723543216   384663657  1723543216   384663657 "/home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/led.v"
S      1045 44839996  1723543216   384663657  1723543216   384663657 "/home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/ps2_keyboard.v"
S      1074 44839997  1723543216   384663657  1723543216   384663657 "/home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/seg.v"
S      1663 44839998  1723543216   384663657  1723543216   384663657 "/home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/top.v"
S        69 44839999  1723543216   384663657  1723543216   384663657 "/home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/uart.v"
S      1355 44840000  1723543216   384663657  1723543216   384663657 "/home/jinghanhui/ysyx-workbench/nvboard/example/vsrc/vga_ctrl.v"
S  20938328 22023806  1723265827   602196041  1723265827   602196041 "/usr/local/bin/verilator_bin"
S      3275 22285716  1723265827   738197675  1723265827   738197675 "/usr/local/share/verilator/include/verilated_std.sv"
