{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 10:08:57 2012 " "Info: Processing started: Thu Mar 29 10:08:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off lcd_at_nios -c lcd_at_nios " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off lcd_at_nios -c lcd_at_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_at_nios EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"lcd_at_nios\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/lcd_at_nios_qii_part/db/pll_altpll.v" 44 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -126 -3500 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -126 degrees (-3500 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/lcd_at_nios_qii_part/db/pll_altpll.v" 44 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "db/pll_altpll.v" "" { Text "E:/lcd_at_nios_qii_part/db/pll_altpll.v" 88 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ISTA_SDC_FOUND" "nios_f.sdc " "Info: Reading SDC File: 'nios_f.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_at_nios.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'lcd_at_nios.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name altera_reserved_tck altera_reserved_tck " "Info: create_clock -period 1.000 -name altera_reserved_tck altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CHECK_TIMING_INFO" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "Warning: From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) CLOCK_50 (Rise) setup and hold " "Warning: From altera_reserved_tck (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) CLOCK_50 (Rise) setup and hold " "Warning: From altera_reserved_tck (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "Warning: From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) altera_reserved_tck (Rise) setup and hold " "Warning: From CLOCK_50 (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "db/pll_altpll.v" "" { Text "E:/lcd_at_nios_qii_part/db/pll_altpll.v" 88 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "db/pll_altpll.v" "" { Text "E:/lcd_at_nios_qii_part/db/pll_altpll.v" 88 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii_sys:nios_ii_sys_inst\|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch\|data_out  " "Info: Automatically promoted node nios_ii_sys:nios_ii_sys_inst\|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_addr\[20\]~353 " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_addr\[20\]~353" {  } { { "sdram.v" "" { Text "E:/lcd_at_nios_qii_part/sdram.v" 647 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|active_addr[20]~353 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_cs_n~186 " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_cs_n~186" {  } { { "sdram.v" "" { Text "E:/lcd_at_nios_qii_part/sdram.v" 207 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|active_cs_n~186 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[0\] " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "E:/lcd_at_nios_qii_part/sdram.v" 407 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|i_refs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[2\] " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "E:/lcd_at_nios_qii_part/sdram.v" 407 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|i_refs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[1\] " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "E:/lcd_at_nios_qii_part/sdram.v" 407 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|i_refs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|jtag_break~244 " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|jtag_break~244" {  } { { "nios_f.v" "" { Text "E:/lcd_at_nios_qii_part/nios_f.v" 563 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|nios_f:the_nios_f|nios_f_nios2_oci:the_nios_f_nios2_oci|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug|jtag_break~244 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|resetlatch~99 " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|resetlatch~99" {  } { { "nios_f.v" "" { Text "E:/lcd_at_nios_qii_part/nios_f.v" 546 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|nios_f:the_nios_f|nios_f_nios2_oci:the_nios_f_nios2_oci|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug|resetlatch~99 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "nios_ii_sys.v" "" { Text "E:/lcd_at_nios_qii_part/nios_ii_sys.v" 10296 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ii_sys:nios_ii_sys_inst\|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch\|data_out" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Q_KEY~input  " "Info: Automatically promoted node Q_KEY~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|reset_n_sources~26 " "Info: Destination node nios_ii_sys:nios_ii_sys_inst\|reset_n_sources~26" {  } { { "nios_ii_sys.v" "" { Text "E:/lcd_at_nios_qii_part/nios_ii_sys.v" 10767 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|reset_n_sources~26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_KEY~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "Q_KEY~input Global Clock " "Info: Pin Q_KEY~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_KEY~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info: Packed 10 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Extra Info: Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Extra Info: Created 66 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Info: Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 50% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info: Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP3C16F484C6 " "Warning: Timing characteristics of device EP3C16F484C6 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 " "Warning: Following 30 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[0\] 3.3-V LVTTL AA8 " "Info: Pin ILI_DB\[0\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[0] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[0\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[1\] 3.3-V LVTTL AB8 " "Info: Pin ILI_DB\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[1] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[1\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[2\] 3.3-V LVTTL AA10 " "Info: Pin ILI_DB\[2\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[2] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[2\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[3\] 3.3-V LVTTL AB10 " "Info: Pin ILI_DB\[3\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[3] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[3\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[4\] 3.3-V LVTTL AA13 " "Info: Pin ILI_DB\[4\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[4] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[4\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[5\] 3.3-V LVTTL AB13 " "Info: Pin ILI_DB\[5\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[5] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[5\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[6\] 3.3-V LVTTL AB14 " "Info: Pin ILI_DB\[6\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[6] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[6\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[7\] 3.3-V LVTTL AA14 " "Info: Pin ILI_DB\[7\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[7] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[7\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info: Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info: Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info: Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info: Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info: Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info: Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info: Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info: Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info: Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info: Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info: Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info: Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[11] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info: Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[12] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info: Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[13] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info: Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[14] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info: Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[15] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Q_KEY 3.3-V LVTTL J6 " "Info: Pin Q_KEY uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { Q_KEY } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q_KEY" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_KEY } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 2 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS_nIRQ 3.3-V LVTTL U13 " "Info: Pin ADS_nIRQ uses I/O standard 3.3-V LVTTL at U13" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ADS_nIRQ } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADS_nIRQ" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 17 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADS_nIRQ } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS_BUSY 3.3-V LVTTL Y13 " "Info: Pin ADS_BUSY uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ADS_BUSY } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADS_BUSY" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 16 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADS_BUSY } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS_DOUT 3.3-V LVTTL W13 " "Info: Pin ADS_DOUT uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ADS_DOUT } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADS_DOUT" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 15 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADS_DOUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DOUT 3.3-V LVTTL AA22 " "Info: Pin SD_DOUT uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SD_DOUT } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DOUT" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 22 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DOUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDRAM_CKE VCC " "Info: Pin SDRAM_CKE has VCC driving its datain port" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_CKE } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 28 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[3\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[3\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[3] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[3\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[7\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[7\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[7] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[7\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_3 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_3" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_7 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_7" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_11 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_11" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[11] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_15 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_15" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[15] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[0\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[0\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[0] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[0\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[2\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[2\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[2] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[2\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[4\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[4\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[4] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[4\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[6\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[6\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[6] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[6\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_2 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_2" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_4 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_4" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_6 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_6" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_8 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_8" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_10 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_10" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_12 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_12" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[12] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_14 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_14" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[14] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[1\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[1\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[1] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[1\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[5\] (inverted) " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|ili_db:the_ili_db\|data_dir\[5\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ILI_DB\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin ILI_DB\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ILI_DB[5] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILI_DB\[5\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 10 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILI_DB[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_1 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_5 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_5" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_9 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_9" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_13 " "Info: Following pins have the same output enable: nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|oe~_Duplicate_13" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin SDRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SDRAM_DQ[13] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "lcd_at_nios.v" "" { Text "E:/lcd_at_nios_qii_part/lcd_at_nios.v" 30 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/lcd_at_nios_qii_part/lcd_at_nios.fit.smsg " "Info: Generated suppressed messages file E:/lcd_at_nios_qii_part/lcd_at_nios.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.1 2 2 " "Info: Parallel compilation was enabled and used an average of 1.1 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "7 2 s " "Info: 7% of process time was spent using 2 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "93 1  " "Info: 93% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 10:09:52 2012 " "Info: Processing ended: Thu Mar 29 10:09:52 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Info: Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Info: Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
