

================================================================
== Vitis HLS Report for 'dense_relu_saturate_1'
================================================================
* Date:           Mon Feb 10 13:35:51 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.892 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       24|       24|  72.720 ns|  72.720 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_127_1  |       22|       22|         8|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../src/harness.h:127]   --->   Operation 11 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dense11Stream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.36ns)   --->   "%store_ln127 = store i5 0, i5 %ii" [../src/harness.h:127]   --->   Operation 14 'store' 'store_ln127' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln127 = br void %VITIS_LOOP_133_2" [../src/harness.h:127]   --->   Operation 15 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ii_3 = load i5 %ii" [../src/harness.h:127]   --->   Operation 16 'load' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.66ns)   --->   "%ii_4 = add i5 %ii_3, i5 1" [../src/harness.h:127]   --->   Operation 17 'add' 'ii_4' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.49ns)   --->   "%icmp_ln127 = icmp_eq  i5 %ii_3, i5 16" [../src/harness.h:127]   --->   Operation 18 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.49> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %VITIS_LOOP_133_2.split_ifconv, void %for.end84" [../src/harness.h:127]   --->   Operation 19 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.36ns)   --->   "%store_ln127 = store i5 %ii_4, i5 %ii" [../src/harness.h:127]   --->   Operation 20 'store' 'store_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.36>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_paddingStream_1_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicFIFOCE_to_paddingStream_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] ( I:0.93ns O:0.09ns )   --->   "%paddingStream_1_read = read i296 @_ssdm_op_Read.ap_fifo.volatile.i296P0A, i296 %paddingStream_1" [../src/harness.h:131]   --->   Operation 22 'read' 'paddingStream_1_read' <Predicate = true> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input = trunc i296 %paddingStream_1_read" [../src/harness.h:131]   --->   Operation 23 'trunc' 'input' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i8 %input" [../src/harness.h:136]   --->   Operation 24 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i8 %input" [../src/harness.h:136]   --->   Operation 25 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i8 %input" [../src/harness.h:136]   --->   Operation 26 'zext' 'zext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136 = muxlogic i13 %zext_ln136_2"   --->   Operation 27 'muxlogic' 'muxLogicI0_to_mul_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136 = muxlogic i13 26"   --->   Operation 28 'muxlogic' 'muxLogicI1_to_mul_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.92ns) (grouped into DSP with root node tmp73)   --->   "%mul_ln136 = mul i13 %zext_ln136_2, i13 26" [../src/harness.h:136]   --->   Operation 29 'mul' 'mul_ln136' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %input, i3 0" [../src/harness.h:136]   --->   Operation 30 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln136_6 = zext i11 %tmp_37" [../src/harness.h:136]   --->   Operation 31 'zext' 'zext_ln136_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.74ns)   --->   "%add_ln136 = add i12 %zext_ln136_6, i12 %zext_ln136_1" [../src/harness.h:136]   --->   Operation 32 'add' 'add_ln136' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_8 = sub i12 %zext_ln136_1, i12 %zext_ln136_6" [../src/harness.h:136]   --->   Operation 33 'sub' 'sub_ln136_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %input, i4 0" [../src/harness.h:136]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %input, i2 0" [../src/harness.h:136]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.71ns)   --->   "%sub_ln136_9 = sub i10 %p_shl, i10 %zext_ln136" [../src/harness.h:136]   --->   Operation 36 'sub' 'sub_ln136_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 8, i32 15" [../src/harness.h:136]   --->   Operation 37 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln136_5 = zext i8 %tmp_s" [../src/harness.h:136]   --->   Operation 38 'zext' 'zext_ln136_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_s, i2 0" [../src/harness.h:136]   --->   Operation 39 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln136_8 = zext i10 %tmp_38" [../src/harness.h:136]   --->   Operation 40 'zext' 'zext_ln136_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.71ns)   --->   "%sub_ln136_10 = sub i11 0, i11 %zext_ln136_8" [../src/harness.h:136]   --->   Operation 41 'sub' 'sub_ln136_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0" [../src/harness.h:136]   --->   Operation 42 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln136_15 = zext i11 %tmp_39" [../src/harness.h:136]   --->   Operation 43 'zext' 'zext_ln136_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 16, i32 23" [../src/harness.h:136]   --->   Operation 44 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln136_9 = zext i8 %tmp_35" [../src/harness.h:136]   --->   Operation 45 'zext' 'zext_ln136_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_35, i2 0" [../src/harness.h:136]   --->   Operation 46 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln136_29 = zext i10 %tmp_41" [../src/harness.h:136]   --->   Operation 47 'zext' 'zext_ln136_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.71ns)   --->   "%add_ln136_1 = add i11 %zext_ln136_29, i11 %zext_ln136_9" [../src/harness.h:136]   --->   Operation 48 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_35, i1 0" [../src/harness.h:136]   --->   Operation 49 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln136_33 = zext i9 %tmp_42" [../src/harness.h:136]   --->   Operation 50 'zext' 'zext_ln136_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.69ns)   --->   "%sub_ln136_12 = sub i10 0, i10 %zext_ln136_33" [../src/harness.h:136]   --->   Operation 51 'sub' 'sub_ln136_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_13 = sub i11 %zext_ln136_9, i11 %zext_ln136_29" [../src/harness.h:136]   --->   Operation 52 'sub' 'sub_ln136_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_35, i3 0" [../src/harness.h:136]   --->   Operation 53 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln136_45 = zext i9 %tmp_42" [../src/harness.h:136]   --->   Operation 54 'zext' 'zext_ln136_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns)   --->   "%sub_ln136_14 = sub i11 %p_shl1, i11 %zext_ln136_45" [../src/harness.h:136]   --->   Operation 55 'sub' 'sub_ln136_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 24, i32 31" [../src/harness.h:136]   --->   Operation 56 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln136_11 = zext i8 %tmp_36" [../src/harness.h:136]   --->   Operation 57 'zext' 'zext_ln136_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln136_12 = zext i8 %tmp_36" [../src/harness.h:136]   --->   Operation 58 'zext' 'zext_ln136_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln136_13 = zext i8 %tmp_36" [../src/harness.h:136]   --->   Operation 59 'zext' 'zext_ln136_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_36, i3 0" [../src/harness.h:136]   --->   Operation 60 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln136_57 = zext i11 %tmp_43" [../src/harness.h:136]   --->   Operation 61 'zext' 'zext_ln136_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_36, i1 0" [../src/harness.h:136]   --->   Operation 62 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln136_65 = zext i9 %tmp_44" [../src/harness.h:136]   --->   Operation 63 'zext' 'zext_ln136_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_15 = sub i12 %zext_ln136_65, i12 %zext_ln136_57" [../src/harness.h:136]   --->   Operation 64 'sub' 'sub_ln136_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_36, i4 0" [../src/harness.h:136]   --->   Operation 65 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_36, i2 0" [../src/harness.h:136]   --->   Operation 66 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln136_66 = zext i10 %tmp_45" [../src/harness.h:136]   --->   Operation 67 'zext' 'zext_ln136_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.77ns)   --->   "%sub_ln136_16 = sub i12 %p_shl2, i12 %zext_ln136_66" [../src/harness.h:136]   --->   Operation 68 'sub' 'sub_ln136_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.74ns)   --->   "%sub_ln136_17 = sub i12 %zext_ln136_13, i12 %zext_ln136_57" [../src/harness.h:136]   --->   Operation 69 'sub' 'sub_ln136_17' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln136_76 = zext i10 %tmp_45" [../src/harness.h:136]   --->   Operation 70 'zext' 'zext_ln136_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%add_ln136_2 = add i11 %zext_ln136_76, i11 %zext_ln136_12" [../src/harness.h:136]   --->   Operation 71 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_3 = muxlogic i14 %zext_ln136_11"   --->   Operation 72 'muxlogic' 'muxLogicI0_to_mul_ln136_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_3 = muxlogic i14 16355"   --->   Operation 73 'muxlogic' 'muxLogicI1_to_mul_ln136_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.92ns) (grouped into DSP with root node empty_118)   --->   "%mul_ln136_3 = mul i14 %zext_ln136_11, i14 16355" [../src/harness.h:136]   --->   Operation 74 'mul' 'mul_ln136_3' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.71ns)   --->   "%sub_ln136_18 = sub i12 0, i12 %zext_ln136_66" [../src/harness.h:136]   --->   Operation 75 'sub' 'sub_ln136_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_19 = sub i12 %sub_ln136_18, i12 %zext_ln136_13" [../src/harness.h:136]   --->   Operation 76 'sub' 'sub_ln136_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.77ns)   --->   "%sub_ln136_20 = sub i12 %p_shl2, i12 %zext_ln136_65" [../src/harness.h:136]   --->   Operation 77 'sub' 'sub_ln136_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.74ns)   --->   "%sub_ln136_21 = sub i11 %tmp_43, i11 %zext_ln136_12" [../src/harness.h:136]   --->   Operation 78 'sub' 'sub_ln136_21' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 32, i32 39" [../src/harness.h:136]   --->   Operation 79 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln136_17 = zext i8 %tmp_46" [../src/harness.h:136]   --->   Operation 80 'zext' 'zext_ln136_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln136_19 = zext i8 %tmp_46" [../src/harness.h:136]   --->   Operation 81 'zext' 'zext_ln136_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_46, i1 0" [../src/harness.h:136]   --->   Operation 82 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln136_84 = zext i9 %tmp_48" [../src/harness.h:136]   --->   Operation 83 'zext' 'zext_ln136_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_46, i3 0" [../src/harness.h:136]   --->   Operation 84 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln136_85 = zext i11 %tmp_49" [../src/harness.h:136]   --->   Operation 85 'zext' 'zext_ln136_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.74ns)   --->   "%sub_ln136_23 = sub i13 0, i13 %zext_ln136_85" [../src/harness.h:136]   --->   Operation 86 'sub' 'sub_ln136_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_24 = sub i13 %sub_ln136_23, i13 %zext_ln136_19" [../src/harness.h:136]   --->   Operation 87 'sub' 'sub_ln136_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_46, i2 0" [../src/harness.h:136]   --->   Operation 88 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln136_97 = zext i10 %tmp_50" [../src/harness.h:136]   --->   Operation 89 'zext' 'zext_ln136_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.71ns)   --->   "%sub_ln136_25 = sub i11 %zext_ln136_17, i11 %zext_ln136_97" [../src/harness.h:136]   --->   Operation 90 'sub' 'sub_ln136_25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.71ns)   --->   "%sub_ln136_26 = sub i11 0, i11 %zext_ln136_97" [../src/harness.h:136]   --->   Operation 91 'sub' 'sub_ln136_26' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln136_110 = zext i9 %tmp_48" [../src/harness.h:136]   --->   Operation 92 'zext' 'zext_ln136_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.69ns)   --->   "%sub_ln136_28 = sub i10 0, i10 %zext_ln136_110" [../src/harness.h:136]   --->   Operation 93 'sub' 'sub_ln136_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_29 = sub i13 %sub_ln136_23, i13 %zext_ln136_84" [../src/harness.h:136]   --->   Operation 94 'sub' 'sub_ln136_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.71ns)   --->   "%add_ln136_4 = add i11 %zext_ln136_97, i11 %zext_ln136_17" [../src/harness.h:136]   --->   Operation 95 'add' 'add_ln136_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 40, i32 47" [../src/harness.h:136]   --->   Operation 96 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln136_21 = zext i8 %tmp_52" [../src/harness.h:136]   --->   Operation 97 'zext' 'zext_ln136_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln136_23 = zext i8 %tmp_52" [../src/harness.h:136]   --->   Operation 98 'zext' 'zext_ln136_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_52, i2 0" [../src/harness.h:136]   --->   Operation 99 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln136_130 = zext i10 %tmp_53" [../src/harness.h:136]   --->   Operation 100 'zext' 'zext_ln136_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.71ns)   --->   "%sub_ln136_32 = sub i11 %zext_ln136_21, i11 %zext_ln136_130" [../src/harness.h:136]   --->   Operation 101 'sub' 'sub_ln136_32' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.71ns)   --->   "%sub_ln136_33 = sub i11 0, i11 %zext_ln136_130" [../src/harness.h:136]   --->   Operation 102 'sub' 'sub_ln136_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_52, i3 0" [../src/harness.h:136]   --->   Operation 103 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln136_131 = zext i11 %tmp_54" [../src/harness.h:136]   --->   Operation 104 'zext' 'zext_ln136_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.74ns)   --->   "%sub_ln136_34 = sub i12 %zext_ln136_23, i12 %zext_ln136_131" [../src/harness.h:136]   --->   Operation 105 'sub' 'sub_ln136_34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.71ns)   --->   "%add_ln136_5 = add i11 %zext_ln136_130, i11 %zext_ln136_21" [../src/harness.h:136]   --->   Operation 106 'add' 'add_ln136_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 48, i32 55" [../src/harness.h:136]   --->   Operation 107 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln136_25 = zext i8 %tmp_55" [../src/harness.h:136]   --->   Operation 108 'zext' 'zext_ln136_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_55, i2 0" [../src/harness.h:136]   --->   Operation 109 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln136_163 = zext i10 %tmp_59" [../src/harness.h:136]   --->   Operation 110 'zext' 'zext_ln136_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.71ns)   --->   "%add_ln136_7 = add i11 %zext_ln136_163, i11 %zext_ln136_25" [../src/harness.h:136]   --->   Operation 111 'add' 'add_ln136_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 56, i32 63" [../src/harness.h:136]   --->   Operation 112 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln136_30 = zext i8 %tmp_60" [../src/harness.h:136]   --->   Operation 113 'zext' 'zext_ln136_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_60, i3 0" [../src/harness.h:136]   --->   Operation 114 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln136_167 = zext i11 %tmp_61" [../src/harness.h:136]   --->   Operation 115 'zext' 'zext_ln136_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.74ns)   --->   "%add_ln136_8 = add i12 %zext_ln136_167, i12 %zext_ln136_30" [../src/harness.h:136]   --->   Operation 116 'add' 'add_ln136_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_60, i1 0" [../src/harness.h:136]   --->   Operation 117 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln136_169 = zext i9 %tmp_62" [../src/harness.h:136]   --->   Operation 118 'zext' 'zext_ln136_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.74ns)   --->   "%sub_ln136_38 = sub i12 %zext_ln136_169, i12 %zext_ln136_167" [../src/harness.h:136]   --->   Operation 119 'sub' 'sub_ln136_38' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln136_170 = zext i9 %tmp_62" [../src/harness.h:136]   --->   Operation 120 'zext' 'zext_ln136_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.74ns)   --->   "%sub_ln136_39 = sub i11 %tmp_61, i11 %zext_ln136_170" [../src/harness.h:136]   --->   Operation 121 'sub' 'sub_ln136_39' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 64, i32 71" [../src/harness.h:136]   --->   Operation 122 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln136_32 = zext i8 %tmp_63" [../src/harness.h:136]   --->   Operation 123 'zext' 'zext_ln136_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_63, i4 0" [../src/harness.h:136]   --->   Operation 124 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln136_171 = zext i12 %tmp_64" [../src/harness.h:136]   --->   Operation 125 'zext' 'zext_ln136_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_63, i2 0" [../src/harness.h:136]   --->   Operation 126 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln136_172 = zext i10 %tmp_65" [../src/harness.h:136]   --->   Operation 127 'zext' 'zext_ln136_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.77ns)   --->   "%sub_ln136_40 = sub i13 %zext_ln136_172, i13 %zext_ln136_171" [../src/harness.h:136]   --->   Operation 128 'sub' 'sub_ln136_40' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_11 = muxlogic i12 %zext_ln136_32"   --->   Operation 129 'muxlogic' 'muxLogicI0_to_mul_ln136_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_11 = muxlogic i12 13"   --->   Operation 130 'muxlogic' 'muxLogicI1_to_mul_ln136_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.92ns) (grouped into DSP with root node tmp85)   --->   "%mul_ln136_11 = mul i12 %zext_ln136_32, i12 13" [../src/harness.h:136]   --->   Operation 131 'mul' 'mul_ln136_11' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_63, i1 0" [../src/harness.h:136]   --->   Operation 132 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln136_173 = zext i9 %tmp_66" [../src/harness.h:136]   --->   Operation 133 'zext' 'zext_ln136_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.77ns)   --->   "%sub_ln136_41 = sub i12 %tmp_64, i12 %zext_ln136_173" [../src/harness.h:136]   --->   Operation 134 'sub' 'sub_ln136_41' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 72, i32 79" [../src/harness.h:136]   --->   Operation 135 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln136_36 = zext i8 %tmp_67" [../src/harness.h:136]   --->   Operation 136 'zext' 'zext_ln136_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_67, i2 0" [../src/harness.h:136]   --->   Operation 137 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln136_174 = zext i10 %tmp_68" [../src/harness.h:136]   --->   Operation 138 'zext' 'zext_ln136_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.71ns)   --->   "%sub_ln136_42 = sub i11 %zext_ln136_36, i11 %zext_ln136_174" [../src/harness.h:136]   --->   Operation 139 'sub' 'sub_ln136_42' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 80, i32 87" [../src/harness.h:136]   --->   Operation 140 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln136_41 = zext i8 %tmp_72" [../src/harness.h:136]   --->   Operation 141 'zext' 'zext_ln136_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.67ns)   --->   "%sub_ln136_1 = sub i9 0, i9 %zext_ln136_41" [../src/harness.h:136]   --->   Operation 142 'sub' 'sub_ln136_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 88, i32 95" [../src/harness.h:136]   --->   Operation 143 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln136_44 = zext i8 %tmp_78" [../src/harness.h:136]   --->   Operation 144 'zext' 'zext_ln136_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln136_46 = zext i8 %tmp_78" [../src/harness.h:136]   --->   Operation 145 'zext' 'zext_ln136_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_78, i3 0" [../src/harness.h:136]   --->   Operation 146 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.74ns)   --->   "%sub_ln136_52 = sub i11 %tmp_79, i11 %zext_ln136_46" [../src/harness.h:136]   --->   Operation 147 'sub' 'sub_ln136_52' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_78, i2 0" [../src/harness.h:136]   --->   Operation 148 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln136_187 = zext i10 %tmp_80" [../src/harness.h:136]   --->   Operation 149 'zext' 'zext_ln136_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.71ns)   --->   "%sub_ln136_53 = sub i11 %zext_ln136_46, i11 %zext_ln136_187" [../src/harness.h:136]   --->   Operation 150 'sub' 'sub_ln136_53' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_78, i5 0" [../src/harness.h:136]   --->   Operation 151 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln136_189 = zext i13 %tmp_82" [../src/harness.h:136]   --->   Operation 152 'zext' 'zext_ln136_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln136_190 = zext i10 %tmp_80" [../src/harness.h:136]   --->   Operation 153 'zext' 'zext_ln136_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.77ns)   --->   "%sub_ln136_55 = sub i14 %zext_ln136_190, i14 %zext_ln136_189" [../src/harness.h:136]   --->   Operation 154 'sub' 'sub_ln136_55' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.71ns)   --->   "%sub_ln136_56 = sub i10 %tmp_80, i10 %zext_ln136_44" [../src/harness.h:136]   --->   Operation 155 'sub' 'sub_ln136_56' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 96, i32 103" [../src/harness.h:136]   --->   Operation 156 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln136_50 = zext i8 %tmp_83" [../src/harness.h:136]   --->   Operation 157 'zext' 'zext_ln136_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_83, i3 0" [../src/harness.h:136]   --->   Operation 158 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln136_193 = zext i11 %tmp_85" [../src/harness.h:136]   --->   Operation 159 'zext' 'zext_ln136_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.74ns)   --->   "%sub_ln136_60 = sub i12 %zext_ln136_50, i12 %zext_ln136_193" [../src/harness.h:136]   --->   Operation 160 'sub' 'sub_ln136_60' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 104, i32 111" [../src/harness.h:136]   --->   Operation 161 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln136_58 = zext i8 %tmp_86" [../src/harness.h:136]   --->   Operation 162 'zext' 'zext_ln136_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln136_59 = zext i8 %tmp_86" [../src/harness.h:136]   --->   Operation 163 'zext' 'zext_ln136_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_86, i3 0" [../src/harness.h:136]   --->   Operation 164 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln136_194 = zext i11 %tmp_87" [../src/harness.h:136]   --->   Operation 165 'zext' 'zext_ln136_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.74ns)   --->   "%sub_ln136_61 = sub i12 0, i12 %zext_ln136_194" [../src/harness.h:136]   --->   Operation 166 'sub' 'sub_ln136_61' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_17 = muxlogic i12 %zext_ln136_59"   --->   Operation 167 'muxlogic' 'muxLogicI0_to_mul_ln136_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_17 = muxlogic i12 11"   --->   Operation 168 'muxlogic' 'muxLogicI1_to_mul_ln136_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.26ns)   --->   "%mul_ln136_17 = mul i12 %zext_ln136_59, i12 11" [../src/harness.h:136]   --->   Operation 169 'mul' 'mul_ln136_17' <Predicate = true> <Delay = 1.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_18 = muxlogic i15 %zext_ln136_58"   --->   Operation 170 'muxlogic' 'muxLogicI0_to_mul_ln136_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_18 = muxlogic i15 32731"   --->   Operation 171 'muxlogic' 'muxLogicI1_to_mul_ln136_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.47ns)   --->   "%mul_ln136_18 = mul i15 %zext_ln136_58, i15 32731" [../src/harness.h:136]   --->   Operation 172 'mul' 'mul_ln136_18' <Predicate = true> <Delay = 1.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.74ns)   --->   "%sub_ln136_64 = sub i12 %zext_ln136_59, i12 %zext_ln136_194" [../src/harness.h:136]   --->   Operation 173 'sub' 'sub_ln136_64' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 112, i32 119" [../src/harness.h:136]   --->   Operation 174 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln136_64 = zext i8 %tmp_91" [../src/harness.h:136]   --->   Operation 175 'zext' 'zext_ln136_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_91, i2 0" [../src/harness.h:136]   --->   Operation 176 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln136_198 = zext i10 %tmp_92" [../src/harness.h:136]   --->   Operation 177 'zext' 'zext_ln136_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.71ns)   --->   "%sub_ln136_67 = sub i11 0, i11 %zext_ln136_198" [../src/harness.h:136]   --->   Operation 178 'sub' 'sub_ln136_67' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.71ns)   --->   "%sub_ln136_69 = sub i11 %zext_ln136_64, i11 %zext_ln136_198" [../src/harness.h:136]   --->   Operation 179 'sub' 'sub_ln136_69' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_91, i3 0" [../src/harness.h:136]   --->   Operation 180 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln136_202 = zext i11 %tmp_94" [../src/harness.h:136]   --->   Operation 181 'zext' 'zext_ln136_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.74ns)   --->   "%sub_ln136_72 = sub i13 0, i13 %zext_ln136_202" [../src/harness.h:136]   --->   Operation 182 'sub' 'sub_ln136_72' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 120, i32 127" [../src/harness.h:136]   --->   Operation 183 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 128, i32 135" [../src/harness.h:136]   --->   Operation 184 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln136_68 = zext i8 %tmp_100" [../src/harness.h:136]   --->   Operation 185 'zext' 'zext_ln136_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_101 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_100, i3 0" [../src/harness.h:136]   --->   Operation 186 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln136_213 = zext i11 %tmp_101" [../src/harness.h:136]   --->   Operation 187 'zext' 'zext_ln136_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_85 = sub i13 0, i13 %zext_ln136_213" [../src/harness.h:136]   --->   Operation 188 'sub' 'sub_ln136_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_100, i1 0" [../src/harness.h:136]   --->   Operation 189 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln136_214 = zext i9 %tmp_102" [../src/harness.h:136]   --->   Operation 190 'zext' 'zext_ln136_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_86 = sub i13 %sub_ln136_85, i13 %zext_ln136_214" [../src/harness.h:136]   --->   Operation 191 'sub' 'sub_ln136_86' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.74ns)   --->   "%sub_ln136_87 = sub i11 %tmp_101, i11 %zext_ln136_68" [../src/harness.h:136]   --->   Operation 192 'sub' 'sub_ln136_87' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 136, i32 143" [../src/harness.h:136]   --->   Operation 193 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 144, i32 151" [../src/harness.h:136]   --->   Operation 194 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln136_74 = zext i8 %tmp_108" [../src/harness.h:136]   --->   Operation 195 'zext' 'zext_ln136_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln136_75 = zext i8 %tmp_108" [../src/harness.h:136]   --->   Operation 196 'zext' 'zext_ln136_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_108, i2 0" [../src/harness.h:136]   --->   Operation 197 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln136_224 = zext i10 %tmp_111" [../src/harness.h:136]   --->   Operation 198 'zext' 'zext_ln136_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.71ns)   --->   "%add_ln136_21 = add i11 %zext_ln136_224, i11 %zext_ln136_75" [../src/harness.h:136]   --->   Operation 199 'add' 'add_ln136_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_108, i4 0" [../src/harness.h:136]   --->   Operation 200 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln136_225 = zext i10 %tmp_111" [../src/harness.h:136]   --->   Operation 201 'zext' 'zext_ln136_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.77ns)   --->   "%sub_ln136_94 = sub i12 %p_shl9, i12 %zext_ln136_225" [../src/harness.h:136]   --->   Operation 202 'sub' 'sub_ln136_94' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_95 = sub i12 0, i12 %zext_ln136_225" [../src/harness.h:136]   --->   Operation 203 'sub' 'sub_ln136_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_96 = sub i12 %sub_ln136_95, i12 %zext_ln136_74" [../src/harness.h:136]   --->   Operation 204 'sub' 'sub_ln136_96' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 152, i32 159" [../src/harness.h:136]   --->   Operation 205 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 160, i32 167" [../src/harness.h:136]   --->   Operation 206 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 168, i32 175" [../src/harness.h:136]   --->   Operation 207 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 176, i32 183" [../src/harness.h:136]   --->   Operation 208 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 184, i32 191" [../src/harness.h:136]   --->   Operation 209 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 192, i32 199" [../src/harness.h:136]   --->   Operation 210 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 200, i32 207" [../src/harness.h:136]   --->   Operation 211 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 208, i32 215" [../src/harness.h:136]   --->   Operation 212 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 216, i32 223" [../src/harness.h:136]   --->   Operation 213 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 224, i32 231" [../src/harness.h:136]   --->   Operation 214 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 232, i32 239" [../src/harness.h:136]   --->   Operation 215 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 240, i32 247" [../src/harness.h:136]   --->   Operation 216 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 248, i32 255" [../src/harness.h:136]   --->   Operation 217 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 256, i32 263" [../src/harness.h:136]   --->   Operation 218 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 264, i32 271" [../src/harness.h:136]   --->   Operation 219 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 272, i32 279" [../src/harness.h:136]   --->   Operation 220 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 280, i32 287" [../src/harness.h:136]   --->   Operation 221 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i296.i32.i32, i296 %paddingStream_1_read, i32 288, i32 295" [../src/harness.h:136]   --->   Operation 222 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%mul_ln136_281_cast = zext i11 %add_ln136_2" [../src/harness.h:136]   --->   Operation 223 'zext' 'mul_ln136_281_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%empty = add i12 %sub_ln136_8, i12 %zext_ln136_15" [../src/harness.h:136]   --->   Operation 224 'add' 'empty' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast192 = sext i12 %empty" [../src/harness.h:136]   --->   Operation 225 'sext' 'p_cast192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%mul_ln136_317_cast295 = zext i12 %sub_ln136_41" [../src/harness.h:136]   --->   Operation 226 'zext' 'mul_ln136_317_cast295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.77ns)   --->   "%empty_72 = add i13 %p_cast192, i13 %mul_ln136_281_cast" [../src/harness.h:136]   --->   Operation 227 'add' 'empty_72' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%mul_ln136_388_cast296 = zext i11 %add_ln136_21" [../src/harness.h:136]   --->   Operation 228 'zext' 'mul_ln136_388_cast296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.77ns)   --->   "%tmp65 = add i13 %mul_ln136_317_cast295, i13 %mul_ln136_388_cast296" [../src/harness.h:136]   --->   Operation 229 'add' 'tmp65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%mul_ln136_269_cast = sext i11 %sub_ln136_10" [../src/harness.h:136]   --->   Operation 230 'sext' 'mul_ln136_269_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node tmp73)   --->   "%mul_ln136_cast = zext i13 %mul_ln136" [../src/harness.h:136]   --->   Operation 231 'zext' 'mul_ln136_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp73 = add i14 %mul_ln136_cast, i14 %mul_ln136_269_cast" [../src/harness.h:136]   --->   Operation 232 'add' 'tmp73' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into DSP with root node tmp85)   --->   "%mul_ln136_316_cast311 = zext i12 %mul_ln136_11" [../src/harness.h:136]   --->   Operation 233 'zext' 'mul_ln136_316_cast311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%mul_ln136_334_cast312 = zext i11 %sub_ln136_52" [../src/harness.h:136]   --->   Operation 234 'zext' 'mul_ln136_334_cast312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp85 = add i13 %mul_ln136_316_cast311, i13 %mul_ln136_334_cast312" [../src/harness.h:136]   --->   Operation 235 'add' 'tmp85' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%mul_ln136_301_cast = sext i11 %sub_ln136_33" [../src/harness.h:136]   --->   Operation 236 'sext' 'mul_ln136_301_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%empty_81 = add i11 %zext_ln136_25, i11 %sub_ln136_13" [../src/harness.h:136]   --->   Operation 237 'add' 'empty_81' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%p_cast203 = sext i11 %empty_81" [../src/harness.h:136]   --->   Operation 238 'sext' 'p_cast203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%mul_ln136_335_cast316 = sext i11 %sub_ln136_53" [../src/harness.h:136]   --->   Operation 239 'sext' 'mul_ln136_335_cast316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.74ns)   --->   "%empty_82 = add i12 %p_cast203, i12 %mul_ln136_301_cast" [../src/harness.h:136]   --->   Operation 240 'add' 'empty_82' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%mul_ln136_355_cast317 = sext i11 %sub_ln136_69" [../src/harness.h:136]   --->   Operation 241 'sext' 'mul_ln136_355_cast317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.74ns)   --->   "%tmp92 = add i12 %mul_ln136_335_cast316, i12 %mul_ln136_355_cast317" [../src/harness.h:136]   --->   Operation 242 'add' 'tmp92' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%empty_87 = add i12 %sub_ln136_15, i12 %zext_ln136_5" [../src/harness.h:136]   --->   Operation 243 'add' 'empty_87' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%p_cast211 = sext i12 %empty_87" [../src/harness.h:136]   --->   Operation 244 'sext' 'p_cast211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%empty_88 = add i13 %sub_ln136_24, i13 %p_cast211" [../src/harness.h:136]   --->   Operation 245 'add' 'empty_88' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%mul_ln136_274_cast343 = zext i11 %add_ln136_1" [../src/harness.h:136]   --->   Operation 246 'zext' 'mul_ln136_274_cast343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.74ns)   --->   "%tmp129 = sub i12 %mul_ln136_274_cast343, i12 %zext_ln136_15" [../src/harness.h:136]   --->   Operation 247 'sub' 'tmp129' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.71ns)   --->   "%tmp148 = add i11 %zext_ln136_36, i11 %zext_ln136_29" [../src/harness.h:136]   --->   Operation 248 'add' 'tmp148' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%mul_ln136_275_cast = sext i10 %sub_ln136_12" [../src/harness.h:136]   --->   Operation 249 'sext' 'mul_ln136_275_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.71ns)   --->   "%empty_100 = add i11 %zext_ln136_76, i11 %mul_ln136_275_cast" [../src/harness.h:136]   --->   Operation 250 'add' 'empty_100' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%mul_ln136_267_cast = zext i10 %sub_ln136_9" [../src/harness.h:136]   --->   Operation 251 'zext' 'mul_ln136_267_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%empty_103 = add i12 %sub_ln136_19, i12 %mul_ln136_267_cast" [../src/harness.h:136]   --->   Operation 252 'add' 'empty_103' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%mul_ln136_308_cast388 = zext i11 %add_ln136_7" [../src/harness.h:136]   --->   Operation 253 'zext' 'mul_ln136_308_cast388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%mul_ln136_319_cast386 = sext i11 %sub_ln136_42" [../src/harness.h:136]   --->   Operation 254 'sext' 'mul_ln136_319_cast386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%mul_ln136_342_cast382 = sext i12 %sub_ln136_60" [../src/harness.h:136]   --->   Operation 255 'sext' 'mul_ln136_342_cast382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%mul_ln136_348_cast383 = sext i12 %sub_ln136_64" [../src/harness.h:136]   --->   Operation 256 'sext' 'mul_ln136_348_cast383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%mul_ln136_377_cast389 = zext i11 %sub_ln136_87" [../src/harness.h:136]   --->   Operation 257 'zext' 'mul_ln136_377_cast389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%mul_ln136_389_cast385 = zext i12 %sub_ln136_94" [../src/harness.h:136]   --->   Operation 258 'zext' 'mul_ln136_389_cast385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.77ns)   --->   "%tmp185 = add i13 %mul_ln136_342_cast382, i13 %mul_ln136_348_cast383" [../src/harness.h:136]   --->   Operation 259 'add' 'tmp185' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.77ns)   --->   "%tmp188 = add i13 %mul_ln136_389_cast385, i13 %mul_ln136_319_cast386" [../src/harness.h:136]   --->   Operation 260 'add' 'tmp188' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.74ns)   --->   "%tmp190 = add i12 %mul_ln136_308_cast388, i12 %mul_ln136_377_cast389" [../src/harness.h:136]   --->   Operation 261 'add' 'tmp190' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%mul_ln136_284_cast = zext i12 %sub_ln136_20" [../src/harness.h:136]   --->   Operation 262 'zext' 'mul_ln136_284_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%mul_ln136_294_cast = sext i10 %sub_ln136_28" [../src/harness.h:136]   --->   Operation 263 'sext' 'mul_ln136_294_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%mul_ln136_302_cast = sext i12 %sub_ln136_34" [../src/harness.h:136]   --->   Operation 264 'sext' 'mul_ln136_302_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp219 = add i13 %mul_ln136_302_cast, i13 %mul_ln136_294_cast" [../src/harness.h:136]   --->   Operation 265 'add' 'tmp219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%empty_108 = add i13 %tmp219, i13 %mul_ln136_284_cast" [../src/harness.h:136]   --->   Operation 266 'add' 'empty_108' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%mul_ln136_296_cast = zext i11 %add_ln136_4" [../src/harness.h:136]   --->   Operation 267 'zext' 'mul_ln136_296_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.77ns)   --->   "%empty_110 = add i13 %zext_ln136_171, i13 %mul_ln136_296_cast" [../src/harness.h:136]   --->   Operation 268 'add' 'empty_110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%mul_ln136_277_cast = zext i11 %sub_ln136_14" [../src/harness.h:136]   --->   Operation 269 'zext' 'mul_ln136_277_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%and_ln136_37_cast = zext i12 %p_shl2" [../src/harness.h:136]   --->   Operation 270 'zext' 'and_ln136_37_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.74ns)   --->   "%empty_113 = sub i12 %mul_ln136_277_cast, i12 %zext_ln136_6" [../src/harness.h:136]   --->   Operation 271 'sub' 'empty_113' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%mul_ln136_304_cast426 = zext i11 %add_ln136_5" [../src/harness.h:136]   --->   Operation 272 'zext' 'mul_ln136_304_cast426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.77ns)   --->   "%tmp243 = add i13 %and_ln136_37_cast, i13 %mul_ln136_304_cast426" [../src/harness.h:136]   --->   Operation 273 'add' 'tmp243' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%input_38_cast250 = zext i8 %tmp_35" [../src/harness.h:136]   --->   Operation 274 'zext' 'input_38_cast250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln136_cast = zext i12 %shl_ln" [../src/harness.h:136]   --->   Operation 275 'zext' 'shl_ln136_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.77ns)   --->   "%empty_117 = add i13 %input_38_cast250, i13 %shl_ln136_cast" [../src/harness.h:136]   --->   Operation 276 'add' 'empty_117' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%p_cast251 = zext i13 %empty_117" [../src/harness.h:136]   --->   Operation 277 'zext' 'p_cast251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.98ns) (root node of the DSP)   --->   "%empty_118 = add i14 %mul_ln136_3, i14 %p_cast251" [../src/harness.h:136]   --->   Operation 278 'add' 'empty_118' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%mul_ln136_285_cast = zext i11 %sub_ln136_21" [../src/harness.h:136]   --->   Operation 279 'zext' 'mul_ln136_285_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%empty_121 = add i13 %sub_ln136_29, i13 %mul_ln136_285_cast" [../src/harness.h:136]   --->   Operation 280 'add' 'empty_121' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i8 %tmp_s" [../src/harness.h:136]   --->   Operation 281 'zext' 'zext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln136_4 = zext i8 %tmp_s" [../src/harness.h:136]   --->   Operation 282 'zext' 'zext_ln136_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_1 = muxlogic i13 %zext_ln136_4"   --->   Operation 283 'muxlogic' 'muxLogicI0_to_mul_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_1 = muxlogic i13 19"   --->   Operation 284 'muxlogic' 'muxLogicI1_to_mul_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (1.40ns)   --->   "%mul_ln136_1 = mul i13 %zext_ln136_4, i13 19" [../src/harness.h:136]   --->   Operation 285 'mul' 'mul_ln136_1' <Predicate = true> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_s, i4 0" [../src/harness.h:136]   --->   Operation 286 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln136_20 = zext i12 %tmp_40" [../src/harness.h:136]   --->   Operation 287 'zext' 'zext_ln136_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.77ns)   --->   "%sub_ln136_11 = sub i13 %zext_ln136_4, i13 %zext_ln136_20" [../src/harness.h:136]   --->   Operation 288 'sub' 'sub_ln136_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln136_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_11, i2 0" [../src/harness.h:136]   --->   Operation 289 'bitconcatenate' 'shl_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i15 %shl_ln136_1" [../src/harness.h:136]   --->   Operation 290 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_2 = muxlogic i14 %zext_ln136_3"   --->   Operation 291 'muxlogic' 'muxLogicI0_to_mul_ln136_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_2 = muxlogic i14 16362"   --->   Operation 292 'muxlogic' 'muxLogicI1_to_mul_ln136_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (1.40ns)   --->   "%mul_ln136_2 = mul i14 %zext_ln136_3, i14 16362" [../src/harness.h:136]   --->   Operation 293 'mul' 'mul_ln136_2' <Predicate = true> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln136_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_35, i5 0" [../src/harness.h:136]   --->   Operation 294 'bitconcatenate' 'shl_ln136_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln136_10 = zext i13 %shl_ln136_2" [../src/harness.h:136]   --->   Operation 295 'zext' 'zext_ln136_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln136_14 = zext i8 %tmp_46" [../src/harness.h:136]   --->   Operation 296 'zext' 'zext_ln136_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln136_16 = zext i8 %tmp_46" [../src/harness.h:136]   --->   Operation 297 'zext' 'zext_ln136_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln136_18 = zext i8 %tmp_46" [../src/harness.h:136]   --->   Operation 298 'zext' 'zext_ln136_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_46, i4 0" [../src/harness.h:136]   --->   Operation 299 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln136_81 = zext i12 %tmp_47" [../src/harness.h:136]   --->   Operation 300 'zext' 'zext_ln136_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.77ns)   --->   "%sub_ln136_22 = sub i13 %zext_ln136_84, i13 %zext_ln136_81" [../src/harness.h:136]   --->   Operation 301 'sub' 'sub_ln136_22' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.67ns)   --->   "%sub_ln136 = sub i9 0, i9 %zext_ln136_16" [../src/harness.h:136]   --->   Operation 302 'sub' 'sub_ln136' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln136_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln136, i2 0" [../src/harness.h:136]   --->   Operation 303 'bitconcatenate' 'shl_ln136_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i11 %shl_ln136_4" [../src/harness.h:136]   --->   Operation 304 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_5 = muxlogic i15 %zext_ln136_18"   --->   Operation 305 'muxlogic' 'muxLogicI0_to_mul_ln136_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_5 = muxlogic i15 113"   --->   Operation 306 'muxlogic' 'muxLogicI1_to_mul_ln136_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (1.58ns)   --->   "%mul_ln136_5 = mul i15 %zext_ln136_18, i15 113" [../src/harness.h:136]   --->   Operation 307 'mul' 'mul_ln136_5' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_46, i7 0" [../src/harness.h:136]   --->   Operation 308 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.78ns)   --->   "%sub_ln136_27 = sub i15 %p_shl3, i15 %zext_ln136_18" [../src/harness.h:136]   --->   Operation 309 'sub' 'sub_ln136_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_46, i6 0" [../src/harness.h:136]   --->   Operation 310 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln136_102 = zext i14 %tmp_51" [../src/harness.h:136]   --->   Operation 311 'zext' 'zext_ln136_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.78ns)   --->   "%add_ln136_3 = add i15 %zext_ln136_102, i15 %zext_ln136_18" [../src/harness.h:136]   --->   Operation 312 'add' 'add_ln136_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_6 = muxlogic i14 %zext_ln136_14"   --->   Operation 313 'muxlogic' 'muxLogicI0_to_mul_ln136_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_6 = muxlogic i14 16361"   --->   Operation 314 'muxlogic' 'muxLogicI1_to_mul_ln136_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.92ns) (grouped into DSP with root node tmp242)   --->   "%mul_ln136_6 = mul i14 %zext_ln136_14, i14 16361" [../src/harness.h:136]   --->   Operation 315 'mul' 'mul_ln136_6' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln136_22 = zext i8 %tmp_52" [../src/harness.h:136]   --->   Operation 316 'zext' 'zext_ln136_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_52, i4 0" [../src/harness.h:136]   --->   Operation 317 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln136_123 = zext i10 %tmp_53" [../src/harness.h:136]   --->   Operation 318 'zext' 'zext_ln136_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.77ns)   --->   "%sub_ln136_30 = sub i12 %p_shl4, i12 %zext_ln136_123" [../src/harness.h:136]   --->   Operation 319 'sub' 'sub_ln136_30' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln136_126 = zext i12 %p_shl4" [../src/harness.h:136]   --->   Operation 320 'zext' 'zext_ln136_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_31 = sub i13 %zext_ln136_22, i13 %zext_ln136_126" [../src/harness.h:136]   --->   Operation 321 'sub' 'sub_ln136_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln136_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_32, i2 0" [../src/harness.h:136]   --->   Operation 322 'bitconcatenate' 'shl_ln136_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln136_3 = sext i13 %shl_ln136_6" [../src/harness.h:136]   --->   Operation 323 'sext' 'sext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln136_4 = sext i13 %shl_ln136_6" [../src/harness.h:136]   --->   Operation 324 'sext' 'sext_ln136_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_7 = muxlogic i13 %zext_ln136_22"   --->   Operation 325 'muxlogic' 'muxLogicI0_to_mul_ln136_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_7 = muxlogic i13 22"   --->   Operation 326 'muxlogic' 'muxLogicI1_to_mul_ln136_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.92ns) (grouped into DSP with root node empty_122)   --->   "%mul_ln136_7 = mul i13 %zext_ln136_22, i13 22" [../src/harness.h:136]   --->   Operation 327 'mul' 'mul_ln136_7' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln136_26 = zext i8 %tmp_55" [../src/harness.h:136]   --->   Operation 328 'zext' 'zext_ln136_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_55, i3 0" [../src/harness.h:136]   --->   Operation 329 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln136_154 = zext i11 %tmp_56" [../src/harness.h:136]   --->   Operation 330 'zext' 'zext_ln136_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.74ns)   --->   "%sub_ln136_35 = sub i13 0, i13 %zext_ln136_154" [../src/harness.h:136]   --->   Operation 331 'sub' 'sub_ln136_35' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_55, i1 0" [../src/harness.h:136]   --->   Operation 332 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln136_157 = zext i9 %tmp_57" [../src/harness.h:136]   --->   Operation 333 'zext' 'zext_ln136_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_36 = sub i13 %sub_ln136_35, i13 %zext_ln136_157" [../src/harness.h:136]   --->   Operation 334 'sub' 'sub_ln136_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_8 = muxlogic i13 %zext_ln136_26"   --->   Operation 335 'muxlogic' 'muxLogicI0_to_mul_ln136_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_8 = muxlogic i13 26"   --->   Operation 336 'muxlogic' 'muxLogicI1_to_mul_ln136_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (1.40ns)   --->   "%mul_ln136_8 = mul i13 %zext_ln136_26, i13 26" [../src/harness.h:136]   --->   Operation 337 'mul' 'mul_ln136_8' <Predicate = true> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_55, i4 0" [../src/harness.h:136]   --->   Operation 338 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln136_159 = zext i12 %tmp_58" [../src/harness.h:136]   --->   Operation 339 'zext' 'zext_ln136_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln136_162 = zext i10 %tmp_59" [../src/harness.h:136]   --->   Operation 340 'zext' 'zext_ln136_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.77ns)   --->   "%add_ln136_6 = add i13 %zext_ln136_159, i13 %zext_ln136_162" [../src/harness.h:136]   --->   Operation 341 'add' 'add_ln136_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln136_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln136_6, i2 0" [../src/harness.h:136]   --->   Operation 342 'bitconcatenate' 'shl_ln136_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln136_31 = zext i8 %tmp_60" [../src/harness.h:136]   --->   Operation 343 'zext' 'zext_ln136_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_60, i2 0" [../src/harness.h:136]   --->   Operation 344 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.71ns)   --->   "%sub_ln136_37 = sub i10 %p_shl5, i10 %zext_ln136_31" [../src/harness.h:136]   --->   Operation 345 'sub' 'sub_ln136_37' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln136_34 = zext i8 %tmp_67" [../src/harness.h:136]   --->   Operation 346 'zext' 'zext_ln136_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln136_35 = zext i8 %tmp_67" [../src/harness.h:136]   --->   Operation 347 'zext' 'zext_ln136_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln136_37 = zext i8 %tmp_67" [../src/harness.h:136]   --->   Operation 348 'zext' 'zext_ln136_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_12 = muxlogic i12 %zext_ln136_37"   --->   Operation 349 'muxlogic' 'muxLogicI0_to_mul_ln136_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_12 = muxlogic i12 13"   --->   Operation 350 'muxlogic' 'muxLogicI1_to_mul_ln136_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.92ns) (grouped into DSP with root node tmp255)   --->   "%mul_ln136_12 = mul i12 %zext_ln136_37, i12 13" [../src/harness.h:136]   --->   Operation 351 'mul' 'mul_ln136_12' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_67, i3 0" [../src/harness.h:136]   --->   Operation 352 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln136_175 = zext i11 %tmp_69" [../src/harness.h:136]   --->   Operation 353 'zext' 'zext_ln136_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_67, i1 0" [../src/harness.h:136]   --->   Operation 354 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln136_176 = zext i9 %tmp_70" [../src/harness.h:136]   --->   Operation 355 'zext' 'zext_ln136_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.74ns)   --->   "%add_ln136_9 = add i12 %zext_ln136_175, i12 %zext_ln136_176" [../src/harness.h:136]   --->   Operation 356 'add' 'add_ln136_9' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_67, i4 0" [../src/harness.h:136]   --->   Operation 357 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln136_177 = zext i12 %tmp_71" [../src/harness.h:136]   --->   Operation 358 'zext' 'zext_ln136_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln136_178 = zext i9 %tmp_70" [../src/harness.h:136]   --->   Operation 359 'zext' 'zext_ln136_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_10 = add i13 %zext_ln136_177, i13 %zext_ln136_178" [../src/harness.h:136]   --->   Operation 360 'add' 'add_ln136_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 361 [1/1] (0.71ns)   --->   "%sub_ln136_43 = sub i10 %tmp_68, i10 %zext_ln136_34" [../src/harness.h:136]   --->   Operation 361 'sub' 'sub_ln136_43' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_13 = muxlogic i13 %zext_ln136_35"   --->   Operation 362 'muxlogic' 'muxLogicI0_to_mul_ln136_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_13 = muxlogic i13 19"   --->   Operation 363 'muxlogic' 'muxLogicI1_to_mul_ln136_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.92ns) (grouped into DSP with root node empty_123)   --->   "%mul_ln136_13 = mul i13 %zext_ln136_35, i13 19" [../src/harness.h:136]   --->   Operation 364 'mul' 'mul_ln136_13' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln136_39 = zext i8 %tmp_72" [../src/harness.h:136]   --->   Operation 365 'zext' 'zext_ln136_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln136_40 = zext i8 %tmp_72" [../src/harness.h:136]   --->   Operation 366 'zext' 'zext_ln136_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln136_42 = zext i8 %tmp_72" [../src/harness.h:136]   --->   Operation 367 'zext' 'zext_ln136_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_72, i4 0" [../src/harness.h:136]   --->   Operation 368 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln136_179 = zext i12 %tmp_73" [../src/harness.h:136]   --->   Operation 369 'zext' 'zext_ln136_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_72, i2 0" [../src/harness.h:136]   --->   Operation 370 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln136_180 = zext i10 %tmp_74" [../src/harness.h:136]   --->   Operation 371 'zext' 'zext_ln136_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.77ns)   --->   "%add_ln136_11 = add i13 %zext_ln136_179, i13 %zext_ln136_180" [../src/harness.h:136]   --->   Operation 372 'add' 'add_ln136_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln136_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln136_1, i2 0" [../src/harness.h:136]   --->   Operation 373 'bitconcatenate' 'shl_ln136_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln136_5 = sext i11 %shl_ln136_9" [../src/harness.h:136]   --->   Operation 374 'sext' 'sext_ln136_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln136_6 = sext i11 %shl_ln136_9" [../src/harness.h:136]   --->   Operation 375 'sext' 'sext_ln136_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln136_43 = zext i10 %tmp_74" [../src/harness.h:136]   --->   Operation 376 'zext' 'zext_ln136_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln136_181 = zext i12 %tmp_73" [../src/harness.h:136]   --->   Operation 377 'zext' 'zext_ln136_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_44 = sub i14 0, i14 %zext_ln136_181" [../src/harness.h:136]   --->   Operation 378 'sub' 'sub_ln136_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 379 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_45 = sub i14 %sub_ln136_44, i14 %zext_ln136_40" [../src/harness.h:136]   --->   Operation 379 'sub' 'sub_ln136_45' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_46 = sub i12 0, i12 %zext_ln136_43" [../src/harness.h:136]   --->   Operation 380 'sub' 'sub_ln136_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 381 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_47 = sub i12 %sub_ln136_46, i12 %zext_ln136_39" [../src/harness.h:136]   --->   Operation 381 'sub' 'sub_ln136_47' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_72, i6 0" [../src/harness.h:136]   --->   Operation 382 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln136_182 = zext i14 %tmp_75" [../src/harness.h:136]   --->   Operation 383 'zext' 'zext_ln136_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln136_183 = zext i12 %tmp_73" [../src/harness.h:136]   --->   Operation 384 'zext' 'zext_ln136_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.78ns)   --->   "%sub_ln136_48 = sub i15 %zext_ln136_183, i15 %zext_ln136_182" [../src/harness.h:136]   --->   Operation 385 'sub' 'sub_ln136_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_72, i3 0" [../src/harness.h:136]   --->   Operation 386 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln136_184 = zext i11 %tmp_76" [../src/harness.h:136]   --->   Operation 387 'zext' 'zext_ln136_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.74ns)   --->   "%add_ln136_12 = add i12 %zext_ln136_184, i12 %zext_ln136_39" [../src/harness.h:136]   --->   Operation 388 'add' 'add_ln136_12' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_14 = muxlogic i13 %zext_ln136_42"   --->   Operation 389 'muxlogic' 'muxLogicI0_to_mul_ln136_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_14 = muxlogic i13 8181"   --->   Operation 390 'muxlogic' 'muxLogicI1_to_mul_ln136_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.92ns) (grouped into DSP with root node empty_105)   --->   "%mul_ln136_14 = mul i13 %zext_ln136_42, i13 8181" [../src/harness.h:136]   --->   Operation 391 'mul' 'mul_ln136_14' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 392 [1/1] (0.77ns)   --->   "%add_ln136_13 = add i13 %zext_ln136_179, i13 %zext_ln136_42" [../src/harness.h:136]   --->   Operation 392 'add' 'add_ln136_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln136_47 = zext i8 %tmp_78" [../src/harness.h:136]   --->   Operation 393 'zext' 'zext_ln136_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln136_48 = zext i8 %tmp_78" [../src/harness.h:136]   --->   Operation 394 'zext' 'zext_ln136_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_15 = muxlogic i13 %zext_ln136_48"   --->   Operation 395 'muxlogic' 'muxLogicI0_to_mul_ln136_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_15 = muxlogic i13 22"   --->   Operation 396 'muxlogic' 'muxLogicI1_to_mul_ln136_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (1.40ns)   --->   "%mul_ln136_15 = mul i13 %zext_ln136_48, i13 22" [../src/harness.h:136]   --->   Operation 397 'mul' 'mul_ln136_15' <Predicate = true> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln136_186 = zext i11 %tmp_79" [../src/harness.h:136]   --->   Operation 398 'zext' 'zext_ln136_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.74ns)   --->   "%sub_ln136_51 = sub i12 %zext_ln136_47, i12 %zext_ln136_186" [../src/harness.h:136]   --->   Operation 399 'sub' 'sub_ln136_51' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_78, i4 0" [../src/harness.h:136]   --->   Operation 400 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln136_188 = zext i12 %tmp_81" [../src/harness.h:136]   --->   Operation 401 'zext' 'zext_ln136_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.77ns)   --->   "%sub_ln136_54 = sub i13 %zext_ln136_48, i13 %zext_ln136_188" [../src/harness.h:136]   --->   Operation 402 'sub' 'sub_ln136_54' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln136_49 = zext i8 %tmp_83" [../src/harness.h:136]   --->   Operation 403 'zext' 'zext_ln136_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln136_51 = zext i8 %tmp_83" [../src/harness.h:136]   --->   Operation 404 'zext' 'zext_ln136_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln136_52 = zext i8 %tmp_83" [../src/harness.h:136]   --->   Operation 405 'zext' 'zext_ln136_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln136_53 = zext i8 %tmp_83" [../src/harness.h:136]   --->   Operation 406 'zext' 'zext_ln136_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_83, i2 0" [../src/harness.h:136]   --->   Operation 407 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.71ns)   --->   "%sub_ln136_57 = sub i10 %p_shl6, i10 %zext_ln136_53" [../src/harness.h:136]   --->   Operation 408 'sub' 'sub_ln136_57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln136_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_57, i2 0" [../src/harness.h:136]   --->   Operation 409 'bitconcatenate' 'shl_ln136_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_27)   --->   "%zext_ln136_54 = zext i12 %shl_ln136_11" [../src/harness.h:136]   --->   Operation 410 'zext' 'zext_ln136_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_83, i5 0" [../src/harness.h:136]   --->   Operation 411 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln136_191 = zext i13 %tmp_84" [../src/harness.h:136]   --->   Operation 412 'zext' 'zext_ln136_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.77ns)   --->   "%add_ln136_14 = add i14 %zext_ln136_191, i14 %zext_ln136_52" [../src/harness.h:136]   --->   Operation 413 'add' 'add_ln136_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln136_192 = zext i11 %tmp_85" [../src/harness.h:136]   --->   Operation 414 'zext' 'zext_ln136_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_58 = sub i13 0, i13 %zext_ln136_192" [../src/harness.h:136]   --->   Operation 415 'sub' 'sub_ln136_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 416 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_59 = sub i13 %sub_ln136_58, i13 %zext_ln136_51" [../src/harness.h:136]   --->   Operation 416 'sub' 'sub_ln136_59' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_16 = muxlogic i13 %zext_ln136_51"   --->   Operation 417 'muxlogic' 'muxLogicI0_to_mul_ln136_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_16 = muxlogic i13 22"   --->   Operation 418 'muxlogic' 'muxLogicI1_to_mul_ln136_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (1.40ns)   --->   "%mul_ln136_16 = mul i13 %zext_ln136_51, i13 22" [../src/harness.h:136]   --->   Operation 419 'mul' 'mul_ln136_16' <Predicate = true> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.67ns)   --->   "%sub_ln136_2 = sub i9 0, i9 %zext_ln136_49" [../src/harness.h:136]   --->   Operation 420 'sub' 'sub_ln136_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_86, i2 0" [../src/harness.h:136]   --->   Operation 421 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln136_195 = zext i10 %tmp_88" [../src/harness.h:136]   --->   Operation 422 'zext' 'zext_ln136_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.71ns)   --->   "%sub_ln136_62 = sub i12 0, i12 %zext_ln136_195" [../src/harness.h:136]   --->   Operation 423 'sub' 'sub_ln136_62' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_63 = sub i12 %sub_ln136_62, i12 %zext_ln136_59" [../src/harness.h:136]   --->   Operation 424 'sub' 'sub_ln136_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_86, i4 0" [../src/harness.h:136]   --->   Operation 425 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln136_196 = zext i12 %tmp_89" [../src/harness.h:136]   --->   Operation 426 'zext' 'zext_ln136_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.77ns)   --->   "%sub_ln136_65 = sub i14 0, i14 %zext_ln136_196" [../src/harness.h:136]   --->   Operation 427 'sub' 'sub_ln136_65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_86, i1 0" [../src/harness.h:136]   --->   Operation 428 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln136_197 = zext i9 %tmp_90" [../src/harness.h:136]   --->   Operation 429 'zext' 'zext_ln136_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_66 = sub i14 %sub_ln136_65, i14 %zext_ln136_197" [../src/harness.h:136]   --->   Operation 430 'sub' 'sub_ln136_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln136_60 = zext i8 %tmp_91" [../src/harness.h:136]   --->   Operation 431 'zext' 'zext_ln136_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln136_61 = zext i8 %tmp_91" [../src/harness.h:136]   --->   Operation 432 'zext' 'zext_ln136_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln136_62 = zext i8 %tmp_91" [../src/harness.h:136]   --->   Operation 433 'zext' 'zext_ln136_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln136_63 = zext i8 %tmp_91" [../src/harness.h:136]   --->   Operation 434 'zext' 'zext_ln136_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln136_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_67, i2 0" [../src/harness.h:136]   --->   Operation 435 'bitconcatenate' 'shl_ln136_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln136_12 = sext i13 %shl_ln136_13" [../src/harness.h:136]   --->   Operation 436 'sext' 'sext_ln136_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln136_13 = sext i13 %shl_ln136_13" [../src/harness.h:136]   --->   Operation 437 'sext' 'sext_ln136_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.67ns)   --->   "%sub_ln136_3 = sub i9 0, i9 %zext_ln136_62" [../src/harness.h:136]   --->   Operation 438 'sub' 'sub_ln136_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_21 = muxlogic i14 %zext_ln136_63"   --->   Operation 439 'muxlogic' 'muxLogicI0_to_mul_ln136_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_21 = muxlogic i14 16361"   --->   Operation 440 'muxlogic' 'muxLogicI1_to_mul_ln136_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.92ns) (grouped into DSP with root node tmp87)   --->   "%mul_ln136_21 = mul i14 %zext_ln136_63, i14 16361" [../src/harness.h:136]   --->   Operation 441 'mul' 'mul_ln136_21' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_91, i4 0" [../src/harness.h:136]   --->   Operation 442 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln136_199 = zext i12 %tmp_93" [../src/harness.h:136]   --->   Operation 443 'zext' 'zext_ln136_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln136_200 = zext i10 %tmp_92" [../src/harness.h:136]   --->   Operation 444 'zext' 'zext_ln136_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.77ns)   --->   "%sub_ln136_68 = sub i13 %zext_ln136_200, i13 %zext_ln136_199" [../src/harness.h:136]   --->   Operation 445 'sub' 'sub_ln136_68' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_22 = muxlogic i15 %zext_ln136_60"   --->   Operation 446 'muxlogic' 'muxLogicI0_to_mul_ln136_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_22 = muxlogic i15 89"   --->   Operation 447 'muxlogic' 'muxLogicI1_to_mul_ln136_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.92ns) (grouped into DSP with root node tmp257)   --->   "%mul_ln136_22 = mul i15 %zext_ln136_60, i15 89" [../src/harness.h:136]   --->   Operation 448 'mul' 'mul_ln136_22' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln136_201 = zext i12 %tmp_93" [../src/harness.h:136]   --->   Operation 449 'zext' 'zext_ln136_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_70 = sub i14 0, i14 %zext_ln136_201" [../src/harness.h:136]   --->   Operation 450 'sub' 'sub_ln136_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 451 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_71 = sub i14 %sub_ln136_70, i14 %zext_ln136_63" [../src/harness.h:136]   --->   Operation 451 'sub' 'sub_ln136_71' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_91, i1 0" [../src/harness.h:136]   --->   Operation 452 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln136_203 = zext i9 %tmp_95" [../src/harness.h:136]   --->   Operation 453 'zext' 'zext_ln136_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.77ns)   --->   "%sub_ln136_73 = sub i13 %sub_ln136_72, i13 %zext_ln136_203" [../src/harness.h:136]   --->   Operation 454 'sub' 'sub_ln136_73' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.77ns)   --->   "%sub_ln136_74 = sub i13 %sub_ln136_72, i13 %zext_ln136_61" [../src/harness.h:136]   --->   Operation 455 'sub' 'sub_ln136_74' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_23 = muxlogic i13 %zext_ln136_61"   --->   Operation 456 'muxlogic' 'muxLogicI0_to_mul_ln136_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_23 = muxlogic i13 19"   --->   Operation 457 'muxlogic' 'muxLogicI1_to_mul_ln136_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.92ns) (grouped into DSP with root node tmp232)   --->   "%mul_ln136_23 = mul i13 %zext_ln136_61, i13 19" [../src/harness.h:136]   --->   Operation 458 'mul' 'mul_ln136_23' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln136_67 = zext i8 %tmp_96" [../src/harness.h:136]   --->   Operation 459 'zext' 'zext_ln136_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_96, i4 0" [../src/harness.h:136]   --->   Operation 460 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln136_204 = zext i12 %tmp_97" [../src/harness.h:136]   --->   Operation 461 'zext' 'zext_ln136_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_75 = sub i14 0, i14 %zext_ln136_204" [../src/harness.h:136]   --->   Operation 462 'sub' 'sub_ln136_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_96, i2 0" [../src/harness.h:136]   --->   Operation 463 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln136_205 = zext i10 %tmp_98" [../src/harness.h:136]   --->   Operation 464 'zext' 'zext_ln136_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_76 = sub i14 %sub_ln136_75, i14 %zext_ln136_205" [../src/harness.h:136]   --->   Operation 465 'sub' 'sub_ln136_76' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_26 = muxlogic i12 %zext_ln136_67"   --->   Operation 466 'muxlogic' 'muxLogicI0_to_mul_ln136_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_26 = muxlogic i12 11"   --->   Operation 467 'muxlogic' 'muxLogicI1_to_mul_ln136_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.92ns) (grouped into DSP with root node tmp150)   --->   "%mul_ln136_26 = mul i12 %zext_ln136_67, i12 11" [../src/harness.h:136]   --->   Operation 468 'mul' 'mul_ln136_26' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln136_206 = zext i10 %tmp_98" [../src/harness.h:136]   --->   Operation 469 'zext' 'zext_ln136_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_77 = sub i12 0, i12 %zext_ln136_206" [../src/harness.h:136]   --->   Operation 470 'sub' 'sub_ln136_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 471 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_78 = sub i12 %sub_ln136_77, i12 %zext_ln136_67" [../src/harness.h:136]   --->   Operation 471 'sub' 'sub_ln136_78' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 472 [1/1] (0.77ns)   --->   "%sub_ln136_79 = sub i12 %tmp_97, i12 %zext_ln136_67" [../src/harness.h:136]   --->   Operation 472 'sub' 'sub_ln136_79' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln136_208 = zext i12 %tmp_97" [../src/harness.h:136]   --->   Operation 473 'zext' 'zext_ln136_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln136_209 = zext i10 %tmp_98" [../src/harness.h:136]   --->   Operation 474 'zext' 'zext_ln136_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.77ns)   --->   "%add_ln136_15 = add i13 %zext_ln136_208, i13 %zext_ln136_209" [../src/harness.h:136]   --->   Operation 475 'add' 'add_ln136_15' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln136_70 = zext i8 %tmp_100" [../src/harness.h:136]   --->   Operation 476 'zext' 'zext_ln136_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln136_71 = zext i8 %tmp_100" [../src/harness.h:136]   --->   Operation 477 'zext' 'zext_ln136_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln136_211 = zext i11 %tmp_101" [../src/harness.h:136]   --->   Operation 478 'zext' 'zext_ln136_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.74ns)   --->   "%sub_ln136_81 = sub i12 %zext_ln136_71, i12 %zext_ln136_211" [../src/harness.h:136]   --->   Operation 479 'sub' 'sub_ln136_81' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_100, i2 0" [../src/harness.h:136]   --->   Operation 480 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.71ns)   --->   "%sub_ln136_82 = sub i10 %p_shl8, i10 %zext_ln136_70" [../src/harness.h:136]   --->   Operation 481 'sub' 'sub_ln136_82' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%and_ln136_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_100, i4 0" [../src/harness.h:136]   --->   Operation 482 'bitconcatenate' 'and_ln136_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln136_212 = zext i10 %p_shl8" [../src/harness.h:136]   --->   Operation 483 'zext' 'zext_ln136_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_83 = sub i12 0, i12 %zext_ln136_212" [../src/harness.h:136]   --->   Operation 484 'sub' 'sub_ln136_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 485 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_84 = sub i12 %sub_ln136_83, i12 %zext_ln136_71" [../src/harness.h:136]   --->   Operation 485 'sub' 'sub_ln136_84' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_28 = muxlogic i12 %zext_ln136_71"   --->   Operation 486 'muxlogic' 'muxLogicI0_to_mul_ln136_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_28 = muxlogic i12 11"   --->   Operation 487 'muxlogic' 'muxLogicI1_to_mul_ln136_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.92ns) (grouped into DSP with root node tmp91)   --->   "%mul_ln136_28 = mul i12 %zext_ln136_71, i12 11" [../src/harness.h:136]   --->   Operation 488 'mul' 'mul_ln136_28' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 489 [1/1] (0.77ns)   --->   "%sub_ln136_88 = sub i12 %and_ln136_7, i12 %zext_ln136_212" [../src/harness.h:136]   --->   Operation 489 'sub' 'sub_ln136_88' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln136_215 = zext i9 %tmp_102" [../src/harness.h:136]   --->   Operation 490 'zext' 'zext_ln136_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.74ns)   --->   "%add_ln136_17 = add i12 %zext_ln136_211, i12 %zext_ln136_215" [../src/harness.h:136]   --->   Operation 491 'add' 'add_ln136_17' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln136_72 = zext i8 %tmp_103" [../src/harness.h:136]   --->   Operation 492 'zext' 'zext_ln136_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln136_73 = zext i8 %tmp_103" [../src/harness.h:136]   --->   Operation 493 'zext' 'zext_ln136_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_30 = muxlogic i12 %zext_ln136_73"   --->   Operation 494 'muxlogic' 'muxLogicI0_to_mul_ln136_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_30 = muxlogic i12 11"   --->   Operation 495 'muxlogic' 'muxLogicI1_to_mul_ln136_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.92ns) (grouped into DSP with root node tmp77)   --->   "%mul_ln136_30 = mul i12 %zext_ln136_73, i12 11" [../src/harness.h:136]   --->   Operation 496 'mul' 'mul_ln136_30' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_103, i4 0" [../src/harness.h:136]   --->   Operation 497 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln136_216 = zext i12 %tmp_104" [../src/harness.h:136]   --->   Operation 498 'zext' 'zext_ln136_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_103, i2 0" [../src/harness.h:136]   --->   Operation 499 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln136_217 = zext i10 %tmp_105" [../src/harness.h:136]   --->   Operation 500 'zext' 'zext_ln136_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.77ns)   --->   "%add_ln136_18 = add i13 %zext_ln136_216, i13 %zext_ln136_217" [../src/harness.h:136]   --->   Operation 501 'add' 'add_ln136_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.77ns)   --->   "%sub_ln136_89 = sub i13 %zext_ln136_72, i13 %zext_ln136_216" [../src/harness.h:136]   --->   Operation 502 'sub' 'sub_ln136_89' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_103, i3 0" [../src/harness.h:136]   --->   Operation 503 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln136_218 = zext i11 %tmp_106" [../src/harness.h:136]   --->   Operation 504 'zext' 'zext_ln136_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_90 = sub i13 0, i13 %zext_ln136_218" [../src/harness.h:136]   --->   Operation 505 'sub' 'sub_ln136_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_103, i1 0" [../src/harness.h:136]   --->   Operation 506 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln136_219 = zext i9 %tmp_107" [../src/harness.h:136]   --->   Operation 507 'zext' 'zext_ln136_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_91 = sub i13 %sub_ln136_90, i13 %zext_ln136_219" [../src/harness.h:136]   --->   Operation 508 'sub' 'sub_ln136_91' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln136_220 = zext i11 %tmp_106" [../src/harness.h:136]   --->   Operation 509 'zext' 'zext_ln136_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln136_221 = zext i9 %tmp_107" [../src/harness.h:136]   --->   Operation 510 'zext' 'zext_ln136_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.74ns)   --->   "%add_ln136_19 = add i12 %zext_ln136_220, i12 %zext_ln136_221" [../src/harness.h:136]   --->   Operation 511 'add' 'add_ln136_19' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.77ns)   --->   "%sub_ln136_92 = sub i12 %tmp_104, i12 %zext_ln136_221" [../src/harness.h:136]   --->   Operation 512 'sub' 'sub_ln136_92' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.77ns)   --->   "%add_ln136_20 = add i13 %zext_ln136_216, i13 %zext_ln136_72" [../src/harness.h:136]   --->   Operation 513 'add' 'add_ln136_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln136_77 = zext i8 %tmp_112" [../src/harness.h:136]   --->   Operation 514 'zext' 'zext_ln136_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln136_78 = zext i8 %tmp_112" [../src/harness.h:136]   --->   Operation 515 'zext' 'zext_ln136_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_112, i3 0" [../src/harness.h:136]   --->   Operation 516 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.74ns)   --->   "%sub_ln136_97 = sub i11 %p_shl10, i11 %zext_ln136_78" [../src/harness.h:136]   --->   Operation 517 'sub' 'sub_ln136_97' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_112, i2 0" [../src/harness.h:136]   --->   Operation 518 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln136_227 = zext i10 %tmp_114" [../src/harness.h:136]   --->   Operation 519 'zext' 'zext_ln136_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.71ns)   --->   "%sub_ln136_98 = sub i11 0, i11 %zext_ln136_227" [../src/harness.h:136]   --->   Operation 520 'sub' 'sub_ln136_98' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.71ns)   --->   "%sub_ln136_99 = sub i11 %zext_ln136_78, i11 %zext_ln136_227" [../src/harness.h:136]   --->   Operation 521 'sub' 'sub_ln136_99' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln136_228 = zext i11 %p_shl10" [../src/harness.h:136]   --->   Operation 522 'zext' 'zext_ln136_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_100 = sub i13 0, i13 %zext_ln136_228" [../src/harness.h:136]   --->   Operation 523 'sub' 'sub_ln136_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_112, i1 0" [../src/harness.h:136]   --->   Operation 524 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln136_229 = zext i9 %tmp_115" [../src/harness.h:136]   --->   Operation 525 'zext' 'zext_ln136_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_101 = sub i13 %sub_ln136_100, i13 %zext_ln136_229" [../src/harness.h:136]   --->   Operation 526 'sub' 'sub_ln136_101' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 527 [1/1] (0.67ns)   --->   "%sub_ln136_4 = sub i9 0, i9 %zext_ln136_77" [../src/harness.h:136]   --->   Operation 527 'sub' 'sub_ln136_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln136_83 = zext i8 %tmp_116" [../src/harness.h:136]   --->   Operation 528 'zext' 'zext_ln136_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_116, i2 0" [../src/harness.h:136]   --->   Operation 529 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln136_234 = zext i10 %tmp_117" [../src/harness.h:136]   --->   Operation 530 'zext' 'zext_ln136_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.71ns)   --->   "%sub_ln136_108 = sub i11 %zext_ln136_83, i11 %zext_ln136_234" [../src/harness.h:136]   --->   Operation 531 'sub' 'sub_ln136_108' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln136_86 = zext i8 %tmp_119" [../src/harness.h:136]   --->   Operation 532 'zext' 'zext_ln136_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_119, i3 0" [../src/harness.h:136]   --->   Operation 533 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln136_236 = zext i11 %tmp_120" [../src/harness.h:136]   --->   Operation 534 'zext' 'zext_ln136_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_119, i1 0" [../src/harness.h:136]   --->   Operation 535 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln136_237 = zext i9 %tmp_121" [../src/harness.h:136]   --->   Operation 536 'zext' 'zext_ln136_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.74ns)   --->   "%sub_ln136_111 = sub i12 %zext_ln136_237, i12 %zext_ln136_236" [../src/harness.h:136]   --->   Operation 537 'sub' 'sub_ln136_111' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.74ns)   --->   "%add_ln136_23 = add i12 %zext_ln136_236, i12 %zext_ln136_86" [../src/harness.h:136]   --->   Operation 538 'add' 'add_ln136_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_119, i2 0" [../src/harness.h:136]   --->   Operation 539 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln136_238 = zext i10 %tmp_122" [../src/harness.h:136]   --->   Operation 540 'zext' 'zext_ln136_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_112 = sub i12 0, i12 %zext_ln136_238" [../src/harness.h:136]   --->   Operation 541 'sub' 'sub_ln136_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 542 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_113 = sub i12 %sub_ln136_112, i12 %zext_ln136_86" [../src/harness.h:136]   --->   Operation 542 'sub' 'sub_ln136_113' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_119, i4 0" [../src/harness.h:136]   --->   Operation 543 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.77ns)   --->   "%sub_ln136_114 = sub i12 %p_shl13, i12 %zext_ln136_237" [../src/harness.h:136]   --->   Operation 544 'sub' 'sub_ln136_114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln136_239 = zext i10 %tmp_122" [../src/harness.h:136]   --->   Operation 545 'zext' 'zext_ln136_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.71ns)   --->   "%sub_ln136_115 = sub i11 0, i11 %zext_ln136_239" [../src/harness.h:136]   --->   Operation 546 'sub' 'sub_ln136_115' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln136_240 = zext i12 %p_shl13" [../src/harness.h:136]   --->   Operation 547 'zext' 'zext_ln136_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln136_241 = zext i10 %tmp_122" [../src/harness.h:136]   --->   Operation 548 'zext' 'zext_ln136_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.77ns)   --->   "%sub_ln136_117 = sub i13 %zext_ln136_241, i13 %zext_ln136_240" [../src/harness.h:136]   --->   Operation 549 'sub' 'sub_ln136_117' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_33 = muxlogic i12 %zext_ln136_86"   --->   Operation 550 'muxlogic' 'muxLogicI0_to_mul_ln136_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_33 = muxlogic i12 11"   --->   Operation 551 'muxlogic' 'muxLogicI1_to_mul_ln136_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.92ns) (grouped into DSP with root node tmp277)   --->   "%mul_ln136_33 = mul i12 %zext_ln136_86, i12 11" [../src/harness.h:136]   --->   Operation 552 'mul' 'mul_ln136_33' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln136_242 = zext i9 %tmp_121" [../src/harness.h:136]   --->   Operation 553 'zext' 'zext_ln136_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.74ns)   --->   "%sub_ln136_118 = sub i11 %tmp_120, i11 %zext_ln136_242" [../src/harness.h:136]   --->   Operation 554 'sub' 'sub_ln136_118' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln136_87 = zext i8 %tmp_123" [../src/harness.h:136]   --->   Operation 555 'zext' 'zext_ln136_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln136_89 = zext i8 %tmp_123" [../src/harness.h:136]   --->   Operation 556 'zext' 'zext_ln136_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln136_90 = zext i8 %tmp_123" [../src/harness.h:136]   --->   Operation 557 'zext' 'zext_ln136_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln136_92 = zext i8 %tmp_123" [../src/harness.h:136]   --->   Operation 558 'zext' 'zext_ln136_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_123, i2 0" [../src/harness.h:136]   --->   Operation 559 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.71ns)   --->   "%sub_ln136_119 = sub i10 %p_shl14, i10 %zext_ln136_92" [../src/harness.h:136]   --->   Operation 560 'sub' 'sub_ln136_119' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln136_243 = zext i10 %p_shl14" [../src/harness.h:136]   --->   Operation 561 'zext' 'zext_ln136_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.71ns)   --->   "%add_ln136_24 = add i11 %zext_ln136_243, i11 %zext_ln136_90" [../src/harness.h:136]   --->   Operation 562 'add' 'add_ln136_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_123, i4 0" [../src/harness.h:136]   --->   Operation 563 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln136_244 = zext i12 %tmp_124" [../src/harness.h:136]   --->   Operation 564 'zext' 'zext_ln136_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_123, i1 0" [../src/harness.h:136]   --->   Operation 565 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln136_245 = zext i9 %tmp_125" [../src/harness.h:136]   --->   Operation 566 'zext' 'zext_ln136_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.77ns)   --->   "%add_ln136_25 = add i13 %zext_ln136_244, i13 %zext_ln136_245" [../src/harness.h:136]   --->   Operation 567 'add' 'add_ln136_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.77ns)   --->   "%sub_ln136_120 = sub i13 %zext_ln136_89, i13 %zext_ln136_244" [../src/harness.h:136]   --->   Operation 568 'sub' 'sub_ln136_120' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.71ns)   --->   "%sub_ln136_121 = sub i11 0, i11 %zext_ln136_243" [../src/harness.h:136]   --->   Operation 569 'sub' 'sub_ln136_121' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln136_247 = zext i9 %tmp_125" [../src/harness.h:136]   --->   Operation 570 'zext' 'zext_ln136_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.77ns)   --->   "%sub_ln136_124 = sub i12 %tmp_124, i12 %zext_ln136_247" [../src/harness.h:136]   --->   Operation 571 'sub' 'sub_ln136_124' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.67ns)   --->   "%sub_ln136_5 = sub i9 0, i9 %zext_ln136_87" [../src/harness.h:136]   --->   Operation 572 'sub' 'sub_ln136_5' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln136_94 = zext i8 %tmp_127" [../src/harness.h:136]   --->   Operation 573 'zext' 'zext_ln136_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln136_95 = zext i8 %tmp_127" [../src/harness.h:136]   --->   Operation 574 'zext' 'zext_ln136_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%and_ln136_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_127, i1 0" [../src/harness.h:136]   --->   Operation 575 'bitconcatenate' 'and_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln136_250 = zext i9 %and_ln136_1" [../src/harness.h:136]   --->   Operation 576 'zext' 'zext_ln136_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.69ns)   --->   "%sub_ln136_126 = sub i10 0, i10 %zext_ln136_250" [../src/harness.h:136]   --->   Operation 577 'sub' 'sub_ln136_126' <Predicate = true> <Delay = 0.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_39 = muxlogic i12 %zext_ln136_95"   --->   Operation 578 'muxlogic' 'muxLogicI0_to_mul_ln136_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_39 = muxlogic i12 11"   --->   Operation 579 'muxlogic' 'muxLogicI1_to_mul_ln136_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (1.26ns)   --->   "%mul_ln136_39 = mul i12 %zext_ln136_95, i12 11" [../src/harness.h:136]   --->   Operation 580 'mul' 'mul_ln136_39' <Predicate = true> <Delay = 1.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_40 = muxlogic i14 %zext_ln136_94"   --->   Operation 581 'muxlogic' 'muxLogicI0_to_mul_ln136_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_40 = muxlogic i14 61"   --->   Operation 582 'muxlogic' 'muxLogicI1_to_mul_ln136_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (1.47ns)   --->   "%mul_ln136_40 = mul i14 %zext_ln136_94, i14 61" [../src/harness.h:136]   --->   Operation 583 'mul' 'mul_ln136_40' <Predicate = true> <Delay = 1.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln136_100 = zext i8 %tmp_131" [../src/harness.h:136]   --->   Operation 584 'zext' 'zext_ln136_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln136_101 = zext i8 %tmp_131" [../src/harness.h:136]   --->   Operation 585 'zext' 'zext_ln136_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_131, i3 0" [../src/harness.h:136]   --->   Operation 586 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln136_253 = zext i11 %tmp_132" [../src/harness.h:136]   --->   Operation 587 'zext' 'zext_ln136_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_131, i1 0" [../src/harness.h:136]   --->   Operation 588 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln136_254 = zext i9 %tmp_133" [../src/harness.h:136]   --->   Operation 589 'zext' 'zext_ln136_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.74ns)   --->   "%add_ln136_28 = add i12 %zext_ln136_253, i12 %zext_ln136_254" [../src/harness.h:136]   --->   Operation 590 'add' 'add_ln136_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_41 = muxlogic i14 %zext_ln136_101"   --->   Operation 591 'muxlogic' 'muxLogicI0_to_mul_ln136_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_41 = muxlogic i14 16363"   --->   Operation 592 'muxlogic' 'muxLogicI1_to_mul_ln136_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (1.40ns)   --->   "%mul_ln136_41 = mul i14 %zext_ln136_101, i14 16363" [../src/harness.h:136]   --->   Operation 593 'mul' 'mul_ln136_41' <Predicate = true> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_134 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_131, i4 0" [../src/harness.h:136]   --->   Operation 594 'bitconcatenate' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln136_255 = zext i12 %tmp_134" [../src/harness.h:136]   --->   Operation 595 'zext' 'zext_ln136_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.77ns)   --->   "%sub_ln136_128 = sub i13 %zext_ln136_100, i13 %zext_ln136_255" [../src/harness.h:136]   --->   Operation 596 'sub' 'sub_ln136_128' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.74ns)   --->   "%sub_ln136_129 = sub i12 %zext_ln136_254, i12 %zext_ln136_253" [../src/harness.h:136]   --->   Operation 597 'sub' 'sub_ln136_129' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln136_256 = zext i11 %tmp_132" [../src/harness.h:136]   --->   Operation 598 'zext' 'zext_ln136_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_130 = sub i13 0, i13 %zext_ln136_256" [../src/harness.h:136]   --->   Operation 599 'sub' 'sub_ln136_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 600 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_131 = sub i13 %sub_ln136_130, i13 %zext_ln136_100" [../src/harness.h:136]   --->   Operation 600 'sub' 'sub_ln136_131' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln136_105 = zext i8 %tmp_135" [../src/harness.h:136]   --->   Operation 601 'zext' 'zext_ln136_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln136_114 = zext i8 %tmp_135" [../src/harness.h:136]   --->   Operation 602 'zext' 'zext_ln136_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_135, i2 0" [../src/harness.h:136]   --->   Operation 603 'bitconcatenate' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.71ns)   --->   "%sub_ln136_132 = sub i10 %p_shl16, i10 %zext_ln136_114" [../src/harness.h:136]   --->   Operation 604 'sub' 'sub_ln136_132' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_135, i5 0" [../src/harness.h:136]   --->   Operation 605 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.77ns)   --->   "%sub_ln136_134 = sub i13 %p_shl18, i13 %zext_ln136_105" [../src/harness.h:136]   --->   Operation 606 'sub' 'sub_ln136_134' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_44 = muxlogic i13 %zext_ln136_105"   --->   Operation 607 'muxlogic' 'muxLogicI0_to_mul_ln136_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_44 = muxlogic i13 27"   --->   Operation 608 'muxlogic' 'muxLogicI1_to_mul_ln136_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.92ns) (grouped into DSP with root node tmp96)   --->   "%mul_ln136_44 = mul i13 %zext_ln136_105, i13 27" [../src/harness.h:136]   --->   Operation 609 'mul' 'mul_ln136_44' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln136_260 = zext i10 %p_shl16" [../src/harness.h:136]   --->   Operation 610 'zext' 'zext_ln136_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.77ns)   --->   "%sub_ln136_138 = sub i13 %p_shl18, i13 %zext_ln136_260" [../src/harness.h:136]   --->   Operation 611 'sub' 'sub_ln136_138' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln136_115 = zext i8 %tmp_138" [../src/harness.h:136]   --->   Operation 612 'zext' 'zext_ln136_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln136_116 = zext i8 %tmp_138" [../src/harness.h:136]   --->   Operation 613 'zext' 'zext_ln136_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_138, i3 0" [../src/harness.h:136]   --->   Operation 614 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln136_262 = zext i11 %tmp_140" [../src/harness.h:136]   --->   Operation 615 'zext' 'zext_ln136_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.74ns)   --->   "%sub_ln136_140 = sub i13 0, i13 %zext_ln136_262" [../src/harness.h:136]   --->   Operation 616 'sub' 'sub_ln136_140' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_141 = sub i13 %sub_ln136_140, i13 %zext_ln136_115" [../src/harness.h:136]   --->   Operation 617 'sub' 'sub_ln136_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 618 [1/1] (0.74ns)   --->   "%sub_ln136_143 = sub i11 %tmp_140, i11 %zext_ln136_116" [../src/harness.h:136]   --->   Operation 618 'sub' 'sub_ln136_143' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln136_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_143, i2 0" [../src/harness.h:136]   --->   Operation 619 'bitconcatenate' 'shl_ln136_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln136_118 = zext i8 %tmp_141" [../src/harness.h:136]   --->   Operation 620 'zext' 'zext_ln136_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln136_121 = zext i8 %tmp_141" [../src/harness.h:136]   --->   Operation 621 'zext' 'zext_ln136_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_141, i2 0" [../src/harness.h:136]   --->   Operation 622 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln136_264 = zext i10 %tmp_142" [../src/harness.h:136]   --->   Operation 623 'zext' 'zext_ln136_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_141, i3 0" [../src/harness.h:136]   --->   Operation 624 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln136_265 = zext i11 %tmp_143" [../src/harness.h:136]   --->   Operation 625 'zext' 'zext_ln136_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_146 = sub i13 0, i13 %zext_ln136_265" [../src/harness.h:136]   --->   Operation 626 'sub' 'sub_ln136_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_141, i1 0" [../src/harness.h:136]   --->   Operation 627 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln136_266 = zext i9 %tmp_144" [../src/harness.h:136]   --->   Operation 628 'zext' 'zext_ln136_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_147 = sub i13 %sub_ln136_146, i13 %zext_ln136_266" [../src/harness.h:136]   --->   Operation 629 'sub' 'sub_ln136_147' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln136_267 = zext i11 %tmp_143" [../src/harness.h:136]   --->   Operation 630 'zext' 'zext_ln136_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln136_268 = zext i9 %tmp_144" [../src/harness.h:136]   --->   Operation 631 'zext' 'zext_ln136_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_148 = sub i12 %zext_ln136_268, i12 %zext_ln136_267" [../src/harness.h:136]   --->   Operation 632 'sub' 'sub_ln136_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_141, i4 0" [../src/harness.h:136]   --->   Operation 633 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.77ns)   --->   "%sub_ln136_149 = sub i12 %p_shl20, i12 %zext_ln136_264" [../src/harness.h:136]   --->   Operation 634 'sub' 'sub_ln136_149' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln136_269 = zext i10 %tmp_142" [../src/harness.h:136]   --->   Operation 635 'zext' 'zext_ln136_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.71ns)   --->   "%add_ln136_29 = add i11 %zext_ln136_269, i11 %zext_ln136_121" [../src/harness.h:136]   --->   Operation 636 'add' 'add_ln136_29' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln136_109 = zext i10 %tmp_142" [../src/harness.h:136]   --->   Operation 637 'zext' 'zext_ln136_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.71ns)   --->   "%sub_ln136_151 = sub i10 %tmp_142, i10 %zext_ln136_118" [../src/harness.h:136]   --->   Operation 638 'sub' 'sub_ln136_151' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%and_ln136_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_146, i2 0" [../src/harness.h:136]   --->   Operation 639 'bitconcatenate' 'and_ln136_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln136_127 = zext i8 %tmp_146" [../src/harness.h:136]   --->   Operation 640 'zext' 'zext_ln136_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln136_273 = zext i10 %and_ln136_3" [../src/harness.h:136]   --->   Operation 641 'zext' 'zext_ln136_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.71ns)   --->   "%sub_ln136_153 = sub i11 %zext_ln136_127, i11 %zext_ln136_273" [../src/harness.h:136]   --->   Operation 642 'sub' 'sub_ln136_153' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln136_133 = zext i8 %tmp_149" [../src/harness.h:136]   --->   Operation 643 'zext' 'zext_ln136_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln136_135 = zext i8 %tmp_149" [../src/harness.h:136]   --->   Operation 644 'zext' 'zext_ln136_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_150 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_149, i3 0" [../src/harness.h:136]   --->   Operation 645 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln136_278 = zext i11 %tmp_150" [../src/harness.h:136]   --->   Operation 646 'zext' 'zext_ln136_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.74ns)   --->   "%add_ln136_30 = add i12 %zext_ln136_278, i12 %zext_ln136_135" [../src/harness.h:136]   --->   Operation 647 'add' 'add_ln136_30' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_149, i4 0" [../src/harness.h:136]   --->   Operation 648 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln136_279 = zext i12 %tmp_151" [../src/harness.h:136]   --->   Operation 649 'zext' 'zext_ln136_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_149, i1 0" [../src/harness.h:136]   --->   Operation 650 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln136_280 = zext i9 %tmp_152" [../src/harness.h:136]   --->   Operation 651 'zext' 'zext_ln136_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.77ns)   --->   "%add_ln136_31 = add i13 %zext_ln136_279, i13 %zext_ln136_280" [../src/harness.h:136]   --->   Operation 652 'add' 'add_ln136_31' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (0.67ns)   --->   "%sub_ln136_6 = sub i9 0, i9 %zext_ln136_133" [../src/harness.h:136]   --->   Operation 653 'sub' 'sub_ln136_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_149, i2 0" [../src/harness.h:136]   --->   Operation 654 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln136_281 = zext i10 %tmp_153" [../src/harness.h:136]   --->   Operation 655 'zext' 'zext_ln136_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.71ns)   --->   "%sub_ln136_156 = sub i11 0, i11 %zext_ln136_281" [../src/harness.h:136]   --->   Operation 656 'sub' 'sub_ln136_156' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_50 = muxlogic i12 %zext_ln136_135"   --->   Operation 657 'muxlogic' 'muxLogicI0_to_mul_ln136_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_50 = muxlogic i12 11"   --->   Operation 658 'muxlogic' 'muxLogicI1_to_mul_ln136_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.92ns) (grouped into DSP with root node tmp265)   --->   "%mul_ln136_50 = mul i12 %zext_ln136_135, i12 11" [../src/harness.h:136]   --->   Operation 659 'mul' 'mul_ln136_50' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_149, i5 0" [../src/harness.h:136]   --->   Operation 660 'bitconcatenate' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.77ns)   --->   "%sub_ln136_157 = sub i13 %p_shl22, i13 %zext_ln136_280" [../src/harness.h:136]   --->   Operation 661 'sub' 'sub_ln136_157' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln136_282 = zext i9 %tmp_152" [../src/harness.h:136]   --->   Operation 662 'zext' 'zext_ln136_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.74ns)   --->   "%sub_ln136_158 = sub i11 %tmp_150, i11 %zext_ln136_282" [../src/harness.h:136]   --->   Operation 663 'sub' 'sub_ln136_158' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.74ns)   --->   "%sub_ln136_159 = sub i12 %zext_ln136_135, i12 %zext_ln136_278" [../src/harness.h:136]   --->   Operation 664 'sub' 'sub_ln136_159' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln136_138 = zext i8 %tmp_154" [../src/harness.h:136]   --->   Operation 665 'zext' 'zext_ln136_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln136_141 = zext i8 %tmp_154" [../src/harness.h:136]   --->   Operation 666 'zext' 'zext_ln136_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_154, i2 0" [../src/harness.h:136]   --->   Operation 667 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln136_287 = zext i10 %tmp_156" [../src/harness.h:136]   --->   Operation 668 'zext' 'zext_ln136_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.71ns)   --->   "%sub_ln136_163 = sub i11 %zext_ln136_141, i11 %zext_ln136_287" [../src/harness.h:136]   --->   Operation 669 'sub' 'sub_ln136_163' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.71ns)   --->   "%sub_ln136_164 = sub i10 %tmp_156, i10 %zext_ln136_138" [../src/harness.h:136]   --->   Operation 670 'sub' 'sub_ln136_164' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.71ns)   --->   "%add_ln136_33 = add i11 %zext_ln136_287, i11 %zext_ln136_141" [../src/harness.h:136]   --->   Operation 671 'add' 'add_ln136_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln136_149 = zext i8 %tmp_160" [../src/harness.h:136]   --->   Operation 672 'zext' 'zext_ln136_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.67ns)   --->   "%sub_ln136_7 = sub i9 0, i9 %zext_ln136_149" [../src/harness.h:136]   --->   Operation 673 'sub' 'sub_ln136_7' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%shl_ln136_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln136_7, i2 0" [../src/harness.h:136]   --->   Operation 674 'bitconcatenate' 'shl_ln136_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln136_25 = sext i11 %shl_ln136_24" [../src/harness.h:136]   --->   Operation 675 'sext' 'sext_ln136_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln136_26 = sext i11 %shl_ln136_24" [../src/harness.h:136]   --->   Operation 676 'sext' 'sext_ln136_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln136_155 = zext i8 %tmp_163" [../src/harness.h:136]   --->   Operation 677 'zext' 'zext_ln136_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%p_shl26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_163, i4 0" [../src/harness.h:136]   --->   Operation 678 'bitconcatenate' 'p_shl26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.77ns)   --->   "%sub_ln136_172 = sub i12 %p_shl26, i12 %zext_ln136_155" [../src/harness.h:136]   --->   Operation 679 'sub' 'sub_ln136_172' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%and_ln136_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_163, i2 0" [../src/harness.h:136]   --->   Operation 680 'bitconcatenate' 'and_ln136_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln136_298 = zext i10 %and_ln136_6" [../src/harness.h:136]   --->   Operation 681 'zext' 'zext_ln136_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.71ns)   --->   "%sub_ln136_175 = sub i11 0, i11 %zext_ln136_298" [../src/harness.h:136]   --->   Operation 682 'sub' 'sub_ln136_175' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_168 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_166, i1 0" [../src/harness.h:136]   --->   Operation 683 'bitconcatenate' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln136_301 = zext i9 %tmp_168" [../src/harness.h:136]   --->   Operation 684 'zext' 'zext_ln136_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.69ns)   --->   "%sub_ln136_178 = sub i10 0, i10 %zext_ln136_301" [../src/harness.h:136]   --->   Operation 685 'sub' 'sub_ln136_178' <Predicate = true> <Delay = 0.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln136_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_178, i2 0" [../src/harness.h:136]   --->   Operation 686 'bitconcatenate' 'shl_ln136_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln136_29 = sext i12 %shl_ln136_26" [../src/harness.h:136]   --->   Operation 687 'sext' 'sext_ln136_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%p_cast193 = sext i13 %empty_72" [../src/harness.h:136]   --->   Operation 688 'sext' 'p_cast193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%mul_ln136_336_cast = sext i13 %sub_ln136_54" [../src/harness.h:136]   --->   Operation 689 'sext' 'mul_ln136_336_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%mul_ln136_375_cast = sext i13 %sub_ln136_86" [../src/harness.h:136]   --->   Operation 690 'sext' 'mul_ln136_375_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i14 %p_cast193, i14 %mul_ln136_336_cast" [../src/harness.h:136]   --->   Operation 691 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%tmp65_cast = zext i13 %tmp65" [../src/harness.h:136]   --->   Operation 692 'zext' 'tmp65_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.77ns)   --->   "%tmp64 = add i14 %tmp65_cast, i14 %mul_ln136_375_cast" [../src/harness.h:136]   --->   Operation 693 'add' 'tmp64' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 694 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%empty_73 = add i14 %tmp64, i14 %tmp" [../src/harness.h:136]   --->   Operation 694 'add' 'empty_73' <Predicate = true> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%mul_ln136_409_cast297 = zext i12 %sub_ln136_114" [../src/harness.h:136]   --->   Operation 695 'zext' 'mul_ln136_409_cast297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%mul_ln136_422_cast298 = sext i11 %sub_ln136_121" [../src/harness.h:136]   --->   Operation 696 'sext' 'mul_ln136_422_cast298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp68 = add i13 %mul_ln136_409_cast297, i13 %mul_ln136_422_cast298" [../src/harness.h:136]   --->   Operation 697 'add' 'tmp68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 698 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp67 = add i13 %tmp68, i13 %sub_ln136_101" [../src/harness.h:136]   --->   Operation 698 'add' 'tmp67' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%mul_ln136_286_cast = sext i13 %sub_ln136_22" [../src/harness.h:136]   --->   Operation 699 'sext' 'mul_ln136_286_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%mul_ln136_298_cast301 = zext i12 %sub_ln136_30" [../src/harness.h:136]   --->   Operation 700 'zext' 'mul_ln136_298_cast301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.78ns)   --->   "%empty_75 = add i14 %tmp73, i14 %mul_ln136_286_cast" [../src/harness.h:136]   --->   Operation 701 'add' 'empty_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%mul_ln136_370_cast302 = sext i12 %sub_ln136_81" [../src/harness.h:136]   --->   Operation 702 'sext' 'mul_ln136_370_cast302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into DSP with root node tmp77)   --->   "%mul_ln136_380_cast303 = zext i12 %mul_ln136_30" [../src/harness.h:136]   --->   Operation 703 'zext' 'mul_ln136_380_cast303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp75 = add i13 %sub_ln136_36, i13 %mul_ln136_298_cast301" [../src/harness.h:136]   --->   Operation 704 'add' 'tmp75' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 705 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp77 = add i13 %mul_ln136_370_cast302, i13 %mul_ln136_380_cast303" [../src/harness.h:136]   --->   Operation 705 'add' 'tmp77' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 706 [1/1] (0.77ns)   --->   "%add_ln147_4 = add i14 %zext_ln136_10, i14 640" [../src/harness.h:147]   --->   Operation 706 'add' 'add_ln147_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i14 %add_ln147_4" [../src/harness.h:147]   --->   Operation 707 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.78ns)   --->   "%add_ln147_5 = add i15 %zext_ln147, i15 %sext_ln136_13" [../src/harness.h:147]   --->   Operation 708 'add' 'add_ln147_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%mul_ln136_289_cast = sext i11 %sub_ln136_25" [../src/harness.h:136]   --->   Operation 709 'sext' 'mul_ln136_289_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln136_93_cast = zext i11 %tmp_56" [../src/harness.h:136]   --->   Operation 710 'zext' 'shl_ln136_93_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.74ns)   --->   "%empty_78 = add i12 %shl_ln136_93_cast, i12 %mul_ln136_289_cast" [../src/harness.h:136]   --->   Operation 711 'add' 'empty_78' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%p_cast199 = sext i12 %empty_78" [../src/harness.h:136]   --->   Operation 712 'sext' 'p_cast199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%tmp85_cast = zext i13 %tmp85" [../src/harness.h:136]   --->   Operation 713 'zext' 'tmp85_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.77ns)   --->   "%empty_79 = add i14 %tmp85_cast, i14 %p_cast199" [../src/harness.h:136]   --->   Operation 714 'add' 'empty_79' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into DSP with root node tmp87)   --->   "%mul_ln136_353_cast = sext i14 %mul_ln136_21" [../src/harness.h:136]   --->   Operation 715 'sext' 'mul_ln136_353_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "%mul_ln136_363_cast = sext i14 %sub_ln136_76" [../src/harness.h:136]   --->   Operation 716 'sext' 'mul_ln136_363_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp87 = add i15 %mul_ln136_353_cast, i15 %mul_ln136_363_cast" [../src/harness.h:136]   --->   Operation 717 'add' 'tmp87' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%mul_ln136_418_cast313 = zext i11 %add_ln136_24" [../src/harness.h:136]   --->   Operation 718 'zext' 'mul_ln136_418_cast313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%sub_ln136_13_cast314 = sext i9 %sub_ln136_6" [../src/harness.h:136]   --->   Operation 719 'sext' 'sub_ln136_13_cast314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.74ns)   --->   "%tmp90 = add i12 %mul_ln136_418_cast313, i12 %sub_ln136_13_cast314" [../src/harness.h:136]   --->   Operation 720 'add' 'tmp90' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_6 = add i12 %zext_ln136_43, i12 1664" [../src/harness.h:147]   --->   Operation 721 'add' 'add_ln147_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%p_cast204 = sext i12 %empty_82" [../src/harness.h:136]   --->   Operation 722 'sext' 'p_cast204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns) (grouped into DSP with root node tmp91)   --->   "%mul_ln136_374_cast = zext i12 %mul_ln136_28" [../src/harness.h:136]   --->   Operation 723 'zext' 'mul_ln136_374_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp91 = add i13 %p_cast204, i13 %mul_ln136_374_cast" [../src/harness.h:136]   --->   Operation 724 'add' 'tmp91' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%tmp92_cast = sext i12 %tmp92" [../src/harness.h:136]   --->   Operation 725 'sext' 'tmp92_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.77ns)   --->   "%empty_83 = add i13 %tmp92_cast, i13 %tmp91" [../src/harness.h:136]   --->   Operation 726 'add' 'empty_83' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%mul_ln136_396_cast318 = sext i11 %sub_ln136_99" [../src/harness.h:136]   --->   Operation 727 'sext' 'mul_ln136_396_cast318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%mul_ln136_436_cast319 = sext i13 %sub_ln136_128" [../src/harness.h:136]   --->   Operation 728 'sext' 'mul_ln136_436_cast319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.77ns)   --->   "%tmp94 = add i13 %zext_ln136_216, i13 %mul_ln136_396_cast318" [../src/harness.h:136]   --->   Operation 729 'add' 'tmp94' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (0.00ns) (grouped into DSP with root node tmp96)   --->   "%mul_ln136_444_cast320 = zext i13 %mul_ln136_44" [../src/harness.h:136]   --->   Operation 730 'zext' 'mul_ln136_444_cast320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%mul_ln136_459_cast322 = zext i11 %add_ln136_29" [../src/harness.h:136]   --->   Operation 731 'zext' 'mul_ln136_459_cast322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%mul_ln136_465_cast323 = sext i11 %sub_ln136_153" [../src/harness.h:136]   --->   Operation 732 'sext' 'mul_ln136_465_cast323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%mul_ln136_472_cast321 = sext i11 %sub_ln136_156" [../src/harness.h:136]   --->   Operation 733 'sext' 'mul_ln136_472_cast321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp96 = add i14 %mul_ln136_436_cast319, i14 %mul_ln136_444_cast320" [../src/harness.h:136]   --->   Operation 734 'add' 'tmp96' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp98 = add i12 %mul_ln136_472_cast321, i12 %mul_ln136_459_cast322" [../src/harness.h:136]   --->   Operation 735 'add' 'tmp98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 736 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%tmp97 = add i12 %tmp98, i12 %mul_ln136_465_cast323" [../src/harness.h:136]   --->   Operation 736 'add' 'tmp97' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 737 [1/1] (0.74ns)   --->   "%add_ln147_9 = add i12 %sext_ln136_2, i12 %zext_ln136_43" [../src/harness.h:147]   --->   Operation 737 'add' 'add_ln147_9' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%mul_ln136_293_cast = zext i15 %add_ln136_3" [../src/harness.h:136]   --->   Operation 738 'zext' 'mul_ln136_293_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%mul_ln136_313_cast330 = zext i11 %sub_ln136_39" [../src/harness.h:136]   --->   Operation 739 'zext' 'mul_ln136_313_cast330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%mul_ln136_320_cast327 = zext i12 %add_ln136_9" [../src/harness.h:136]   --->   Operation 740 'zext' 'mul_ln136_320_cast327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%mul_ln136_328_cast328 = zext i12 %add_ln136_12" [../src/harness.h:136]   --->   Operation 741 'zext' 'mul_ln136_328_cast328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%mul_ln136_357_cast = sext i14 %sub_ln136_71" [../src/harness.h:136]   --->   Operation 742 'sext' 'mul_ln136_357_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%mul_ln136_366_cast329 = zext i12 %sub_ln136_79" [../src/harness.h:136]   --->   Operation 743 'zext' 'mul_ln136_366_cast329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.78ns)   --->   "%tmp104 = add i16 %mul_ln136_293_cast, i16 %mul_ln136_357_cast" [../src/harness.h:136]   --->   Operation 744 'add' 'tmp104' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.77ns)   --->   "%tmp107 = add i13 %mul_ln136_320_cast327, i13 %mul_ln136_328_cast328" [../src/harness.h:136]   --->   Operation 745 'add' 'tmp107' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.77ns)   --->   "%tmp108 = add i13 %mul_ln136_366_cast329, i13 %mul_ln136_313_cast330" [../src/harness.h:136]   --->   Operation 746 'add' 'tmp108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%mul_ln136_483_cast334 = zext i10 %sub_ln136_164" [../src/harness.h:136]   --->   Operation 747 'zext' 'mul_ln136_483_cast334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.71ns)   --->   "%tmp115 = add i11 %mul_ln136_483_cast334, i11 %zext_ln136_282" [../src/harness.h:136]   --->   Operation 748 'add' 'tmp115' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%mul_ln136_315_cast = sext i13 %sub_ln136_40" [../src/harness.h:136]   --->   Operation 749 'sext' 'mul_ln136_315_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%p_cast212 = sext i13 %empty_88" [../src/harness.h:136]   --->   Operation 750 'sext' 'p_cast212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%mul_ln136_324_cast = zext i13 %add_ln136_11" [../src/harness.h:136]   --->   Operation 751 'zext' 'mul_ln136_324_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp117 = add i14 %mul_ln136_315_cast, i14 %mul_ln136_324_cast" [../src/harness.h:136]   --->   Operation 752 'add' 'tmp117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 753 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%empty_89 = add i14 %tmp117, i14 %p_cast212" [../src/harness.h:136]   --->   Operation 753 'add' 'empty_89' <Predicate = true> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%mul_ln136_371_cast339 = zext i10 %sub_ln136_82" [../src/harness.h:136]   --->   Operation 754 'zext' 'mul_ln136_371_cast339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "%mul_ln136_416_cast341 = zext i10 %sub_ln136_119" [../src/harness.h:136]   --->   Operation 755 'zext' 'mul_ln136_416_cast341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%and_ln136_51_cast = zext i9 %and_ln136_1" [../src/harness.h:136]   --->   Operation 756 'zext' 'and_ln136_51_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%mul_ln136_440_cast340 = zext i10 %sub_ln136_132" [../src/harness.h:136]   --->   Operation 757 'zext' 'mul_ln136_440_cast340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%tmp122 = add i12 %sub_ln136_63, i12 %mul_ln136_371_cast339" [../src/harness.h:136]   --->   Operation 758 'add' 'tmp122' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp124 = add i11 %mul_ln136_440_cast340, i11 %and_ln136_51_cast" [../src/harness.h:136]   --->   Operation 759 'add' 'tmp124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 760 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp123 = add i11 %tmp124, i11 %mul_ln136_416_cast341" [../src/harness.h:136]   --->   Operation 760 'add' 'tmp123' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%mul_ln136_265_cast = zext i12 %add_ln136" [../src/harness.h:136]   --->   Operation 761 'zext' 'mul_ln136_265_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%mul_ln136_279_cast = zext i12 %sub_ln136_16" [../src/harness.h:136]   --->   Operation 762 'zext' 'mul_ln136_279_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%tmp129_cast = sext i12 %tmp129" [../src/harness.h:136]   --->   Operation 763 'sext' 'tmp129_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.77ns)   --->   "%empty_91 = add i13 %tmp129_cast, i13 %mul_ln136_265_cast" [../src/harness.h:136]   --->   Operation 764 'add' 'empty_91' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "%p_cast216 = sext i13 %empty_91" [../src/harness.h:136]   --->   Operation 765 'sext' 'p_cast216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.77ns)   --->   "%empty_92 = add i14 %p_cast216, i14 %mul_ln136_279_cast" [../src/harness.h:136]   --->   Operation 766 'add' 'empty_92' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%sub_ln136_10_cast344 = sext i9 %sub_ln136_3" [../src/harness.h:136]   --->   Operation 767 'sext' 'sub_ln136_10_cast344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%and_ln136_43_cast = zext i12 %and_ln136_7" [../src/harness.h:136]   --->   Operation 768 'zext' 'and_ln136_43_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.77ns)   --->   "%tmp132 = add i13 %and_ln136_43_cast, i13 %sub_ln136_10_cast344" [../src/harness.h:136]   --->   Operation 769 'add' 'tmp132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%mul_ln136_456_cast348 = sext i13 %sub_ln136_147" [../src/harness.h:136]   --->   Operation 770 'sext' 'mul_ln136_456_cast348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%mul_ln136_471_cast349 = zext i13 %add_ln136_31" [../src/harness.h:136]   --->   Operation 771 'zext' 'mul_ln136_471_cast349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.77ns)   --->   "%tmp138 = add i14 %mul_ln136_456_cast348, i14 %mul_ln136_471_cast349" [../src/harness.h:136]   --->   Operation 772 'add' 'tmp138' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.77ns)   --->   "%add_ln147_18 = add i12 %sext_ln136_6, i12 2944" [../src/harness.h:147]   --->   Operation 773 'add' 'add_ln147_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln147_4 = zext i12 %add_ln147_18" [../src/harness.h:147]   --->   Operation 774 'zext' 'zext_ln147_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.78ns)   --->   "%add_ln147_19 = add i15 %zext_ln147_4, i15 %shl_ln136_8" [../src/harness.h:147]   --->   Operation 775 'add' 'add_ln147_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln147_24 = add i12 %add_ln147_6, i12 %sext_ln136_25" [../src/harness.h:147]   --->   Operation 776 'add' 'add_ln147_24' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%tmp148_cast = zext i11 %tmp148" [../src/harness.h:136]   --->   Operation 777 'zext' 'tmp148_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%empty_96 = add i13 %tmp148_cast, i13 %sub_ln136_31" [../src/harness.h:136]   --->   Operation 778 'add' 'empty_96' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%p_cast222 = sext i13 %empty_96" [../src/harness.h:136]   --->   Operation 779 'sext' 'p_cast222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%mul_ln136_346_cast356 = zext i12 %mul_ln136_17" [../src/harness.h:136]   --->   Operation 780 'zext' 'mul_ln136_346_cast356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into DSP with root node tmp150)   --->   "%mul_ln136_364_cast357 = zext i12 %mul_ln136_26" [../src/harness.h:136]   --->   Operation 781 'zext' 'mul_ln136_364_cast357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp149 = add i14 %sub_ln136_45, i14 %p_cast222" [../src/harness.h:136]   --->   Operation 782 'add' 'tmp149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 783 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp150 = add i13 %mul_ln136_346_cast356, i13 %mul_ln136_364_cast357" [../src/harness.h:136]   --->   Operation 783 'add' 'tmp150' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%tmp150_cast = zext i13 %tmp150" [../src/harness.h:136]   --->   Operation 784 'zext' 'tmp150_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%empty_97 = add i14 %tmp150_cast, i14 %tmp149" [../src/harness.h:136]   --->   Operation 785 'add' 'empty_97' <Predicate = true> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%mul_ln136_381_cast358 = zext i13 %add_ln136_18" [../src/harness.h:136]   --->   Operation 786 'zext' 'mul_ln136_381_cast358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%mul_ln136_394_cast362 = zext i11 %sub_ln136_97" [../src/harness.h:136]   --->   Operation 787 'zext' 'mul_ln136_394_cast362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%mul_ln136_408_cast361 = sext i12 %sub_ln136_113" [../src/harness.h:136]   --->   Operation 788 'sext' 'mul_ln136_408_cast361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%mul_ln136_419_cast359 = zext i13 %add_ln136_25" [../src/harness.h:136]   --->   Operation 789 'zext' 'mul_ln136_419_cast359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%mul_ln136_442_cast360 = zext i13 %sub_ln136_134" [../src/harness.h:136]   --->   Operation 790 'zext' 'mul_ln136_442_cast360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.77ns)   --->   "%tmp152 = add i14 %mul_ln136_381_cast358, i14 %mul_ln136_419_cast359" [../src/harness.h:136]   --->   Operation 791 'add' 'tmp152' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.77ns)   --->   "%tmp154 = add i14 %mul_ln136_442_cast360, i14 %mul_ln136_408_cast361" [../src/harness.h:136]   --->   Operation 792 'add' 'tmp154' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%tmp155 = add i12 %sub_ln136_148, i12 %mul_ln136_394_cast362" [../src/harness.h:136]   --->   Operation 793 'add' 'tmp155' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_27)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln136, i32 8" [../src/harness.h:147]   --->   Operation 794 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_27)   --->   "%xor_ln147 = xor i1 %bit_sel, i1 1" [../src/harness.h:147]   --->   Operation 795 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_27)   --->   "%trunc_ln147 = trunc i9 %sub_ln136" [../src/harness.h:147]   --->   Operation 796 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_27)   --->   "%xor_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i8.i2, i1 %xor_ln147, i8 %trunc_ln147, i2 0" [../src/harness.h:147]   --->   Operation 797 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_27)   --->   "%zext_ln147_7 = zext i11 %xor_ln" [../src/harness.h:147]   --->   Operation 798 'zext' 'zext_ln147_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln147_27 = add i13 %zext_ln147_7, i13 %zext_ln136_54" [../src/harness.h:147]   --->   Operation 799 'add' 'add_ln147_27' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%p_cast = sext i11 %empty_100" [../src/harness.h:136]   --->   Operation 800 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%mul_ln136_310_cast369 = zext i10 %sub_ln136_37" [../src/harness.h:136]   --->   Operation 801 'zext' 'mul_ln136_310_cast369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%mul_ln136_373_cast367 = sext i12 %sub_ln136_84" [../src/harness.h:136]   --->   Operation 802 'sext' 'mul_ln136_373_cast367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%mul_ln136_382_cast366 = sext i13 %sub_ln136_89" [../src/harness.h:136]   --->   Operation 803 'sext' 'mul_ln136_382_cast366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%mul_ln136_395_cast368 = sext i11 %sub_ln136_98" [../src/harness.h:136]   --->   Operation 804 'sext' 'mul_ln136_395_cast368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.77ns)   --->   "%tmp164 = add i14 %mul_ln136_382_cast366, i14 %mul_ln136_373_cast367" [../src/harness.h:136]   --->   Operation 805 'add' 'tmp164' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 806 [1/1] (0.74ns)   --->   "%tmp166 = add i12 %p_cast, i12 %mul_ln136_395_cast368" [../src/harness.h:136]   --->   Operation 806 'add' 'tmp166' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 807 [1/1] (0.71ns)   --->   "%tmp167 = add i11 %mul_ln136_310_cast369, i11 %zext_ln136_234" [../src/harness.h:136]   --->   Operation 807 'add' 'tmp167' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%mul_ln136_458_cast374 = zext i12 %sub_ln136_149" [../src/harness.h:136]   --->   Operation 808 'zext' 'mul_ln136_458_cast374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp174 = add i13 %sub_ln136_141, i13 %mul_ln136_458_cast374" [../src/harness.h:136]   --->   Operation 809 'add' 'tmp174' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 810 [1/1] (0.77ns)   --->   "%add_ln147_31 = add i14 %sext_ln136_4, i14 15744" [../src/harness.h:147]   --->   Operation 810 'add' 'add_ln147_31' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%mul_ln136_292_cast = zext i15 %sub_ln136_27" [../src/harness.h:136]   --->   Operation 811 'zext' 'mul_ln136_292_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%p_cast381 = sext i12 %empty_103" [../src/harness.h:136]   --->   Operation 812 'sext' 'p_cast381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%mul_ln136_312_cast384 = sext i12 %sub_ln136_38" [../src/harness.h:136]   --->   Operation 813 'sext' 'mul_ln136_312_cast384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "%mul_ln136_337_cast380 = sext i14 %sub_ln136_55" [../src/harness.h:136]   --->   Operation 814 'sext' 'mul_ln136_337_cast380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%mul_ln136_384_cast387 = zext i12 %add_ln136_19" [../src/harness.h:136]   --->   Operation 815 'zext' 'mul_ln136_384_cast387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%sub_ln136_11_cast390 = sext i9 %sub_ln136_4" [../src/harness.h:136]   --->   Operation 816 'sext' 'sub_ln136_11_cast390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.78ns)   --->   "%tmp183 = add i15 %mul_ln136_337_cast380, i15 %p_cast381" [../src/harness.h:136]   --->   Operation 817 'add' 'tmp183' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%tmp183_cast = sext i15 %tmp183" [../src/harness.h:136]   --->   Operation 818 'sext' 'tmp183_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp182 = add i17 %tmp183_cast, i17 %mul_ln136_292_cast" [../src/harness.h:136]   --->   Operation 819 'add' 'tmp182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "%tmp185_cast = sext i13 %tmp185" [../src/harness.h:136]   --->   Operation 820 'sext' 'tmp185_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.77ns)   --->   "%tmp184 = add i14 %tmp185_cast, i14 %mul_ln136_312_cast384" [../src/harness.h:136]   --->   Operation 821 'add' 'tmp184' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%tmp184_cast = sext i14 %tmp184" [../src/harness.h:136]   --->   Operation 822 'sext' 'tmp184_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp181 = add i17 %tmp184_cast, i17 %tmp182" [../src/harness.h:136]   --->   Operation 823 'add' 'tmp181' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "%tmp188_cast = sext i13 %tmp188" [../src/harness.h:136]   --->   Operation 824 'sext' 'tmp188_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.77ns)   --->   "%tmp187 = add i14 %tmp188_cast, i14 %mul_ln136_384_cast387" [../src/harness.h:136]   --->   Operation 825 'add' 'tmp187' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%tmp190_cast = zext i12 %tmp190" [../src/harness.h:136]   --->   Operation 826 'zext' 'tmp190_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.74ns)   --->   "%tmp191 = add i12 %zext_ln136_236, i12 %sub_ln136_11_cast390" [../src/harness.h:136]   --->   Operation 827 'add' 'tmp191' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns)   --->   "%tmp191_cast = sext i12 %tmp191" [../src/harness.h:136]   --->   Operation 828 'sext' 'tmp191_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 829 [1/1] (0.77ns)   --->   "%tmp189 = add i14 %tmp191_cast, i14 %tmp190_cast" [../src/harness.h:136]   --->   Operation 829 'add' 'tmp189' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_39 = add i16 %sext_ln136, i16 63488" [../src/harness.h:147]   --->   Operation 830 'add' 'add_ln147_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 831 [1/1] (0.77ns)   --->   "%add_ln147_40 = add i14 %sext_ln136_12, i14 %sext_ln136_5" [../src/harness.h:147]   --->   Operation 831 'add' 'add_ln147_40' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln147_14 = sext i14 %add_ln147_40" [../src/harness.h:147]   --->   Operation 832 'sext' 'sext_ln147_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln147_41 = add i16 %sext_ln147_14, i16 %add_ln147_39" [../src/harness.h:147]   --->   Operation 833 'add' 'add_ln147_41' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into DSP with root node empty_105)   --->   "%mul_ln136_329_cast = sext i13 %mul_ln136_14" [../src/harness.h:136]   --->   Operation 834 'sext' 'mul_ln136_329_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%mul_ln136_338_cast402 = zext i10 %sub_ln136_56" [../src/harness.h:136]   --->   Operation 835 'zext' 'mul_ln136_338_cast402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp204 = add i13 %add_ln136_10, i13 %mul_ln136_338_cast402" [../src/harness.h:136]   --->   Operation 836 'add' 'tmp204' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%tmp204_cast = zext i13 %tmp204" [../src/harness.h:136]   --->   Operation 837 'zext' 'tmp204_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (0.98ns) (root node of the DSP)   --->   "%empty_105 = add i14 %tmp204_cast, i14 %mul_ln136_329_cast" [../src/harness.h:136]   --->   Operation 838 'add' 'empty_105' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 839 [1/1] (0.00ns)   --->   "%mul_ln136_475_cast410 = zext i11 %sub_ln136_158" [../src/harness.h:136]   --->   Operation 839 'zext' 'mul_ln136_475_cast410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [1/1] (0.74ns)   --->   "%tmp213 = add i12 %mul_ln136_475_cast410, i12 %zext_ln136_212" [../src/harness.h:136]   --->   Operation 840 'add' 'tmp213' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_45 = add i16 %sext_ln136, i16 %sext_ln136_3" [../src/harness.h:147]   --->   Operation 841 'add' 'add_ln147_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 842 [1/1] (0.77ns)   --->   "%add_ln147_46 = add i13 %zext_ln136_81, i13 1024" [../src/harness.h:147]   --->   Operation 842 'add' 'add_ln147_46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln147_10 = zext i13 %add_ln147_46" [../src/harness.h:147]   --->   Operation 843 'zext' 'zext_ln147_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln147_47 = add i16 %zext_ln147_10, i16 %add_ln147_45" [../src/harness.h:147]   --->   Operation 844 'add' 'add_ln147_47' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 845 [1/1] (0.77ns)   --->   "%add_ln147_49 = add i13 %shl_ln136_21, i13 %zext_ln136_109" [../src/harness.h:147]   --->   Operation 845 'add' 'add_ln147_49' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%p_cast412 = sext i13 %empty_108" [../src/harness.h:136]   --->   Operation 846 'sext' 'p_cast412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%sub_ln136_9_cast415 = sext i9 %sub_ln136_2" [../src/harness.h:136]   --->   Operation 847 'sext' 'sub_ln136_9_cast415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%mul_ln136_358_cast413 = sext i13 %sub_ln136_73" [../src/harness.h:136]   --->   Operation 848 'sext' 'mul_ln136_358_cast413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%and_ln136_46_cast = zext i10 %tmp_114" [../src/harness.h:136]   --->   Operation 849 'zext' 'and_ln136_46_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.77ns)   --->   "%tmp223 = add i14 %p_cast412, i14 %mul_ln136_358_cast413" [../src/harness.h:136]   --->   Operation 850 'add' 'tmp223' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.71ns)   --->   "%tmp227 = add i11 %zext_ln136_243, i11 %sub_ln136_9_cast415" [../src/harness.h:136]   --->   Operation 851 'add' 'tmp227' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%tmp227_cast = sext i11 %tmp227" [../src/harness.h:136]   --->   Operation 852 'sext' 'tmp227_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.74ns)   --->   "%tmp226 = add i12 %tmp227_cast, i12 %and_ln136_46_cast" [../src/harness.h:136]   --->   Operation 853 'add' 'tmp226' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 854 [1/1] (0.77ns)   --->   "%add_ln147_52 = add i14 %zext_ln136_10, i14 16000" [../src/harness.h:147]   --->   Operation 854 'add' 'add_ln147_52' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.77ns)   --->   "%add_ln147_55 = add i13 %sext_ln136_29, i13 %sext_ln136_26" [../src/harness.h:147]   --->   Operation 855 'add' 'add_ln147_55' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 856 [1/1] (0.00ns)   --->   "%p_cast243 = zext i13 %empty_110" [../src/harness.h:136]   --->   Operation 856 'zext' 'p_cast243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [1/1] (0.00ns) (grouped into DSP with root node tmp232)   --->   "%mul_ln136_360_cast417 = zext i13 %mul_ln136_23" [../src/harness.h:136]   --->   Operation 857 'zext' 'mul_ln136_360_cast417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%empty_111 = add i14 %sub_ln136_66, i14 %p_cast243" [../src/harness.h:136]   --->   Operation 858 'add' 'empty_111' <Predicate = true> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 859 [1/1] (0.00ns)   --->   "%mul_ln136_368_cast418 = zext i13 %add_ln136_15" [../src/harness.h:136]   --->   Operation 859 'zext' 'mul_ln136_368_cast418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%mul_ln136_379_cast421 = zext i12 %add_ln136_17" [../src/harness.h:136]   --->   Operation 860 'zext' 'mul_ln136_379_cast421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp232 = add i14 %mul_ln136_360_cast417, i14 %mul_ln136_368_cast418" [../src/harness.h:136]   --->   Operation 861 'add' 'tmp232' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 862 [1/1] (0.00ns)   --->   "%mul_ln136_390_cast419 = sext i12 %sub_ln136_96" [../src/harness.h:136]   --->   Operation 862 'sext' 'mul_ln136_390_cast419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%mul_ln136_476_cast420 = sext i12 %sub_ln136_159" [../src/harness.h:136]   --->   Operation 863 'sext' 'mul_ln136_476_cast420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%mul_ln136_485_cast423 = zext i11 %add_ln136_33" [../src/harness.h:136]   --->   Operation 864 'zext' 'mul_ln136_485_cast423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%mul_ln136_505_cast422 = sext i11 %sub_ln136_175" [../src/harness.h:136]   --->   Operation 865 'sext' 'mul_ln136_505_cast422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp236 = add i13 %mul_ln136_390_cast419, i13 %mul_ln136_476_cast420" [../src/harness.h:136]   --->   Operation 866 'add' 'tmp236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 867 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp235 = add i13 %tmp236, i13 %mul_ln136_379_cast421" [../src/harness.h:136]   --->   Operation 867 'add' 'tmp235' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 868 [1/1] (0.74ns)   --->   "%tmp239 = add i12 %mul_ln136_505_cast422, i12 %mul_ln136_485_cast423" [../src/harness.h:136]   --->   Operation 868 'add' 'tmp239' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.00ns)   --->   "%p_cast246 = sext i12 %empty_113" [../src/harness.h:136]   --->   Operation 869 'sext' 'p_cast246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 870 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp242 = add i14 %mul_ln136_6, i14 %p_cast246" [../src/harness.h:136]   --->   Operation 870 'add' 'tmp242' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 871 [1/1] (0.00ns)   --->   "%tmp243_cast = zext i13 %tmp243" [../src/harness.h:136]   --->   Operation 871 'zext' 'tmp243_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 872 [1/1] (0.78ns)   --->   "%empty_114 = add i14 %tmp243_cast, i14 %tmp242" [../src/harness.h:136]   --->   Operation 872 'add' 'empty_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (0.00ns)   --->   "%mul_ln136_414_cast429 = zext i11 %sub_ln136_118" [../src/harness.h:136]   --->   Operation 873 'zext' 'mul_ln136_414_cast429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 874 [1/1] (0.00ns)   --->   "%mul_ln136_462_cast430 = zext i10 %sub_ln136_151" [../src/harness.h:136]   --->   Operation 874 'zext' 'mul_ln136_462_cast430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 875 [1/1] (0.74ns)   --->   "%tmp248 = add i12 %mul_ln136_414_cast429, i12 %mul_ln136_462_cast430" [../src/harness.h:136]   --->   Operation 875 'add' 'tmp248' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 876 [1/1] (0.00ns)   --->   "%mul_ln136_291_cast435 = sext i11 %sub_ln136_26" [../src/harness.h:136]   --->   Operation 876 'sext' 'mul_ln136_291_cast435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 877 [1/1] (0.00ns)   --->   "%mul_ln136_311_cast433 = zext i12 %add_ln136_8" [../src/harness.h:136]   --->   Operation 877 'zext' 'mul_ln136_311_cast433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 878 [1/1] (0.00ns) (grouped into DSP with root node tmp255)   --->   "%mul_ln136_318_cast434 = zext i12 %mul_ln136_12" [../src/harness.h:136]   --->   Operation 878 'zext' 'mul_ln136_318_cast434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.78ns)   --->   "%tmp254 = add i14 %empty_118, i14 %mul_ln136_311_cast433" [../src/harness.h:136]   --->   Operation 879 'add' 'tmp254' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%tmp254_cast = sext i14 %tmp254" [../src/harness.h:136]   --->   Operation 880 'sext' 'tmp254_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp255 = add i13 %mul_ln136_318_cast434, i13 %mul_ln136_291_cast435" [../src/harness.h:136]   --->   Operation 881 'add' 'tmp255' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%tmp255_cast = sext i13 %tmp255" [../src/harness.h:136]   --->   Operation 882 'sext' 'tmp255_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (0.78ns)   --->   "%empty_119 = add i15 %tmp255_cast, i15 %tmp254_cast" [../src/harness.h:136]   --->   Operation 883 'add' 'empty_119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%mul_ln136_347_cast = sext i15 %mul_ln136_18" [../src/harness.h:136]   --->   Operation 884 'sext' 'mul_ln136_347_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [1/1] (0.00ns) (grouped into DSP with root node tmp257)   --->   "%mul_ln136_356_cast = zext i15 %mul_ln136_22" [../src/harness.h:136]   --->   Operation 885 'zext' 'mul_ln136_356_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 886 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp257 = add i16 %mul_ln136_347_cast, i16 %mul_ln136_356_cast" [../src/harness.h:136]   --->   Operation 886 'add' 'tmp257' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 887 [1/1] (0.00ns)   --->   "%mul_ln136_410_cast442 = sext i11 %sub_ln136_115" [../src/harness.h:136]   --->   Operation 887 'sext' 'mul_ln136_410_cast442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.00ns) (grouped into DSP with root node tmp265)   --->   "%mul_ln136_473_cast441 = zext i12 %mul_ln136_50" [../src/harness.h:136]   --->   Operation 888 'zext' 'mul_ln136_473_cast441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 889 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp265 = add i13 %mul_ln136_473_cast441, i13 %mul_ln136_410_cast442" [../src/harness.h:136]   --->   Operation 889 'add' 'tmp265' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 890 [1/1] (0.00ns) (grouped into DSP with root node empty_122)   --->   "%mul_ln136_303_cast = zext i13 %mul_ln136_7" [../src/harness.h:136]   --->   Operation 890 'zext' 'mul_ln136_303_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%p_cast255 = sext i13 %empty_121" [../src/harness.h:136]   --->   Operation 891 'sext' 'p_cast255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into DSP with root node empty_123)   --->   "%mul_ln136_323_cast = zext i13 %mul_ln136_13" [../src/harness.h:136]   --->   Operation 892 'zext' 'mul_ln136_323_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 893 [1/1] (0.98ns) (root node of the DSP)   --->   "%empty_122 = add i14 %p_cast255, i14 %mul_ln136_303_cast" [../src/harness.h:136]   --->   Operation 893 'add' 'empty_122' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 894 [1/1] (0.00ns)   --->   "%p_cast256 = sext i14 %empty_122" [../src/harness.h:136]   --->   Operation 894 'sext' 'p_cast256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.98ns) (root node of the DSP)   --->   "%empty_123 = add i15 %p_cast256, i15 %mul_ln136_323_cast" [../src/harness.h:136]   --->   Operation 895 'add' 'empty_123' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%mul_ln136_359_cast450 = sext i13 %sub_ln136_74" [../src/harness.h:136]   --->   Operation 896 'sext' 'mul_ln136_359_cast450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%and_ln136_42_cast = zext i10 %tmp_98" [../src/harness.h:136]   --->   Operation 897 'zext' 'and_ln136_42_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%mul_ln136_378_cast451 = zext i12 %sub_ln136_88" [../src/harness.h:136]   --->   Operation 898 'zext' 'mul_ln136_378_cast451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%mul_ln136_386_cast449 = zext i13 %add_ln136_20" [../src/harness.h:136]   --->   Operation 899 'zext' 'mul_ln136_386_cast449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.00ns)   --->   "%sub_ln136_12_cast453 = sext i9 %sub_ln136_5" [../src/harness.h:136]   --->   Operation 900 'sext' 'sub_ln136_12_cast453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 901 [1/1] (0.00ns) (grouped into DSP with root node tmp277)   --->   "%mul_ln136_413_cast452 = zext i12 %mul_ln136_33" [../src/harness.h:136]   --->   Operation 901 'zext' 'mul_ln136_413_cast452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%mul_ln136_439_cast448 = sext i13 %sub_ln136_131" [../src/harness.h:136]   --->   Operation 902 'sext' 'mul_ln136_439_cast448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp275 = add i14 %mul_ln136_439_cast448, i14 %mul_ln136_386_cast449" [../src/harness.h:136]   --->   Operation 903 'add' 'tmp275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 904 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%tmp274 = add i14 %tmp275, i14 %mul_ln136_359_cast450" [../src/harness.h:136]   --->   Operation 904 'add' 'tmp274' <Predicate = true> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 905 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp277 = add i13 %mul_ln136_378_cast451, i13 %mul_ln136_413_cast452" [../src/harness.h:136]   --->   Operation 905 'add' 'tmp277' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp279 = add i11 %and_ln136_42_cast, i11 %sub_ln136_12_cast453" [../src/harness.h:136]   --->   Operation 906 'add' 'tmp279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 907 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp278 = add i11 %tmp279, i11 %sub_ln136_108" [../src/harness.h:136]   --->   Operation 907 'add' 'tmp278' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.82>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%shl_ln136_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln136_1, i2 0" [../src/harness.h:136]   --->   Operation 908 'bitconcatenate' 'shl_ln136_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln136_7 = zext i15 %shl_ln136_s" [../src/harness.h:136]   --->   Operation 909 'zext' 'zext_ln136_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%shl_ln136_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_17, i2 0" [../src/harness.h:136]   --->   Operation 910 'bitconcatenate' 'shl_ln136_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i14 %shl_ln136_3" [../src/harness.h:136]   --->   Operation 911 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_4 = muxlogic i15 %zext_ln136_18"   --->   Operation 912 'muxlogic' 'muxLogicI0_to_mul_ln136_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_4 = muxlogic i15 32727"   --->   Operation 913 'muxlogic' 'muxLogicI1_to_mul_ln136_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.92ns) (grouped into DSP with root node tmp130)   --->   "%mul_ln136_4 = mul i15 %zext_ln136_18, i15 32727" [../src/harness.h:136]   --->   Operation 914 'mul' 'mul_ln136_4' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln136_24 = zext i8 %tmp_55" [../src/harness.h:136]   --->   Operation 915 'zext' 'zext_ln136_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln136_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln136_8, i2 0" [../src/harness.h:136]   --->   Operation 916 'bitconcatenate' 'shl_ln136_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln136_27 = zext i15 %shl_ln136_8" [../src/harness.h:136]   --->   Operation 917 'zext' 'zext_ln136_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_9 = muxlogic i12 %zext_ln136_24"   --->   Operation 918 'muxlogic' 'muxLogicI0_to_mul_ln136_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_9 = muxlogic i12 13"   --->   Operation 919 'muxlogic' 'muxLogicI1_to_mul_ln136_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.92ns) (grouped into DSP with root node tmp105)   --->   "%mul_ln136_9 = mul i12 %zext_ln136_24, i12 13" [../src/harness.h:136]   --->   Operation 920 'mul' 'mul_ln136_9' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln136_28 = zext i8 %tmp_60" [../src/harness.h:136]   --->   Operation 921 'zext' 'zext_ln136_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_10 = muxlogic i14 %zext_ln136_28"   --->   Operation 922 'muxlogic' 'muxLogicI0_to_mul_ln136_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_10 = muxlogic i14 37"   --->   Operation 923 'muxlogic' 'muxLogicI1_to_mul_ln136_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.92ns) (grouped into DSP with root node tmp222)   --->   "%mul_ln136_10 = mul i14 %zext_ln136_28, i14 37" [../src/harness.h:136]   --->   Operation 924 'mul' 'mul_ln136_10' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln136_38 = zext i8 %tmp_72" [../src/harness.h:136]   --->   Operation 925 'zext' 'zext_ln136_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%shl_ln136_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_47, i2 0" [../src/harness.h:136]   --->   Operation 926 'bitconcatenate' 'shl_ln136_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln136_7 = sext i14 %shl_ln136_5" [../src/harness.h:136]   --->   Operation 927 'sext' 'sext_ln136_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln136_8 = sext i14 %shl_ln136_5" [../src/harness.h:136]   --->   Operation 928 'sext' 'sext_ln136_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_72, i5 0" [../src/harness.h:136]   --->   Operation 929 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln136_185 = zext i13 %tmp_77" [../src/harness.h:136]   --->   Operation 930 'zext' 'zext_ln136_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.77ns)   --->   "%sub_ln136_49 = sub i15 0, i15 %zext_ln136_185" [../src/harness.h:136]   --->   Operation 931 'sub' 'sub_ln136_49' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_50 = sub i15 %sub_ln136_49, i15 %zext_ln136_38" [../src/harness.h:136]   --->   Operation 932 'sub' 'sub_ln136_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%shl_ln136_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_51, i2 0" [../src/harness.h:136]   --->   Operation 933 'bitconcatenate' 'shl_ln136_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln136_9 = sext i14 %shl_ln136_10" [../src/harness.h:136]   --->   Operation 934 'sext' 'sext_ln136_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln136_10 = sext i14 %shl_ln136_10" [../src/harness.h:136]   --->   Operation 935 'sext' 'sext_ln136_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln136_55 = zext i12 %shl_ln136_11" [../src/harness.h:136]   --->   Operation 936 'zext' 'zext_ln136_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln136_56 = zext i12 %shl_ln136_11" [../src/harness.h:136]   --->   Operation 937 'zext' 'zext_ln136_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%shl_ln136_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_59, i2 0" [../src/harness.h:136]   --->   Operation 938 'bitconcatenate' 'shl_ln136_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln136_11 = sext i15 %shl_ln136_12" [../src/harness.h:136]   --->   Operation 939 'sext' 'sext_ln136_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_19 = muxlogic i12 %zext_ln136_59"   --->   Operation 940 'muxlogic' 'muxLogicI0_to_mul_ln136_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_19 = muxlogic i12 13"   --->   Operation 941 'muxlogic' 'muxLogicI1_to_mul_ln136_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.92ns) (grouped into DSP with root node tmp205)   --->   "%mul_ln136_19 = mul i12 %zext_ln136_59, i12 13" [../src/harness.h:136]   --->   Operation 942 'mul' 'mul_ln136_19' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_20 = muxlogic i14 %zext_ln136_63"   --->   Operation 943 'muxlogic' 'muxLogicI0_to_mul_ln136_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_20 = muxlogic i14 16365"   --->   Operation 944 'muxlogic' 'muxLogicI1_to_mul_ln136_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 945 [1/1] (0.92ns) (grouped into DSP with root node tmp119)   --->   "%mul_ln136_20 = mul i14 %zext_ln136_63, i14 16365" [../src/harness.h:136]   --->   Operation 945 'mul' 'mul_ln136_20' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%shl_ln136_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_68, i2 0" [../src/harness.h:136]   --->   Operation 946 'bitconcatenate' 'shl_ln136_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln136_14 = sext i15 %shl_ln136_14" [../src/harness.h:136]   --->   Operation 947 'sext' 'sext_ln136_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln136_15 = sext i15 %shl_ln136_14" [../src/harness.h:136]   --->   Operation 948 'sext' 'sext_ln136_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_24 = muxlogic i14 %zext_ln136_63"   --->   Operation 949 'muxlogic' 'muxLogicI0_to_mul_ln136_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_24 = muxlogic i14 35"   --->   Operation 950 'muxlogic' 'muxLogicI1_to_mul_ln136_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.92ns) (grouped into DSP with root node tmp244)   --->   "%mul_ln136_24 = mul i14 %zext_ln136_63, i14 35" [../src/harness.h:136]   --->   Operation 951 'mul' 'mul_ln136_24' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_25 = muxlogic i12 %zext_ln136_67"   --->   Operation 952 'muxlogic' 'muxLogicI0_to_mul_ln136_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_25 = muxlogic i12 13"   --->   Operation 953 'muxlogic' 'muxLogicI1_to_mul_ln136_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (0.92ns) (grouped into DSP with root node tmp131)   --->   "%mul_ln136_25 = mul i12 %zext_ln136_67, i12 13" [../src/harness.h:136]   --->   Operation 954 'mul' 'mul_ln136_25' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln136_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_78, i2 0" [../src/harness.h:136]   --->   Operation 955 'bitconcatenate' 'shl_ln136_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln136_16 = sext i14 %shl_ln136_15" [../src/harness.h:136]   --->   Operation 956 'sext' 'sext_ln136_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln136_17 = sext i14 %shl_ln136_15" [../src/harness.h:136]   --->   Operation 957 'sext' 'sext_ln136_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_96, i5 0" [../src/harness.h:136]   --->   Operation 958 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_96, i3 0" [../src/harness.h:136]   --->   Operation 959 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln136_207 = zext i11 %tmp_99" [../src/harness.h:136]   --->   Operation 960 'zext' 'zext_ln136_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (0.77ns)   --->   "%sub_ln136_80 = sub i13 %p_shl7, i13 %zext_ln136_207" [../src/harness.h:136]   --->   Operation 961 'sub' 'sub_ln136_80' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln136_210 = zext i11 %tmp_99" [../src/harness.h:136]   --->   Operation 962 'zext' 'zext_ln136_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.74ns)   --->   "%add_ln136_16 = add i12 %zext_ln136_210, i12 %zext_ln136_67" [../src/harness.h:136]   --->   Operation 963 'add' 'add_ln136_16' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln136_69 = zext i8 %tmp_100" [../src/harness.h:136]   --->   Operation 964 'zext' 'zext_ln136_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_27 = muxlogic i13 %zext_ln136_69"   --->   Operation 965 'muxlogic' 'muxLogicI0_to_mul_ln136_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_27 = muxlogic i13 21"   --->   Operation 966 'muxlogic' 'muxLogicI1_to_mul_ln136_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (0.92ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln136_27 = mul i13 %zext_ln136_69, i13 21" [../src/harness.h:136]   --->   Operation 967 'mul' 'mul_ln136_27' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_29 = muxlogic i13 %zext_ln136_69"   --->   Operation 968 'muxlogic' 'muxLogicI0_to_mul_ln136_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_29 = muxlogic i13 19"   --->   Operation 969 'muxlogic' 'muxLogicI1_to_mul_ln136_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (0.92ns) (grouped into DSP with root node tmp260)   --->   "%mul_ln136_29 = mul i13 %zext_ln136_69, i13 19" [../src/harness.h:136]   --->   Operation 970 'mul' 'mul_ln136_29' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_108, i5 0" [../src/harness.h:136]   --->   Operation 971 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln136_222 = zext i13 %tmp_109" [../src/harness.h:136]   --->   Operation 972 'zext' 'zext_ln136_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_108, i3 0" [../src/harness.h:136]   --->   Operation 973 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln136_223 = zext i11 %tmp_110" [../src/harness.h:136]   --->   Operation 974 'zext' 'zext_ln136_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.77ns)   --->   "%sub_ln136_93 = sub i14 %zext_ln136_223, i14 %zext_ln136_222" [../src/harness.h:136]   --->   Operation 975 'sub' 'sub_ln136_93' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln136_79 = zext i8 %tmp_112" [../src/harness.h:136]   --->   Operation 976 'zext' 'zext_ln136_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_112, i4 0" [../src/harness.h:136]   --->   Operation 977 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln136_226 = zext i12 %tmp_113" [../src/harness.h:136]   --->   Operation 978 'zext' 'zext_ln136_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.77ns)   --->   "%add_ln136_22 = add i13 %zext_ln136_226, i13 %zext_ln136_79" [../src/harness.h:136]   --->   Operation 979 'add' 'add_ln136_22' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_31 = muxlogic i13 %zext_ln136_79"   --->   Operation 980 'muxlogic' 'muxLogicI0_to_mul_ln136_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_31 = muxlogic i13 8181"   --->   Operation 981 'muxlogic' 'muxLogicI1_to_mul_ln136_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.92ns) (grouped into DSP with root node tmp120)   --->   "%mul_ln136_31 = mul i13 %zext_ln136_79, i13 8181" [../src/harness.h:136]   --->   Operation 982 'mul' 'mul_ln136_31' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_32 = muxlogic i13 %zext_ln136_79"   --->   Operation 983 'muxlogic' 'muxLogicI0_to_mul_ln136_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_32 = muxlogic i13 26"   --->   Operation 984 'muxlogic' 'muxLogicI1_to_mul_ln136_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.92ns) (grouped into DSP with root node tmp89)   --->   "%mul_ln136_32 = mul i13 %zext_ln136_79, i13 26" [../src/harness.h:136]   --->   Operation 985 'mul' 'mul_ln136_32' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 986 [1/1] (0.77ns)   --->   "%sub_ln136_102 = sub i13 0, i13 %zext_ln136_226" [../src/harness.h:136]   --->   Operation 986 'sub' 'sub_ln136_102' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln136_80 = zext i8 %tmp_116" [../src/harness.h:136]   --->   Operation 987 'zext' 'zext_ln136_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln136_82 = zext i8 %tmp_116" [../src/harness.h:136]   --->   Operation 988 'zext' 'zext_ln136_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.00ns)   --->   "%and_ln136_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_116, i3 0" [../src/harness.h:136]   --->   Operation 989 'bitconcatenate' 'and_ln136_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_116, i4 0" [../src/harness.h:136]   --->   Operation 990 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln136_230 = zext i10 %tmp_117" [../src/harness.h:136]   --->   Operation 991 'zext' 'zext_ln136_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.77ns)   --->   "%sub_ln136_103 = sub i12 %p_shl11, i12 %zext_ln136_230" [../src/harness.h:136]   --->   Operation 992 'sub' 'sub_ln136_103' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln136_231 = zext i12 %p_shl11" [../src/harness.h:136]   --->   Operation 993 'zext' 'zext_ln136_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_104 = sub i14 0, i14 %zext_ln136_231" [../src/harness.h:136]   --->   Operation 994 'sub' 'sub_ln136_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_116, i1 0" [../src/harness.h:136]   --->   Operation 995 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln136_232 = zext i9 %tmp_118" [../src/harness.h:136]   --->   Operation 996 'zext' 'zext_ln136_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_105 = sub i14 %sub_ln136_104, i14 %zext_ln136_232" [../src/harness.h:136]   --->   Operation 997 'sub' 'sub_ln136_105' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln136_233 = zext i11 %and_ln136_s" [../src/harness.h:136]   --->   Operation 998 'zext' 'zext_ln136_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (0.74ns)   --->   "%sub_ln136_106 = sub i12 %zext_ln136_82, i12 %zext_ln136_233" [../src/harness.h:136]   --->   Operation 999 'sub' 'sub_ln136_106' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1000 [1/1] (0.77ns)   --->   "%sub_ln136_107 = sub i12 %p_shl11, i12 %zext_ln136_82" [../src/harness.h:136]   --->   Operation 1000 'sub' 'sub_ln136_107' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_116, i5 0" [../src/harness.h:136]   --->   Operation 1001 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.77ns)   --->   "%sub_ln136_109 = sub i13 %p_shl12, i13 %zext_ln136_80" [../src/harness.h:136]   --->   Operation 1002 'sub' 'sub_ln136_109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln136_235 = zext i9 %tmp_118" [../src/harness.h:136]   --->   Operation 1003 'zext' 'zext_ln136_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1004 [1/1] (0.77ns)   --->   "%sub_ln136_110 = sub i13 %p_shl12, i13 %zext_ln136_235" [../src/harness.h:136]   --->   Operation 1004 'sub' 'sub_ln136_110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%shl_ln136_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_111, i2 0" [../src/harness.h:136]   --->   Operation 1005 'bitconcatenate' 'shl_ln136_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln136_18 = sext i14 %shl_ln136_16" [../src/harness.h:136]   --->   Operation 1006 'sext' 'sext_ln136_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln136_19 = sext i14 %shl_ln136_16" [../src/harness.h:136]   --->   Operation 1007 'sext' 'sext_ln136_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.74ns)   --->   "%sub_ln136_116 = sub i12 0, i12 %zext_ln136_236" [../src/harness.h:136]   --->   Operation 1008 'sub' 'sub_ln136_116' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln136_91 = zext i8 %tmp_123" [../src/harness.h:136]   --->   Operation 1009 'zext' 'zext_ln136_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln136_93 = zext i8 %tmp_123" [../src/harness.h:136]   --->   Operation 1010 'zext' 'zext_ln136_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_34 = muxlogic i12 %zext_ln136_93"   --->   Operation 1011 'muxlogic' 'muxLogicI0_to_mul_ln136_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_34 = muxlogic i12 11"   --->   Operation 1012 'muxlogic' 'muxLogicI1_to_mul_ln136_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.92ns) (grouped into DSP with root node tmp81)   --->   "%mul_ln136_34 = mul i12 %zext_ln136_93, i12 11" [../src/harness.h:136]   --->   Operation 1013 'mul' 'mul_ln136_34' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_36 = muxlogic i15 %zext_ln136_91"   --->   Operation 1014 'muxlogic' 'muxLogicI0_to_mul_ln136_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_36 = muxlogic i15 32724"   --->   Operation 1015 'muxlogic' 'muxLogicI1_to_mul_ln136_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.92ns) (grouped into DSP with root node tmp163)   --->   "%mul_ln136_36 = mul i15 %zext_ln136_91, i15 32724" [../src/harness.h:136]   --->   Operation 1016 'mul' 'mul_ln136_36' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_123, i3 0" [../src/harness.h:136]   --->   Operation 1017 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln136_246 = zext i11 %tmp_126" [../src/harness.h:136]   --->   Operation 1018 'zext' 'zext_ln136_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_122 = sub i13 0, i13 %zext_ln136_246" [../src/harness.h:136]   --->   Operation 1019 'sub' 'sub_ln136_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1020 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_123 = sub i13 %sub_ln136_122, i13 %zext_ln136_245" [../src/harness.h:136]   --->   Operation 1020 'sub' 'sub_ln136_123' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1021 [1/1] (0.00ns)   --->   "%shl_ln136_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_123, i2 0" [../src/harness.h:136]   --->   Operation 1021 'bitconcatenate' 'shl_ln136_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln136_20 = sext i15 %shl_ln136_17" [../src/harness.h:136]   --->   Operation 1022 'sext' 'sext_ln136_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_37 = muxlogic i15 %zext_ln136_91"   --->   Operation 1023 'muxlogic' 'muxLogicI0_to_mul_ln136_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_37 = muxlogic i15 103"   --->   Operation 1024 'muxlogic' 'muxLogicI1_to_mul_ln136_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%mul_ln136_37 = mul i15 %zext_ln136_91, i15 103" [../src/harness.h:136]   --->   Operation 1025 'mul' 'mul_ln136_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP58_DotProduct">   --->   Core 128 'DSP58_DotProduct' <Latency = 0> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : '' 'add' 'sub' 'mul'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln136_248 = zext i11 %tmp_126" [../src/harness.h:136]   --->   Operation 1026 'zext' 'zext_ln136_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (0.74ns)   --->   "%add_ln136_26 = add i12 %zext_ln136_248, i12 %zext_ln136_93" [../src/harness.h:136]   --->   Operation 1027 'add' 'add_ln136_26' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln136_96 = zext i8 %tmp_127" [../src/harness.h:136]   --->   Operation 1028 'zext' 'zext_ln136_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln136_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_126, i2 0" [../src/harness.h:136]   --->   Operation 1029 'bitconcatenate' 'shl_ln136_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln136_21 = sext i12 %shl_ln136_18" [../src/harness.h:136]   --->   Operation 1030 'sext' 'sext_ln136_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln136_22 = sext i12 %shl_ln136_18" [../src/harness.h:136]   --->   Operation 1031 'sext' 'sext_ln136_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_127, i5 0" [../src/harness.h:136]   --->   Operation 1032 'bitconcatenate' 'p_shl15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_127, i3 0" [../src/harness.h:136]   --->   Operation 1033 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln136_251 = zext i11 %tmp_129" [../src/harness.h:136]   --->   Operation 1034 'zext' 'zext_ln136_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (0.77ns)   --->   "%sub_ln136_127 = sub i13 %p_shl15, i13 %zext_ln136_251" [../src/harness.h:136]   --->   Operation 1035 'sub' 'sub_ln136_127' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%shl_ln136_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln136_39, i2 0" [../src/harness.h:136]   --->   Operation 1036 'bitconcatenate' 'shl_ln136_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln136_99 = zext i14 %shl_ln136_19" [../src/harness.h:136]   --->   Operation 1037 'zext' 'zext_ln136_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_127, i4 0" [../src/harness.h:136]   --->   Operation 1038 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln136_252 = zext i12 %tmp_130" [../src/harness.h:136]   --->   Operation 1039 'zext' 'zext_ln136_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.77ns)   --->   "%add_ln136_27 = add i13 %zext_ln136_252, i13 %zext_ln136_96" [../src/harness.h:136]   --->   Operation 1040 'add' 'add_ln136_27' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_42 = muxlogic i14 %zext_ln136_101"   --->   Operation 1041 'muxlogic' 'muxLogicI0_to_mul_ln136_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_42 = muxlogic i14 59"   --->   Operation 1042 'muxlogic' 'muxLogicI1_to_mul_ln136_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.92ns) (grouped into DSP with root node tmp198)   --->   "%mul_ln136_42 = mul i14 %zext_ln136_101, i14 59" [../src/harness.h:136]   --->   Operation 1043 'mul' 'mul_ln136_42' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln136_103 = zext i8 %tmp_135" [../src/harness.h:136]   --->   Operation 1044 'zext' 'zext_ln136_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln136_104 = zext i8 %tmp_135" [../src/harness.h:136]   --->   Operation 1045 'zext' 'zext_ln136_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln136_112 = zext i8 %tmp_135" [../src/harness.h:136]   --->   Operation 1046 'zext' 'zext_ln136_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_135, i7 0" [../src/harness.h:136]   --->   Operation 1047 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_135, i3 0" [../src/harness.h:136]   --->   Operation 1048 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln136_257 = zext i11 %tmp_136" [../src/harness.h:136]   --->   Operation 1049 'zext' 'zext_ln136_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1050 [1/1] (0.74ns)   --->   "%sub_ln136_135 = sub i12 %zext_ln136_104, i12 %zext_ln136_257" [../src/harness.h:136]   --->   Operation 1050 'sub' 'sub_ln136_135' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_135, i4 0" [../src/harness.h:136]   --->   Operation 1051 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln136_258 = zext i12 %tmp_137" [../src/harness.h:136]   --->   Operation 1052 'zext' 'zext_ln136_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.77ns)   --->   "%sub_ln136_136 = sub i13 0, i13 %zext_ln136_258" [../src/harness.h:136]   --->   Operation 1053 'sub' 'sub_ln136_136' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln136_259 = zext i15 %p_shl17" [../src/harness.h:136]   --->   Operation 1054 'zext' 'zext_ln136_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (0.78ns)   --->   "%sub_ln136_137 = sub i16 %zext_ln136_103, i16 %zext_ln136_259" [../src/harness.h:136]   --->   Operation 1055 'sub' 'sub_ln136_137' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln136_117 = zext i8 %tmp_138" [../src/harness.h:136]   --->   Operation 1056 'zext' 'zext_ln136_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_45 = muxlogic i12 %zext_ln136_117"   --->   Operation 1057 'muxlogic' 'muxLogicI0_to_mul_ln136_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_45 = muxlogic i12 11"   --->   Operation 1058 'muxlogic' 'muxLogicI1_to_mul_ln136_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (0.92ns) (grouped into DSP with root node tmp82)   --->   "%mul_ln136_45 = mul i12 %zext_ln136_117, i12 11" [../src/harness.h:136]   --->   Operation 1059 'mul' 'mul_ln136_45' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_139 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_138, i2 0" [../src/harness.h:136]   --->   Operation 1060 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln136_261 = zext i10 %tmp_139" [../src/harness.h:136]   --->   Operation 1061 'zext' 'zext_ln136_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_139 = sub i11 %zext_ln136_116, i11 %zext_ln136_261" [../src/harness.h:136]   --->   Operation 1062 'sub' 'sub_ln136_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_138, i5 0" [../src/harness.h:136]   --->   Operation 1063 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln136_263 = zext i10 %tmp_139" [../src/harness.h:136]   --->   Operation 1064 'zext' 'zext_ln136_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (0.77ns)   --->   "%sub_ln136_142 = sub i13 %p_shl19, i13 %zext_ln136_263" [../src/harness.h:136]   --->   Operation 1065 'sub' 'sub_ln136_142' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.00ns)   --->   "%and_ln136_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_138, i1 0" [../src/harness.h:136]   --->   Operation 1066 'bitconcatenate' 'and_ln136_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln136_108 = zext i13 %shl_ln136_21" [../src/harness.h:136]   --->   Operation 1067 'zext' 'zext_ln136_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln136_119 = zext i8 %tmp_141" [../src/harness.h:136]   --->   Operation 1068 'zext' 'zext_ln136_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln136_125 = zext i8 %tmp_141" [../src/harness.h:136]   --->   Operation 1069 'zext' 'zext_ln136_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_144 = sub i12 0, i12 %zext_ln136_264" [../src/harness.h:136]   --->   Operation 1070 'sub' 'sub_ln136_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1071 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_145 = sub i12 %sub_ln136_144, i12 %zext_ln136_125" [../src/harness.h:136]   --->   Operation 1071 'sub' 'sub_ln136_145' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_141, i7 0" [../src/harness.h:136]   --->   Operation 1072 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln136_270 = zext i15 %tmp_145" [../src/harness.h:136]   --->   Operation 1073 'zext' 'zext_ln136_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1074 [1/1] (0.78ns)   --->   "%sub_ln136_150 = sub i16 %zext_ln136_119, i16 %zext_ln136_270" [../src/harness.h:136]   --->   Operation 1074 'sub' 'sub_ln136_150' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln136_271 = zext i9 %tmp_144" [../src/harness.h:136]   --->   Operation 1075 'zext' 'zext_ln136_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln136_111 = zext i10 %and_ln136_3" [../src/harness.h:136]   --->   Operation 1076 'zext' 'zext_ln136_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln136_129 = zext i8 %tmp_146" [../src/harness.h:136]   --->   Operation 1077 'zext' 'zext_ln136_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1078 [1/1] (0.00ns)   --->   "%p_shl21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_146, i4 0" [../src/harness.h:136]   --->   Operation 1078 'bitconcatenate' 'p_shl21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln136_272 = zext i10 %and_ln136_3" [../src/harness.h:136]   --->   Operation 1079 'zext' 'zext_ln136_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1080 [1/1] (0.77ns)   --->   "%sub_ln136_152 = sub i12 %p_shl21, i12 %zext_ln136_272" [../src/harness.h:136]   --->   Operation 1080 'sub' 'sub_ln136_152' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_47 = muxlogic i15 %zext_ln136_129"   --->   Operation 1081 'muxlogic' 'muxLogicI0_to_mul_ln136_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_47 = muxlogic i15 32733"   --->   Operation 1082 'muxlogic' 'muxLogicI1_to_mul_ln136_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1083 [1/1] (1.47ns)   --->   "%mul_ln136_47 = mul i15 %zext_ln136_129, i15 32733" [../src/harness.h:136]   --->   Operation 1083 'mul' 'mul_ln136_47' <Predicate = true> <Delay = 1.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_146, i3 0" [../src/harness.h:136]   --->   Operation 1084 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln136_274 = zext i11 %tmp_147" [../src/harness.h:136]   --->   Operation 1085 'zext' 'zext_ln136_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_146, i1 0" [../src/harness.h:136]   --->   Operation 1086 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln136_275 = zext i9 %tmp_148" [../src/harness.h:136]   --->   Operation 1087 'zext' 'zext_ln136_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_154 = sub i12 %zext_ln136_275, i12 %zext_ln136_274" [../src/harness.h:136]   --->   Operation 1088 'sub' 'sub_ln136_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1089 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_48 = muxlogic i15 %zext_ln136_129"   --->   Operation 1089 'muxlogic' 'muxLogicI0_to_mul_ln136_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1090 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_48 = muxlogic i15 119"   --->   Operation 1090 'muxlogic' 'muxLogicI1_to_mul_ln136_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1091 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%mul_ln136_48 = mul i15 %zext_ln136_129, i15 119" [../src/harness.h:136]   --->   Operation 1091 'mul' 'mul_ln136_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP58_DotProduct">   --->   Core 128 'DSP58_DotProduct' <Latency = 0> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : '' 'add' 'sub' 'mul'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln136_276 = zext i12 %p_shl21" [../src/harness.h:136]   --->   Operation 1092 'zext' 'zext_ln136_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln136_277 = zext i9 %tmp_148" [../src/harness.h:136]   --->   Operation 1093 'zext' 'zext_ln136_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1094 [1/1] (0.77ns)   --->   "%sub_ln136_155 = sub i13 %zext_ln136_277, i13 %zext_ln136_276" [../src/harness.h:136]   --->   Operation 1094 'sub' 'sub_ln136_155' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln136_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln136_30, i2 0" [../src/harness.h:136]   --->   Operation 1095 'bitconcatenate' 'shl_ln136_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln136_113 = zext i14 %shl_ln136_22" [../src/harness.h:136]   --->   Operation 1096 'zext' 'zext_ln136_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln136_140 = zext i8 %tmp_154" [../src/harness.h:136]   --->   Operation 1097 'zext' 'zext_ln136_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln136_142 = zext i8 %tmp_154" [../src/harness.h:136]   --->   Operation 1098 'zext' 'zext_ln136_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln136_143 = zext i8 %tmp_154" [../src/harness.h:136]   --->   Operation 1099 'zext' 'zext_ln136_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_154, i3 0" [../src/harness.h:136]   --->   Operation 1100 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln136_283 = zext i11 %tmp_155" [../src/harness.h:136]   --->   Operation 1101 'zext' 'zext_ln136_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1102 [1/1] (0.74ns)   --->   "%add_ln136_32 = add i12 %zext_ln136_283, i12 %zext_ln136_143" [../src/harness.h:136]   --->   Operation 1102 'add' 'add_ln136_32' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_154, i4 0" [../src/harness.h:136]   --->   Operation 1103 'bitconcatenate' 'p_shl23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln136_284 = zext i10 %tmp_156" [../src/harness.h:136]   --->   Operation 1104 'zext' 'zext_ln136_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1105 [1/1] (0.77ns)   --->   "%sub_ln136_160 = sub i12 %p_shl23, i12 %zext_ln136_284" [../src/harness.h:136]   --->   Operation 1105 'sub' 'sub_ln136_160' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln136_285 = zext i12 %p_shl23" [../src/harness.h:136]   --->   Operation 1106 'zext' 'zext_ln136_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln136_286 = zext i10 %tmp_156" [../src/harness.h:136]   --->   Operation 1107 'zext' 'zext_ln136_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1108 [1/1] (0.77ns)   --->   "%sub_ln136_161 = sub i13 %zext_ln136_286, i13 %zext_ln136_285" [../src/harness.h:136]   --->   Operation 1108 'sub' 'sub_ln136_161' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1109 [1/1] (0.74ns)   --->   "%sub_ln136_162 = sub i11 %tmp_155, i11 %zext_ln136_141" [../src/harness.h:136]   --->   Operation 1109 'sub' 'sub_ln136_162' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%shl_ln136_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_163, i2 0" [../src/harness.h:136]   --->   Operation 1110 'bitconcatenate' 'shl_ln136_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln136_23 = sext i13 %shl_ln136_23" [../src/harness.h:136]   --->   Operation 1111 'sext' 'sext_ln136_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln136_24 = sext i13 %shl_ln136_23" [../src/harness.h:136]   --->   Operation 1112 'sext' 'sext_ln136_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_51 = muxlogic i15 %zext_ln136_140"   --->   Operation 1113 'muxlogic' 'muxLogicI0_to_mul_ln136_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_51 = muxlogic i15 97"   --->   Operation 1114 'muxlogic' 'muxLogicI1_to_mul_ln136_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%mul_ln136_51 = mul i15 %zext_ln136_140, i15 97" [../src/harness.h:136]   --->   Operation 1115 'mul' 'mul_ln136_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP58_DotProduct">   --->   Core 128 'DSP58_DotProduct' <Latency = 0> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : '' 'add' 'sub' 'mul'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln136_288 = zext i11 %tmp_155" [../src/harness.h:136]   --->   Operation 1116 'zext' 'zext_ln136_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_165 = sub i13 0, i13 %zext_ln136_288" [../src/harness.h:136]   --->   Operation 1117 'sub' 'sub_ln136_165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1118 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_166 = sub i13 %sub_ln136_165, i13 %zext_ln136_142" [../src/harness.h:136]   --->   Operation 1118 'sub' 'sub_ln136_166' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln136_144 = zext i8 %tmp_157" [../src/harness.h:136]   --->   Operation 1119 'zext' 'zext_ln136_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1120 [1/1] (0.00ns)   --->   "%p_shl24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_157, i4 0" [../src/harness.h:136]   --->   Operation 1120 'bitconcatenate' 'p_shl24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_158 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_157, i2 0" [../src/harness.h:136]   --->   Operation 1121 'bitconcatenate' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln136_289 = zext i10 %tmp_158" [../src/harness.h:136]   --->   Operation 1122 'zext' 'zext_ln136_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.77ns)   --->   "%sub_ln136_167 = sub i12 %p_shl24, i12 %zext_ln136_289" [../src/harness.h:136]   --->   Operation 1123 'sub' 'sub_ln136_167' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_54 = muxlogic i14 %zext_ln136_144"   --->   Operation 1124 'muxlogic' 'muxLogicI0_to_mul_ln136_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_54 = muxlogic i14 16361"   --->   Operation 1125 'muxlogic' 'muxLogicI1_to_mul_ln136_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.92ns) (grouped into DSP with root node tmp172)   --->   "%mul_ln136_54 = mul i14 %zext_ln136_144, i14 16361" [../src/harness.h:136]   --->   Operation 1126 'mul' 'mul_ln136_54' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln136_290 = zext i12 %p_shl24" [../src/harness.h:136]   --->   Operation 1127 'zext' 'zext_ln136_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_159 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_157, i1 0" [../src/harness.h:136]   --->   Operation 1128 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln136_291 = zext i9 %tmp_159" [../src/harness.h:136]   --->   Operation 1129 'zext' 'zext_ln136_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.77ns)   --->   "%add_ln136_34 = add i13 %zext_ln136_290, i13 %zext_ln136_291" [../src/harness.h:136]   --->   Operation 1130 'add' 'add_ln136_34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_55 = muxlogic i14 %zext_ln136_144"   --->   Operation 1131 'muxlogic' 'muxLogicI0_to_mul_ln136_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_55 = muxlogic i14 35"   --->   Operation 1132 'muxlogic' 'muxLogicI1_to_mul_ln136_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1133 [1/1] (0.92ns) (grouped into DSP with root node tmp113)   --->   "%mul_ln136_55 = mul i14 %zext_ln136_144, i14 35" [../src/harness.h:136]   --->   Operation 1133 'mul' 'mul_ln136_55' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln136_147 = zext i8 %tmp_160" [../src/harness.h:136]   --->   Operation 1134 'zext' 'zext_ln136_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln136_150 = zext i8 %tmp_160" [../src/harness.h:136]   --->   Operation 1135 'zext' 'zext_ln136_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_161 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_160, i3 0" [../src/harness.h:136]   --->   Operation 1136 'bitconcatenate' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln136_292 = zext i11 %tmp_161" [../src/harness.h:136]   --->   Operation 1137 'zext' 'zext_ln136_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_162 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_160, i1 0" [../src/harness.h:136]   --->   Operation 1138 'bitconcatenate' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln136_293 = zext i9 %tmp_162" [../src/harness.h:136]   --->   Operation 1139 'zext' 'zext_ln136_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1140 [1/1] (0.74ns)   --->   "%sub_ln136_168 = sub i12 %zext_ln136_293, i12 %zext_ln136_292" [../src/harness.h:136]   --->   Operation 1140 'sub' 'sub_ln136_168' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_57 = muxlogic i12 %zext_ln136_150"   --->   Operation 1141 'muxlogic' 'muxLogicI0_to_mul_ln136_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_57 = muxlogic i12 13"   --->   Operation 1142 'muxlogic' 'muxLogicI1_to_mul_ln136_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (0.92ns) (grouped into DSP with root node tmp158)   --->   "%mul_ln136_57 = mul i12 %zext_ln136_150, i12 13" [../src/harness.h:136]   --->   Operation 1143 'mul' 'mul_ln136_57' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1144 [1/1] (0.74ns)   --->   "%add_ln136_35 = add i12 %zext_ln136_292, i12 %zext_ln136_293" [../src/harness.h:136]   --->   Operation 1144 'add' 'add_ln136_35' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%and_ln136_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_160, i2 0" [../src/harness.h:136]   --->   Operation 1145 'bitconcatenate' 'and_ln136_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_59 = muxlogic i15 %zext_ln136_147"   --->   Operation 1146 'muxlogic' 'muxLogicI0_to_mul_ln136_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_59 = muxlogic i15 32731"   --->   Operation 1147 'muxlogic' 'muxLogicI1_to_mul_ln136_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (1.47ns)   --->   "%mul_ln136_59 = mul i15 %zext_ln136_147, i15 32731" [../src/harness.h:136]   --->   Operation 1148 'mul' 'mul_ln136_59' <Predicate = true> <Delay = 1.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%p_shl25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_160, i4 0" [../src/harness.h:136]   --->   Operation 1149 'bitconcatenate' 'p_shl25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.77ns)   --->   "%sub_ln136_169 = sub i12 %p_shl25, i12 %zext_ln136_293" [../src/harness.h:136]   --->   Operation 1150 'sub' 'sub_ln136_169' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln136_152 = zext i8 %tmp_163" [../src/harness.h:136]   --->   Operation 1151 'zext' 'zext_ln136_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln136_153 = zext i8 %tmp_163" [../src/harness.h:136]   --->   Operation 1152 'zext' 'zext_ln136_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_164 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_163, i3 0" [../src/harness.h:136]   --->   Operation 1153 'bitconcatenate' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln136_294 = zext i11 %tmp_164" [../src/harness.h:136]   --->   Operation 1154 'zext' 'zext_ln136_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_165 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_163, i1 0" [../src/harness.h:136]   --->   Operation 1155 'bitconcatenate' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln136_295 = zext i9 %tmp_165" [../src/harness.h:136]   --->   Operation 1156 'zext' 'zext_ln136_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1157 [1/1] (0.74ns)   --->   "%sub_ln136_170 = sub i12 %zext_ln136_295, i12 %zext_ln136_294" [../src/harness.h:136]   --->   Operation 1157 'sub' 'sub_ln136_170' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%shl_ln136_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_170, i2 0" [../src/harness.h:136]   --->   Operation 1158 'bitconcatenate' 'shl_ln136_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln136_27 = sext i14 %shl_ln136_25" [../src/harness.h:136]   --->   Operation 1159 'sext' 'sext_ln136_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1160 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_61 = muxlogic i14 %zext_ln136_153"   --->   Operation 1160 'muxlogic' 'muxLogicI0_to_mul_ln136_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_61 = muxlogic i14 16357"   --->   Operation 1161 'muxlogic' 'muxLogicI1_to_mul_ln136_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (0.92ns) (grouped into DSP with root node tmp175)   --->   "%mul_ln136_61 = mul i14 %zext_ln136_153, i14 16357" [../src/harness.h:136]   --->   Operation 1162 'mul' 'mul_ln136_61' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln136_296 = zext i9 %tmp_165" [../src/harness.h:136]   --->   Operation 1163 'zext' 'zext_ln136_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.74ns)   --->   "%sub_ln136_171 = sub i11 %tmp_164, i11 %zext_ln136_296" [../src/harness.h:136]   --->   Operation 1164 'sub' 'sub_ln136_171' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln136_297 = zext i11 %tmp_164" [../src/harness.h:136]   --->   Operation 1165 'zext' 'zext_ln136_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (0.74ns)   --->   "%sub_ln136_173 = sub i13 0, i13 %zext_ln136_297" [../src/harness.h:136]   --->   Operation 1166 'sub' 'sub_ln136_173' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_174 = sub i13 %sub_ln136_173, i13 %zext_ln136_152" [../src/harness.h:136]   --->   Operation 1167 'sub' 'sub_ln136_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln136_156 = zext i8 %tmp_166" [../src/harness.h:136]   --->   Operation 1168 'zext' 'zext_ln136_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln136_161 = zext i8 %tmp_166" [../src/harness.h:136]   --->   Operation 1169 'zext' 'zext_ln136_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_167 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_166, i2 0" [../src/harness.h:136]   --->   Operation 1170 'bitconcatenate' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln136_299 = zext i10 %tmp_167" [../src/harness.h:136]   --->   Operation 1171 'zext' 'zext_ln136_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.71ns)   --->   "%sub_ln136_176 = sub i11 0, i11 %zext_ln136_299" [../src/harness.h:136]   --->   Operation 1172 'sub' 'sub_ln136_176' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%p_shl27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_166, i6 0" [../src/harness.h:136]   --->   Operation 1173 'bitconcatenate' 'p_shl27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln136_300 = zext i9 %tmp_168" [../src/harness.h:136]   --->   Operation 1174 'zext' 'zext_ln136_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1175 [1/1] (0.78ns)   --->   "%sub_ln136_177 = sub i14 %p_shl27, i14 %zext_ln136_300" [../src/harness.h:136]   --->   Operation 1175 'sub' 'sub_ln136_177' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%p_shl28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_166, i3 0" [../src/harness.h:136]   --->   Operation 1176 'bitconcatenate' 'p_shl28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (0.74ns)   --->   "%sub_ln136_179 = sub i11 %p_shl28, i11 %zext_ln136_161" [../src/harness.h:136]   --->   Operation 1177 'sub' 'sub_ln136_179' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1178 [1/1] (0.00ns)   --->   "%p_shl30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_166, i7 0" [../src/harness.h:136]   --->   Operation 1178 'bitconcatenate' 'p_shl30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (0.78ns)   --->   "%sub_ln136_182 = sub i15 %p_shl30, i15 %zext_ln136_156" [../src/harness.h:136]   --->   Operation 1179 'sub' 'sub_ln136_182' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln136_304 = zext i14 %p_shl27" [../src/harness.h:136]   --->   Operation 1180 'zext' 'zext_ln136_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (0.78ns)   --->   "%add_ln136_36 = add i15 %zext_ln136_304, i15 %zext_ln136_156" [../src/harness.h:136]   --->   Operation 1181 'add' 'add_ln136_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%shl_ln136_29 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln136_36, i2 0" [../src/harness.h:136]   --->   Operation 1182 'bitconcatenate' 'shl_ln136_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln136_122 = zext i17 %shl_ln136_29" [../src/harness.h:136]   --->   Operation 1183 'zext' 'zext_ln136_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (0.71ns)   --->   "%add_ln136_37 = add i11 %zext_ln136_299, i11 %zext_ln136_161" [../src/harness.h:136]   --->   Operation 1184 'add' 'add_ln136_37' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln136_305 = zext i11 %p_shl28" [../src/harness.h:136]   --->   Operation 1185 'zext' 'zext_ln136_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (0.74ns)   --->   "%sub_ln136_183 = sub i13 0, i13 %zext_ln136_305" [../src/harness.h:136]   --->   Operation 1186 'sub' 'sub_ln136_183' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln136_164 = zext i8 %tmp_169" [../src/harness.h:136]   --->   Operation 1187 'zext' 'zext_ln136_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_171 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_169, i3 0" [../src/harness.h:136]   --->   Operation 1188 'bitconcatenate' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln136_307 = zext i11 %tmp_171" [../src/harness.h:136]   --->   Operation 1189 'zext' 'zext_ln136_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_172 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_169, i1 0" [../src/harness.h:136]   --->   Operation 1190 'bitconcatenate' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln136_308 = zext i9 %tmp_172" [../src/harness.h:136]   --->   Operation 1191 'zext' 'zext_ln136_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.74ns)   --->   "%sub_ln136_185 = sub i12 %zext_ln136_308, i12 %zext_ln136_307" [../src/harness.h:136]   --->   Operation 1192 'sub' 'sub_ln136_185' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%shl_ln136_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_185, i2 0" [../src/harness.h:136]   --->   Operation 1193 'bitconcatenate' 'shl_ln136_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln136_31 = sext i14 %shl_ln136_31" [../src/harness.h:136]   --->   Operation 1194 'sext' 'sext_ln136_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_63 = muxlogic i15 %zext_ln136_164"   --->   Operation 1195 'muxlogic' 'muxLogicI0_to_mul_ln136_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_63 = muxlogic i15 91"   --->   Operation 1196 'muxlogic' 'muxLogicI1_to_mul_ln136_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1197 [1/1] (1.58ns)   --->   "%mul_ln136_63 = mul i15 %zext_ln136_164, i15 91" [../src/harness.h:136]   --->   Operation 1197 'mul' 'mul_ln136_63' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln136_310 = zext i11 %tmp_171" [../src/harness.h:136]   --->   Operation 1198 'zext' 'zext_ln136_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_188 = sub i13 0, i13 %zext_ln136_310" [../src/harness.h:136]   --->   Operation 1199 'sub' 'sub_ln136_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln136_311 = zext i9 %tmp_172" [../src/harness.h:136]   --->   Operation 1200 'zext' 'zext_ln136_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%sub_ln136_189 = sub i13 %sub_ln136_188, i13 %zext_ln136_311" [../src/harness.h:136]   --->   Operation 1201 'sub' 'sub_ln136_189' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln136_312 = zext i9 %tmp_172" [../src/harness.h:136]   --->   Operation 1202 'zext' 'zext_ln136_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1203 [1/1] (0.69ns)   --->   "%sub_ln136_190 = sub i10 0, i10 %zext_ln136_312" [../src/harness.h:136]   --->   Operation 1203 'sub' 'sub_ln136_190' <Predicate = true> <Delay = 0.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1204 [1/1] (0.00ns)   --->   "%shl_ln136_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sub_ln136_190, i2 0" [../src/harness.h:136]   --->   Operation 1204 'bitconcatenate' 'shl_ln136_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln136_35 = sext i12 %shl_ln136_35" [../src/harness.h:136]   --->   Operation 1205 'sext' 'sext_ln136_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%p_cast194 = sext i14 %empty_73" [../src/harness.h:136]   --->   Operation 1206 'sext' 'p_cast194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%mul_ln136_400_cast = sext i14 %sub_ln136_105" [../src/harness.h:136]   --->   Operation 1207 'sext' 'mul_ln136_400_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp66 = add i15 %p_cast194, i15 %mul_ln136_400_cast" [../src/harness.h:136]   --->   Operation 1208 'add' 'tmp66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp67_cast = sext i13 %tmp67" [../src/harness.h:136]   --->   Operation 1209 'sext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1210 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_74 = add i15 %tmp67_cast, i15 %tmp66" [../src/harness.h:136]   --->   Operation 1210 'add' 'empty_74' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%mul_ln136_480_cast299 = zext i11 %sub_ln136_162" [../src/harness.h:136]   --->   Operation 1211 'zext' 'mul_ln136_480_cast299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%tmp71 = add i12 %sub_ln136_154, i12 %mul_ln136_480_cast299" [../src/harness.h:136]   --->   Operation 1212 'add' 'tmp71' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1213 [1/1] (0.77ns)   --->   "%add_ln147 = add i13 %zext_ln136_81, i13 8064" [../src/harness.h:147]   --->   Operation 1213 'add' 'add_ln147' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i13 %add_ln147" [../src/harness.h:147]   --->   Operation 1214 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (0.78ns)   --->   "%add_ln147_1 = add i16 %sext_ln136_11, i16 %sext_ln147" [../src/harness.h:147]   --->   Operation 1215 'add' 'add_ln147_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1216 [1/1] (0.78ns)   --->   "%add_ln147_2 = add i16 %sext_ln136_15, i16 %sext_ln136_17" [../src/harness.h:147]   --->   Operation 1216 'add' 'add_ln147_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%p_cast196 = sext i14 %empty_75" [../src/harness.h:136]   --->   Operation 1217 'sext' 'p_cast196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.00ns)   --->   "%mul_ln136_344_cast304 = sext i12 %sub_ln136_61" [../src/harness.h:136]   --->   Operation 1218 'sext' 'mul_ln136_344_cast304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%mul_ln136_391_cast305 = zext i13 %add_ln136_22" [../src/harness.h:136]   --->   Operation 1219 'zext' 'mul_ln136_391_cast305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp75_cast = sext i13 %tmp75" [../src/harness.h:136]   --->   Operation 1220 'sext' 'tmp75_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp74 = add i15 %tmp75_cast, i15 %p_cast196" [../src/harness.h:136]   --->   Operation 1221 'add' 'tmp74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1222 [1/1] (0.77ns)   --->   "%tmp76 = add i13 %tmp77, i13 %mul_ln136_344_cast304" [../src/harness.h:136]   --->   Operation 1222 'add' 'tmp76' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp76_cast = sext i13 %tmp76" [../src/harness.h:136]   --->   Operation 1223 'sext' 'tmp76_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1224 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_76 = add i15 %tmp76_cast, i15 %tmp74" [../src/harness.h:136]   --->   Operation 1224 'add' 'empty_76' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1225 [1/1] (0.00ns)   --->   "%and_ln136_47_cast = zext i11 %and_ln136_s" [../src/harness.h:136]   --->   Operation 1225 'zext' 'and_ln136_47_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1226 [1/1] (0.00ns) (grouped into DSP with root node tmp81)   --->   "%mul_ln136_415_cast307 = zext i12 %mul_ln136_34" [../src/harness.h:136]   --->   Operation 1226 'zext' 'mul_ln136_415_cast307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [1/1] (0.00ns)   --->   "%mul_ln136_434_cast308 = zext i12 %add_ln136_28" [../src/harness.h:136]   --->   Operation 1227 'zext' 'mul_ln136_434_cast308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1228 [1/1] (0.00ns) (grouped into DSP with root node tmp82)   --->   "%mul_ln136_449_cast309 = zext i12 %mul_ln136_45" [../src/harness.h:136]   --->   Operation 1228 'zext' 'mul_ln136_449_cast309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%mul_ln136_455_cast306 = sext i12 %sub_ln136_145" [../src/harness.h:136]   --->   Operation 1229 'sext' 'mul_ln136_455_cast306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.77ns)   --->   "%tmp79 = add i14 %mul_ln136_391_cast305, i14 %mul_ln136_455_cast306" [../src/harness.h:136]   --->   Operation 1230 'add' 'tmp79' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1231 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp81 = add i13 %mul_ln136_415_cast307, i13 %mul_ln136_434_cast308" [../src/harness.h:136]   --->   Operation 1231 'add' 'tmp81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp81_cast = zext i13 %tmp81" [../src/harness.h:136]   --->   Operation 1232 'zext' 'tmp81_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp82 = add i13 %mul_ln136_449_cast309, i13 %and_ln136_47_cast" [../src/harness.h:136]   --->   Operation 1233 'add' 'tmp82' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp82_cast = zext i13 %tmp82" [../src/harness.h:136]   --->   Operation 1234 'zext' 'tmp82_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (0.77ns)   --->   "%tmp80 = add i14 %tmp82_cast, i14 %tmp81_cast" [../src/harness.h:136]   --->   Operation 1235 'add' 'tmp80' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%add_ln147_100_cast = sext i15 %add_ln147_5" [../src/harness.h:147]   --->   Operation 1236 'sext' 'add_ln147_100_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%mul_ln136_340_cast = zext i14 %add_ln136_14" [../src/harness.h:136]   --->   Operation 1237 'zext' 'mul_ln136_340_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%p_cast200 = sext i14 %empty_79" [../src/harness.h:136]   --->   Operation 1238 'sext' 'p_cast200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%mul_ln136_387_cast = sext i14 %sub_ln136_93" [../src/harness.h:136]   --->   Operation 1239 'sext' 'mul_ln136_387_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i15 %p_cast200, i15 %mul_ln136_340_cast" [../src/harness.h:136]   --->   Operation 1240 'add' 'tmp86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1241 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_80 = add i15 %tmp87, i15 %tmp86" [../src/harness.h:136]   --->   Operation 1241 'add' 'empty_80' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1242 [1/1] (0.00ns)   --->   "%p_cast201 = sext i15 %empty_80" [../src/harness.h:136]   --->   Operation 1242 'sext' 'p_cast201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1243 [1/1] (0.00ns) (grouped into DSP with root node tmp89)   --->   "%mul_ln136_393_cast315 = zext i13 %mul_ln136_32" [../src/harness.h:136]   --->   Operation 1243 'zext' 'mul_ln136_393_cast315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp88 = add i16 %p_cast201, i16 %mul_ln136_387_cast" [../src/harness.h:136]   --->   Operation 1244 'add' 'tmp88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp90_cast = sext i12 %tmp90" [../src/harness.h:136]   --->   Operation 1245 'sext' 'tmp90_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1246 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp89 = add i14 %tmp90_cast, i14 %mul_ln136_393_cast315" [../src/harness.h:136]   --->   Operation 1246 'add' 'tmp89' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp89_cast = sext i14 %tmp89" [../src/harness.h:136]   --->   Operation 1247 'sext' 'tmp89_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1248 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%tmp36827 = add i16 %tmp89_cast, i16 %tmp88" [../src/harness.h:136]   --->   Operation 1248 'add' 'tmp36827' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1249 [1/1] (0.00ns)   --->   "%p_cast205 = sext i13 %empty_83" [../src/harness.h:136]   --->   Operation 1249 'sext' 'p_cast205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1250 [1/1] (0.00ns)   --->   "%mul_ln136_421_cast = sext i13 %sub_ln136_120" [../src/harness.h:136]   --->   Operation 1250 'sext' 'mul_ln136_421_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp93 = add i14 %p_cast205, i14 %mul_ln136_421_cast" [../src/harness.h:136]   --->   Operation 1251 'add' 'tmp93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp94_cast = sext i13 %tmp94" [../src/harness.h:136]   --->   Operation 1252 'sext' 'tmp94_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%empty_84 = add i14 %tmp94_cast, i14 %tmp93" [../src/harness.h:136]   --->   Operation 1253 'add' 'empty_84' <Predicate = true> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1254 [1/1] (0.00ns)   --->   "%p_cast206 = sext i14 %empty_84" [../src/harness.h:136]   --->   Operation 1254 'sext' 'p_cast206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "%mul_ln136_479_cast324 = sext i13 %sub_ln136_161" [../src/harness.h:136]   --->   Operation 1255 'sext' 'mul_ln136_479_cast324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp96_cast = sext i14 %tmp96" [../src/harness.h:136]   --->   Operation 1256 'sext' 'tmp96_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp95 = add i15 %tmp96_cast, i15 %p_cast206" [../src/harness.h:136]   --->   Operation 1257 'add' 'tmp95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp97_cast = sext i12 %tmp97" [../src/harness.h:136]   --->   Operation 1258 'sext' 'tmp97_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_85 = add i15 %tmp97_cast, i15 %tmp95" [../src/harness.h:136]   --->   Operation 1259 'add' 'empty_85' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%mul_ln136_490_cast325 = zext i13 %add_ln136_34" [../src/harness.h:136]   --->   Operation 1260 'zext' 'mul_ln136_490_cast325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (0.77ns)   --->   "%tmp100 = add i14 %mul_ln136_479_cast324, i14 %mul_ln136_490_cast325" [../src/harness.h:136]   --->   Operation 1261 'add' 'tmp100' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1262 [1/1] (0.78ns)   --->   "%add_ln147_7 = add i15 %shl_ln136_s, i15 512" [../src/harness.h:147]   --->   Operation 1262 'add' 'add_ln147_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i15 %add_ln147_7" [../src/harness.h:147]   --->   Operation 1263 'zext' 'zext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_8 = add i16 %zext_ln147_1, i16 %sext_ln136_19" [../src/harness.h:147]   --->   Operation 1264 'add' 'add_ln147_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln147_3 = sext i12 %add_ln147_9" [../src/harness.h:147]   --->   Operation 1265 'sext' 'sext_ln147_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1266 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln147_10 = add i16 %sext_ln147_3, i16 %add_ln147_8" [../src/harness.h:147]   --->   Operation 1266 'add' 'add_ln147_10' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1267 [1/1] (0.00ns) (grouped into DSP with root node tmp105)   --->   "%mul_ln136_309_cast326 = zext i12 %mul_ln136_9" [../src/harness.h:136]   --->   Operation 1267 'zext' 'mul_ln136_309_cast326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (0.00ns)   --->   "%mul_ln136_385_cast335 = zext i12 %sub_ln136_92" [../src/harness.h:136]   --->   Operation 1268 'zext' 'mul_ln136_385_cast335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1269 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp105 = add i14 %mul_ln136_2, i14 %mul_ln136_309_cast326" [../src/harness.h:136]   --->   Operation 1269 'add' 'tmp105' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp105_cast = sext i14 %tmp105" [../src/harness.h:136]   --->   Operation 1270 'sext' 'tmp105_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp103 = add i16 %tmp105_cast, i16 %tmp104" [../src/harness.h:136]   --->   Operation 1271 'add' 'tmp103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp107_cast = zext i13 %tmp107" [../src/harness.h:136]   --->   Operation 1272 'zext' 'tmp107_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp108_cast = zext i13 %tmp108" [../src/harness.h:136]   --->   Operation 1273 'zext' 'tmp108_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (0.77ns)   --->   "%tmp106 = add i14 %tmp108_cast, i14 %tmp107_cast" [../src/harness.h:136]   --->   Operation 1274 'add' 'tmp106' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp106_cast = zext i14 %tmp106" [../src/harness.h:136]   --->   Operation 1275 'zext' 'tmp106_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_86 = add i16 %tmp106_cast, i16 %tmp103" [../src/harness.h:136]   --->   Operation 1276 'add' 'empty_86' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%mul_ln136_468_cast333 = sext i13 %sub_ln136_155" [../src/harness.h:136]   --->   Operation 1277 'sext' 'mul_ln136_468_cast333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (0.00ns) (grouped into DSP with root node tmp113)   --->   "%mul_ln136_491_cast332 = zext i14 %mul_ln136_55" [../src/harness.h:136]   --->   Operation 1278 'zext' 'mul_ln136_491_cast332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1279 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp113 = add i15 %mul_ln136_491_cast332, i15 %mul_ln136_468_cast333" [../src/harness.h:136]   --->   Operation 1279 'add' 'tmp113' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp115_cast = zext i11 %tmp115" [../src/harness.h:136]   --->   Operation 1280 'zext' 'tmp115_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1281 [1/1] (0.77ns)   --->   "%tmp114 = add i13 %tmp115_cast, i13 %mul_ln136_385_cast335" [../src/harness.h:136]   --->   Operation 1281 'add' 'tmp114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1282 [1/1] (0.78ns)   --->   "%add_ln147_11 = add i15 %sext_ln136_10, i15 1792" [../src/harness.h:147]   --->   Operation 1282 'add' 'add_ln147_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln147_4 = sext i15 %add_ln147_11" [../src/harness.h:147]   --->   Operation 1283 'sext' 'sext_ln147_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1284 [1/1] (0.78ns)   --->   "%add_ln147_12 = add i16 %add_ln147_100_cast, i16 %sext_ln136_27" [../src/harness.h:147]   --->   Operation 1284 'add' 'add_ln147_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1285 [1/1] (0.00ns)   --->   "%mul_ln136_332_cast337 = zext i13 %mul_ln136_15" [../src/harness.h:136]   --->   Operation 1285 'zext' 'mul_ln136_332_cast337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%p_cast213 = sext i14 %empty_89" [../src/harness.h:136]   --->   Operation 1286 'sext' 'p_cast213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (0.00ns) (grouped into DSP with root node tmp119)   --->   "%mul_ln136_352_cast = sext i14 %mul_ln136_20" [../src/harness.h:136]   --->   Operation 1287 'sext' 'mul_ln136_352_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1288 [1/1] (0.00ns) (grouped into DSP with root node tmp120)   --->   "%mul_ln136_392_cast338 = sext i13 %mul_ln136_31" [../src/harness.h:136]   --->   Operation 1288 'sext' 'mul_ln136_392_cast338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp119 = add i15 %p_cast213, i15 %mul_ln136_352_cast" [../src/harness.h:136]   --->   Operation 1289 'add' 'tmp119' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1290 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp120 = add i14 %mul_ln136_332_cast337, i14 %mul_ln136_392_cast338" [../src/harness.h:136]   --->   Operation 1290 'add' 'tmp120' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp120_cast = sext i14 %tmp120" [../src/harness.h:136]   --->   Operation 1291 'sext' 'tmp120_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp118 = add i15 %tmp120_cast, i15 %tmp119" [../src/harness.h:136]   --->   Operation 1292 'add' 'tmp118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp122_cast = sext i12 %tmp122" [../src/harness.h:136]   --->   Operation 1293 'sext' 'tmp122_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp123_cast = zext i11 %tmp123" [../src/harness.h:136]   --->   Operation 1294 'zext' 'tmp123_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (0.77ns)   --->   "%tmp121 = add i13 %tmp123_cast, i13 %tmp122_cast" [../src/harness.h:136]   --->   Operation 1295 'add' 'tmp121' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp121_cast = sext i13 %tmp121" [../src/harness.h:136]   --->   Operation 1296 'sext' 'tmp121_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1297 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_90 = add i15 %tmp121_cast, i15 %tmp118" [../src/harness.h:136]   --->   Operation 1297 'add' 'empty_90' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1298 [1/1] (0.00ns)   --->   "%mul_ln136_506_cast342 = sext i11 %sub_ln136_176" [../src/harness.h:136]   --->   Operation 1298 'sext' 'mul_ln136_506_cast342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (0.74ns)   --->   "%tmp126 = add i12 %mul_ln136_506_cast342, i12 %zext_ln136_294" [../src/harness.h:136]   --->   Operation 1299 'add' 'tmp126' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1300 [1/1] (0.78ns)   --->   "%add_ln147_14 = add i15 %shl_ln136_7, i15 1792" [../src/harness.h:147]   --->   Operation 1300 'add' 'add_ln147_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln147_2 = zext i15 %add_ln147_14" [../src/harness.h:147]   --->   Operation 1301 'zext' 'zext_ln147_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.78ns)   --->   "%add_ln147_15 = add i17 %zext_ln147_2, i17 %sext_ln136_18" [../src/harness.h:147]   --->   Operation 1302 'add' 'add_ln147_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [1/1] (0.78ns)   --->   "%add_ln147_16 = add i14 %shl_ln136_22, i14 %zext_ln136_111" [../src/harness.h:147]   --->   Operation 1303 'add' 'add_ln147_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1304 [1/1] (0.00ns)   --->   "%p_cast217 = sext i14 %empty_92" [../src/harness.h:136]   --->   Operation 1304 'sext' 'p_cast217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (0.00ns) (grouped into DSP with root node tmp131)   --->   "%mul_ln136_362_cast345 = zext i12 %mul_ln136_25" [../src/harness.h:136]   --->   Operation 1305 'zext' 'mul_ln136_362_cast345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1306 [1/1] (0.00ns)   --->   "%mul_ln136_399_cast346 = zext i12 %sub_ln136_103" [../src/harness.h:136]   --->   Operation 1306 'zext' 'mul_ln136_399_cast346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp130 = add i15 %mul_ln136_4, i15 %p_cast217" [../src/harness.h:136]   --->   Operation 1307 'add' 'tmp130' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp132_cast = sext i13 %tmp132" [../src/harness.h:136]   --->   Operation 1308 'sext' 'tmp132_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp131 = add i14 %tmp132_cast, i14 %mul_ln136_362_cast345" [../src/harness.h:136]   --->   Operation 1309 'add' 'tmp131' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp131_cast = sext i14 %tmp131" [../src/harness.h:136]   --->   Operation 1310 'sext' 'tmp131_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.78ns)   --->   "%empty_93 = add i15 %tmp131_cast, i15 %tmp130" [../src/harness.h:136]   --->   Operation 1311 'add' 'empty_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1312 [1/1] (0.00ns)   --->   "%mul_ln136_407_cast347 = zext i12 %add_ln136_23" [../src/harness.h:136]   --->   Operation 1312 'zext' 'mul_ln136_407_cast347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.77ns)   --->   "%tmp134 = add i13 %mul_ln136_399_cast346, i13 %mul_ln136_407_cast347" [../src/harness.h:136]   --->   Operation 1313 'add' 'tmp134' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%mul_ln136_463_cast352 = zext i12 %sub_ln136_152" [../src/harness.h:136]   --->   Operation 1314 'zext' 'mul_ln136_463_cast352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (0.00ns)   --->   "%mul_ln136_477_cast354 = zext i12 %add_ln136_32" [../src/harness.h:136]   --->   Operation 1315 'zext' 'mul_ln136_477_cast354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1316 [1/1] (0.00ns)   --->   "%mul_ln136_493_cast351 = sext i12 %sub_ln136_168" [../src/harness.h:136]   --->   Operation 1316 'sext' 'mul_ln136_493_cast351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1317 [1/1] (0.00ns)   --->   "%mul_ln136_507_cast350 = zext i14 %sub_ln136_177" [../src/harness.h:136]   --->   Operation 1317 'zext' 'mul_ln136_507_cast350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp138_cast = sext i14 %tmp138" [../src/harness.h:136]   --->   Operation 1318 'sext' 'tmp138_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (0.78ns)   --->   "%tmp137 = add i16 %tmp138_cast, i16 %mul_ln136_507_cast350" [../src/harness.h:136]   --->   Operation 1319 'add' 'tmp137' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1320 [1/1] (0.77ns)   --->   "%tmp141 = add i13 %mul_ln136_493_cast351, i13 %mul_ln136_463_cast352" [../src/harness.h:136]   --->   Operation 1320 'add' 'tmp141' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1321 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp143 = add i11 %sub_ln136_139, i11 %zext_ln136_296" [../src/harness.h:136]   --->   Operation 1321 'add' 'tmp143' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp143_cast = sext i11 %tmp143" [../src/harness.h:136]   --->   Operation 1322 'sext' 'tmp143_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.77ns)   --->   "%tmp142 = add i13 %tmp143_cast, i13 %mul_ln136_477_cast354" [../src/harness.h:136]   --->   Operation 1323 'add' 'tmp142' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln147_5 = zext i15 %add_ln147_19" [../src/harness.h:147]   --->   Operation 1324 'zext' 'zext_ln147_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1325 [1/1] (0.78ns)   --->   "%add_ln147_20 = add i16 %zext_ln147_5, i16 %sext_ln136_9" [../src/harness.h:147]   --->   Operation 1325 'add' 'add_ln147_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln147_6 = sext i16 %add_ln147_20" [../src/harness.h:147]   --->   Operation 1326 'sext' 'sext_ln147_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1327 [1/1] (0.78ns)   --->   "%add_ln147_21 = add i17 %sext_ln147_6, i17 %zext_ln136_55" [../src/harness.h:147]   --->   Operation 1327 'add' 'add_ln147_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1328 [1/1] (0.00ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln136_372_cast = zext i13 %mul_ln136_27" [../src/harness.h:136]   --->   Operation 1328 'zext' 'mul_ln136_372_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1329 [1/1] (0.00ns)   --->   "%p_cast223 = sext i14 %empty_97" [../src/harness.h:136]   --->   Operation 1329 'sext' 'p_cast223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1330 [1/1] (0.98ns) (root node of the DSP)   --->   "%empty_98 = add i15 %p_cast223, i15 %mul_ln136_372_cast" [../src/harness.h:136]   --->   Operation 1330 'add' 'empty_98' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1331 [1/1] (0.00ns)   --->   "%p_cast224 = sext i15 %empty_98" [../src/harness.h:136]   --->   Operation 1331 'sext' 'p_cast224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp152_cast = zext i14 %tmp152" [../src/harness.h:136]   --->   Operation 1332 'zext' 'tmp152_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp151 = add i16 %tmp152_cast, i16 %p_cast224" [../src/harness.h:136]   --->   Operation 1333 'add' 'tmp151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp154_cast = sext i14 %tmp154" [../src/harness.h:136]   --->   Operation 1334 'sext' 'tmp154_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp155_cast = sext i12 %tmp155" [../src/harness.h:136]   --->   Operation 1335 'sext' 'tmp155_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1336 [1/1] (0.78ns)   --->   "%tmp153 = add i15 %tmp155_cast, i15 %tmp154_cast" [../src/harness.h:136]   --->   Operation 1336 'add' 'tmp153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp153_cast = sext i15 %tmp153" [../src/harness.h:136]   --->   Operation 1337 'sext' 'tmp153_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1338 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_99 = add i16 %tmp153_cast, i16 %tmp151" [../src/harness.h:136]   --->   Operation 1338 'add' 'empty_99' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1339 [1/1] (0.00ns) (grouped into DSP with root node tmp158)   --->   "%mul_ln136_494_cast363 = zext i12 %mul_ln136_57" [../src/harness.h:136]   --->   Operation 1339 'zext' 'mul_ln136_494_cast363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1340 [1/1] (0.00ns)   --->   "%mul_ln136_509_cast364 = zext i11 %sub_ln136_179" [../src/harness.h:136]   --->   Operation 1340 'zext' 'mul_ln136_509_cast364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1341 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp158 = add i13 %mul_ln136_494_cast363, i13 %mul_ln136_509_cast364" [../src/harness.h:136]   --->   Operation 1341 'add' 'tmp158' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_26 = add i15 %sext_ln136_1, i15 %sext_ln136_22" [../src/harness.h:147]   --->   Operation 1342 'add' 'add_ln147_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln147_8 = zext i13 %add_ln147_27" [../src/harness.h:147]   --->   Operation 1343 'zext' 'zext_ln147_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1344 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_28 = add i15 %zext_ln147_8, i15 %add_ln147_26" [../src/harness.h:147]   --->   Operation 1344 'add' 'add_ln147_28' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln147_8 = sext i15 %add_ln147_28" [../src/harness.h:147]   --->   Operation 1345 'sext' 'sext_ln147_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_29 = add i16 %sext_ln147_8, i16 %zext_ln136_113" [../src/harness.h:147]   --->   Operation 1346 'add' 'add_ln147_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1347 [1/1] (0.00ns)   --->   "%mul_ln136_290_cast = zext i15 %mul_ln136_5" [../src/harness.h:136]   --->   Operation 1347 'zext' 'mul_ln136_290_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1348 [1/1] (0.00ns) (grouped into DSP with root node tmp163)   --->   "%mul_ln136_420_cast = sext i15 %mul_ln136_36" [../src/harness.h:136]   --->   Operation 1348 'sext' 'mul_ln136_420_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1349 [1/1] (0.00ns)   --->   "%mul_ln136_430_cast375 = zext i13 %sub_ln136_127" [../src/harness.h:136]   --->   Operation 1349 'zext' 'mul_ln136_430_cast375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1350 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp163 = add i16 %mul_ln136_290_cast, i16 %mul_ln136_420_cast" [../src/harness.h:136]   --->   Operation 1350 'add' 'tmp163' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp164_cast = sext i14 %tmp164" [../src/harness.h:136]   --->   Operation 1351 'sext' 'tmp164_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1352 [1/1] (0.78ns)   --->   "%tmp162 = add i16 %tmp164_cast, i16 %tmp163" [../src/harness.h:136]   --->   Operation 1352 'add' 'tmp162' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp166_cast = sext i12 %tmp166" [../src/harness.h:136]   --->   Operation 1353 'sext' 'tmp166_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp167_cast = zext i11 %tmp167" [../src/harness.h:136]   --->   Operation 1354 'zext' 'tmp167_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1355 [1/1] (0.77ns)   --->   "%tmp165 = add i13 %tmp167_cast, i13 %tmp166_cast" [../src/harness.h:136]   --->   Operation 1355 'add' 'tmp165' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1356 [1/1] (0.00ns)   --->   "%mul_ln136_435_cast372 = sext i14 %mul_ln136_41" [../src/harness.h:136]   --->   Operation 1356 'sext' 'mul_ln136_435_cast372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1357 [1/1] (0.00ns) (grouped into DSP with root node tmp172)   --->   "%mul_ln136_489_cast373 = sext i14 %mul_ln136_54" [../src/harness.h:136]   --->   Operation 1357 'sext' 'mul_ln136_489_cast373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1358 [1/1] (0.00ns)   --->   "%mul_ln136_495_cast376 = zext i12 %add_ln136_35" [../src/harness.h:136]   --->   Operation 1358 'zext' 'mul_ln136_495_cast376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1359 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp172 = add i15 %mul_ln136_435_cast372, i15 %mul_ln136_489_cast373" [../src/harness.h:136]   --->   Operation 1359 'add' 'tmp172' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp174_cast = sext i13 %tmp174" [../src/harness.h:136]   --->   Operation 1360 'sext' 'tmp174_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp173 = add i15 %tmp174_cast, i15 %mul_ln136_430_cast375" [../src/harness.h:136]   --->   Operation 1361 'add' 'tmp173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1362 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp171 = add i15 %tmp173, i15 %tmp172" [../src/harness.h:136]   --->   Operation 1362 'add' 'tmp171' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1363 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp175 = add i14 %mul_ln136_61, i14 %mul_ln136_495_cast376" [../src/harness.h:136]   --->   Operation 1363 'add' 'tmp175' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_30 = add i16 %zext_ln136_7, i16 %sext_ln136_8" [../src/harness.h:147]   --->   Operation 1364 'add' 'add_ln147_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln147_9 = sext i14 %add_ln147_31" [../src/harness.h:147]   --->   Operation 1365 'sext' 'sext_ln147_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1366 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln147_32 = add i16 %sext_ln147_9, i16 %add_ln147_30" [../src/harness.h:147]   --->   Operation 1366 'add' 'add_ln147_32' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln147_10 = sext i16 %add_ln147_32" [../src/harness.h:147]   --->   Operation 1367 'sext' 'sext_ln147_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_33 = add i17 %sext_ln147_10, i17 %sext_ln136_14" [../src/harness.h:147]   --->   Operation 1368 'add' 'add_ln147_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1369 [1/1] (0.78ns)   --->   "%add_ln147_34 = add i15 %sext_ln136_16, i15 %zext_ln136_56" [../src/harness.h:147]   --->   Operation 1369 'add' 'add_ln147_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln147_11 = sext i15 %add_ln147_34" [../src/harness.h:147]   --->   Operation 1370 'sext' 'sext_ln147_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_35 = add i17 %sext_ln147_11, i17 %add_ln147_33" [../src/harness.h:147]   --->   Operation 1371 'add' 'add_ln147_35' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1372 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%mul_ln136_424_cast394 = zext i15 %mul_ln136_37" [../src/harness.h:136]   --->   Operation 1372 'zext' 'mul_ln136_424_cast394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp187_cast = sext i14 %tmp187" [../src/harness.h:136]   --->   Operation 1373 'sext' 'tmp187_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp189_cast = sext i14 %tmp189" [../src/harness.h:136]   --->   Operation 1374 'sext' 'tmp189_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1375 [1/1] (0.78ns)   --->   "%tmp186 = add i15 %tmp189_cast, i15 %tmp187_cast" [../src/harness.h:136]   --->   Operation 1375 'add' 'tmp186' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp186_cast = sext i15 %tmp186" [../src/harness.h:136]   --->   Operation 1376 'sext' 'tmp186_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_104 = add i17 %tmp186_cast, i17 %tmp181" [../src/harness.h:136]   --->   Operation 1377 'add' 'empty_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1378 [1/1] (0.00ns)   --->   "%mul_ln136_432_cast395 = zext i14 %mul_ln136_40" [../src/harness.h:136]   --->   Operation 1378 'zext' 'mul_ln136_432_cast395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (0.00ns) (grouped into DSP with root node tmp198)   --->   "%mul_ln136_438_cast396 = zext i14 %mul_ln136_42" [../src/harness.h:136]   --->   Operation 1379 'zext' 'mul_ln136_438_cast396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1380 [1/1] (0.00ns)   --->   "%and_ln136_52_cast = zext i9 %and_ln136_2" [../src/harness.h:136]   --->   Operation 1380 'zext' 'and_ln136_52_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1381 [1/1] (0.00ns)   --->   "%mul_ln136_460_cast391 = sext i16 %sub_ln136_150" [../src/harness.h:136]   --->   Operation 1381 'sext' 'mul_ln136_460_cast391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1382 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%mul_ln136_467_cast392 = zext i15 %mul_ln136_48" [../src/harness.h:136]   --->   Operation 1382 'zext' 'mul_ln136_467_cast392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1383 [1/1] (0.00ns)   --->   "%mul_ln136_474_cast399 = zext i13 %sub_ln136_157" [../src/harness.h:136]   --->   Operation 1383 'zext' 'mul_ln136_474_cast399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1384 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%mul_ln136_482_cast393 = zext i15 %mul_ln136_51" [../src/harness.h:136]   --->   Operation 1384 'zext' 'mul_ln136_482_cast393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1385 [1/1] (0.00ns)   --->   "%mul_ln136_503_cast398 = zext i12 %sub_ln136_172" [../src/harness.h:136]   --->   Operation 1385 'zext' 'mul_ln136_503_cast398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1386 [1/1] (0.00ns)   --->   "%mul_ln136_512_cast397 = zext i15 %sub_ln136_182" [../src/harness.h:136]   --->   Operation 1386 'zext' 'mul_ln136_512_cast397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1387 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp193 = add i17 %empty_104, i17 %mul_ln136_460_cast391" [../src/harness.h:136]   --->   Operation 1387 'add' 'tmp193' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp193_cast = sext i17 %tmp193" [../src/harness.h:136]   --->   Operation 1388 'sext' 'tmp193_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1389 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%tmp195 = add i16 %mul_ln136_467_cast392, i16 %mul_ln136_482_cast393" [../src/harness.h:136]   --->   Operation 1389 'add' 'tmp195' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP58_DotProduct">   --->   Core 128 'DSP58_DotProduct' <Latency = 0> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : '' 'add' 'sub' 'mul'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1390 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%tmp195_cast = zext i16 %tmp195" [../src/harness.h:136]   --->   Operation 1390 'zext' 'tmp195_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1391 [1/1] (0.63ns) (grouped into DSP with root node tmp192)   --->   "%tmp194 = add i17 %tmp195_cast, i17 %mul_ln136_424_cast394" [../src/harness.h:136]   --->   Operation 1391 'add' 'tmp194' <Predicate = true> <Delay = 0.63> <CoreInst = "DSP58_DotProduct">   --->   Core 128 'DSP58_DotProduct' <Latency = 0> <II = 1> <Delay = 0.63> <IPBlock> <Opcode : '' 'add' 'sub' 'mul'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1392 [1/1] (0.00ns) (grouped into DSP with root node tmp192)   --->   "%tmp194_cast = zext i17 %tmp194" [../src/harness.h:136]   --->   Operation 1392 'zext' 'tmp194_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1393 [1/1] (0.00ns) (root node of the DSP)   --->   "%tmp192 = add i18 %tmp194_cast, i18 %tmp193_cast" [../src/harness.h:136]   --->   Operation 1393 'add' 'tmp192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP58_DotProduct">   --->   Core 128 'DSP58_DotProduct' <Latency = 0> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : '' 'add' 'sub' 'mul'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1394 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp198 = add i15 %mul_ln136_432_cast395, i15 %mul_ln136_438_cast396" [../src/harness.h:136]   --->   Operation 1394 'add' 'tmp198' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp198_cast = zext i15 %tmp198" [../src/harness.h:136]   --->   Operation 1395 'zext' 'tmp198_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (0.78ns)   --->   "%tmp197 = add i16 %tmp198_cast, i16 %mul_ln136_512_cast397" [../src/harness.h:136]   --->   Operation 1396 'add' 'tmp197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1397 [1/1] (0.77ns)   --->   "%tmp200 = add i13 %mul_ln136_503_cast398, i13 %and_ln136_52_cast" [../src/harness.h:136]   --->   Operation 1397 'add' 'tmp200' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp200_cast = zext i13 %tmp200" [../src/harness.h:136]   --->   Operation 1398 'zext' 'tmp200_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1399 [1/1] (0.77ns)   --->   "%tmp199 = add i14 %tmp200_cast, i14 %mul_ln136_474_cast399" [../src/harness.h:136]   --->   Operation 1399 'add' 'tmp199' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1400 [1/1] (0.79ns)   --->   "%add_ln147_43 = add i18 %zext_ln136_122, i18 %sext_ln147_4" [../src/harness.h:147]   --->   Operation 1400 'add' 'add_ln147_43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1401 [1/1] (0.00ns)   --->   "%mul_ln136_343_cast403 = zext i13 %mul_ln136_16" [../src/harness.h:136]   --->   Operation 1401 'zext' 'mul_ln136_343_cast403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1402 [1/1] (0.00ns)   --->   "%p_cast233 = sext i14 %empty_105" [../src/harness.h:136]   --->   Operation 1402 'sext' 'p_cast233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1403 [1/1] (0.00ns) (grouped into DSP with root node tmp205)   --->   "%mul_ln136_349_cast404 = zext i12 %mul_ln136_19" [../src/harness.h:136]   --->   Operation 1403 'zext' 'mul_ln136_349_cast404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1404 [1/1] (0.00ns)   --->   "%mul_ln136_367_cast406 = zext i13 %sub_ln136_80" [../src/harness.h:136]   --->   Operation 1404 'zext' 'mul_ln136_367_cast406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1405 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp205 = add i14 %mul_ln136_343_cast403, i14 %mul_ln136_349_cast404" [../src/harness.h:136]   --->   Operation 1405 'add' 'tmp205' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp205_cast = zext i14 %tmp205" [../src/harness.h:136]   --->   Operation 1406 'zext' 'tmp205_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (0.78ns)   --->   "%empty_106 = add i15 %tmp205_cast, i15 %p_cast233" [../src/harness.h:136]   --->   Operation 1407 'add' 'empty_106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1408 [1/1] (0.00ns)   --->   "%mul_ln136_402_cast409 = zext i12 %sub_ln136_107" [../src/harness.h:136]   --->   Operation 1408 'zext' 'mul_ln136_402_cast409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1409 [1/1] (0.00ns)   --->   "%mul_ln136_411_cast408 = sext i12 %sub_ln136_116" [../src/harness.h:136]   --->   Operation 1409 'sext' 'mul_ln136_411_cast408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%mul_ln136_426_cast411 = zext i12 %sub_ln136_124" [../src/harness.h:136]   --->   Operation 1410 'zext' 'mul_ln136_426_cast411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.00ns)   --->   "%mul_ln136_484_cast407 = sext i13 %sub_ln136_166" [../src/harness.h:136]   --->   Operation 1411 'sext' 'mul_ln136_484_cast407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1412 [1/1] (0.77ns)   --->   "%tmp209 = add i14 %mul_ln136_367_cast406, i14 %mul_ln136_484_cast407" [../src/harness.h:136]   --->   Operation 1412 'add' 'tmp209' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1413 [1/1] (0.77ns)   --->   "%tmp211 = add i13 %mul_ln136_411_cast408, i13 %mul_ln136_402_cast409" [../src/harness.h:136]   --->   Operation 1413 'add' 'tmp211' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp213_cast = zext i12 %tmp213" [../src/harness.h:136]   --->   Operation 1414 'zext' 'tmp213_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1415 [1/1] (0.77ns)   --->   "%tmp212 = add i13 %tmp213_cast, i13 %mul_ln136_426_cast411" [../src/harness.h:136]   --->   Operation 1415 'add' 'tmp212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln147_17 = sext i16 %add_ln147_47" [../src/harness.h:147]   --->   Operation 1416 'sext' 'sext_ln147_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_48 = add i17 %sext_ln147_17, i17 %zext_ln136_27" [../src/harness.h:147]   --->   Operation 1417 'add' 'add_ln147_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln147_11 = zext i13 %add_ln147_49" [../src/harness.h:147]   --->   Operation 1418 'zext' 'zext_ln147_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1419 [1/1] (0.78ns)   --->   "%add_ln147_50 = add i15 %zext_ln147_11, i15 %zext_ln136_99" [../src/harness.h:147]   --->   Operation 1419 'add' 'add_ln147_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln147_12 = zext i15 %add_ln147_50" [../src/harness.h:147]   --->   Operation 1420 'zext' 'zext_ln147_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1421 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_51 = add i17 %zext_ln147_12, i17 %add_ln147_48" [../src/harness.h:147]   --->   Operation 1421 'add' 'add_ln147_51' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1422 [1/1] (0.00ns) (grouped into DSP with root node tmp222)   --->   "%mul_ln136_314_cast = zext i14 %mul_ln136_10" [../src/harness.h:136]   --->   Operation 1422 'zext' 'mul_ln136_314_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1423 [1/1] (0.00ns)   --->   "%mul_ln136_322_cast414 = zext i10 %sub_ln136_43" [../src/harness.h:136]   --->   Operation 1423 'zext' 'mul_ln136_322_cast414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1424 [1/1] (0.00ns)   --->   "%input_60_cast = zext i8 %tmp_131" [../src/harness.h:136]   --->   Operation 1424 'zext' 'input_60_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1425 [1/1] (0.00ns)   --->   "%and_ln136_55_cast = zext i11 %tmp_147" [../src/harness.h:136]   --->   Operation 1425 'zext' 'and_ln136_55_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1426 [1/1] (0.67ns)   --->   "%tmp221 = add i9 %input_60_cast, i9 %zext_ln136_112" [../src/harness.h:136]   --->   Operation 1426 'add' 'tmp221' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp221_cast = zext i9 %tmp221" [../src/harness.h:136]   --->   Operation 1427 'zext' 'tmp221_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp223_cast = sext i14 %tmp223" [../src/harness.h:136]   --->   Operation 1428 'sext' 'tmp223_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1429 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp222 = add i15 %tmp223_cast, i15 %mul_ln136_314_cast" [../src/harness.h:136]   --->   Operation 1429 'add' 'tmp222' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp220 = add i15 %tmp222, i15 %tmp221_cast" [../src/harness.h:136]   --->   Operation 1430 'add' 'tmp220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp225 = add i13 %sub_ln136_117, i13 %mul_ln136_322_cast414" [../src/harness.h:136]   --->   Operation 1431 'add' 'tmp225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp226_cast = sext i12 %tmp226" [../src/harness.h:136]   --->   Operation 1432 'sext' 'tmp226_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1433 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp224 = add i13 %tmp226_cast, i13 %tmp225" [../src/harness.h:136]   --->   Operation 1433 'add' 'tmp224' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp224_cast = sext i13 %tmp224" [../src/harness.h:136]   --->   Operation 1434 'sext' 'tmp224_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1435 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_109 = add i15 %tmp224_cast, i15 %tmp220" [../src/harness.h:136]   --->   Operation 1435 'add' 'empty_109' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1436 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp228 = add i13 %sub_ln136_174, i13 %and_ln136_55_cast" [../src/harness.h:136]   --->   Operation 1436 'add' 'tmp228' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln147_18 = sext i14 %add_ln147_52" [../src/harness.h:147]   --->   Operation 1437 'sext' 'sext_ln147_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.78ns)   --->   "%add_ln147_53 = add i15 %sext_ln147_18, i15 %sext_ln136_7" [../src/harness.h:147]   --->   Operation 1438 'add' 'add_ln147_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln147_19 = sext i15 %add_ln147_53" [../src/harness.h:147]   --->   Operation 1439 'sext' 'sext_ln147_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_54 = add i16 %sext_ln147_19, i16 %zext_ln136_108" [../src/harness.h:147]   --->   Operation 1440 'add' 'add_ln147_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln147_20 = sext i13 %add_ln147_55" [../src/harness.h:147]   --->   Operation 1441 'sext' 'sext_ln147_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1442 [1/1] (0.77ns)   --->   "%add_ln147_56 = add i14 %sext_ln147_20, i14 %sext_ln136_21" [../src/harness.h:147]   --->   Operation 1442 'add' 'add_ln147_56' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln147_21 = sext i14 %add_ln147_56" [../src/harness.h:147]   --->   Operation 1443 'sext' 'sext_ln147_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1444 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln147_57 = add i16 %sext_ln147_21, i16 %add_ln147_54" [../src/harness.h:147]   --->   Operation 1444 'add' 'add_ln147_57' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1445 [1/1] (0.00ns)   --->   "%p_cast244 = sext i14 %empty_111" [../src/harness.h:136]   --->   Operation 1445 'sext' 'p_cast244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp232_cast = zext i14 %tmp232" [../src/harness.h:136]   --->   Operation 1446 'zext' 'tmp232_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (0.78ns)   --->   "%empty_112 = add i15 %tmp232_cast, i15 %p_cast244" [../src/harness.h:136]   --->   Operation 1447 'add' 'empty_112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1448 [1/1] (0.00ns)   --->   "%p_cast245 = sext i15 %empty_112" [../src/harness.h:136]   --->   Operation 1448 'sext' 'p_cast245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1449 [1/1] (0.00ns)   --->   "%mul_ln136_404_cast = zext i13 %sub_ln136_109" [../src/harness.h:136]   --->   Operation 1449 'zext' 'mul_ln136_404_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1450 [1/1] (0.00ns)   --->   "%mul_ln136_427_cast424 = zext i12 %add_ln136_26" [../src/harness.h:136]   --->   Operation 1450 'zext' 'mul_ln136_427_cast424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1451 [1/1] (0.00ns)   --->   "%and_ln136_62_cast = zext i9 %tmp_162" [../src/harness.h:136]   --->   Operation 1451 'zext' 'and_ln136_62_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1452 [1/1] (0.00ns)   --->   "%mul_ln136_515_cast425 = zext i11 %add_ln136_37" [../src/harness.h:136]   --->   Operation 1452 'zext' 'mul_ln136_515_cast425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1453 [1/1] (0.78ns)   --->   "%tmp234 = add i16 %p_cast245, i16 %mul_ln136_404_cast" [../src/harness.h:136]   --->   Operation 1453 'add' 'tmp234' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1454 [1/1] (0.00ns)   --->   "%tmp239_cast = sext i12 %tmp239" [../src/harness.h:136]   --->   Operation 1454 'sext' 'tmp239_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1455 [1/1] (0.77ns)   --->   "%tmp238 = add i13 %tmp239_cast, i13 %mul_ln136_427_cast424" [../src/harness.h:136]   --->   Operation 1455 'add' 'tmp238' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1456 [1/1] (0.69ns)   --->   "%tmp241 = sub i10 %and_ln136_62_cast, i10 %zext_ln136_271" [../src/harness.h:136]   --->   Operation 1456 'sub' 'tmp241' <Predicate = true> <Delay = 0.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp241_cast = sext i10 %tmp241" [../src/harness.h:136]   --->   Operation 1457 'sext' 'tmp241_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1458 [1/1] (0.74ns)   --->   "%tmp240 = add i12 %tmp241_cast, i12 %mul_ln136_515_cast425" [../src/harness.h:136]   --->   Operation 1458 'add' 'tmp240' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_58 = add i15 %sext_ln136_1, i15 768" [../src/harness.h:147]   --->   Operation 1459 'add' 'add_ln147_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1460 [1/1] (0.00ns)   --->   "%p_cast247 = sext i14 %empty_114" [../src/harness.h:136]   --->   Operation 1460 'sext' 'p_cast247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1461 [1/1] (0.00ns) (grouped into DSP with root node tmp244)   --->   "%mul_ln136_361_cast = zext i14 %mul_ln136_24" [../src/harness.h:136]   --->   Operation 1461 'zext' 'mul_ln136_361_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1462 [1/1] (0.00ns)   --->   "%mul_ln136_369_cast431 = zext i12 %add_ln136_16" [../src/harness.h:136]   --->   Operation 1462 'zext' 'mul_ln136_369_cast431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1463 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp244 = add i15 %p_cast247, i15 %mul_ln136_361_cast" [../src/harness.h:136]   --->   Operation 1463 'add' 'tmp244' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1464 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_115 = add i15 %tmp244, i15 %sub_ln136_50" [../src/harness.h:136]   --->   Operation 1464 'add' 'empty_115' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1465 [1/1] (0.00ns)   --->   "%mul_ln136_405_cast427 = zext i13 %sub_ln136_110" [../src/harness.h:136]   --->   Operation 1465 'zext' 'mul_ln136_405_cast427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1466 [1/1] (0.00ns)   --->   "%mul_ln136_433_cast428 = zext i13 %add_ln136_27" [../src/harness.h:136]   --->   Operation 1466 'zext' 'mul_ln136_433_cast428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1467 [1/1] (0.77ns)   --->   "%tmp246 = add i14 %mul_ln136_405_cast427, i14 %mul_ln136_433_cast428" [../src/harness.h:136]   --->   Operation 1467 'add' 'tmp246' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp248_cast = zext i12 %tmp248" [../src/harness.h:136]   --->   Operation 1468 'zext' 'tmp248_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1469 [1/1] (0.77ns)   --->   "%tmp247 = add i13 %tmp248_cast, i13 %mul_ln136_369_cast431" [../src/harness.h:136]   --->   Operation 1469 'add' 'tmp247' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1470 [1/1] (0.78ns)   --->   "%add_ln147_59 = add i16 %sext_ln136_11, i16 2944" [../src/harness.h:147]   --->   Operation 1470 'add' 'add_ln147_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln147_22 = sext i16 %add_ln147_59" [../src/harness.h:147]   --->   Operation 1471 'sext' 'sext_ln147_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1472 [1/1] (0.78ns)   --->   "%add_ln147_60 = add i17 %sext_ln147_22, i17 %sext_ln136_20" [../src/harness.h:147]   --->   Operation 1472 'add' 'add_ln147_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1473 [1/1] (0.77ns)   --->   "%add_ln147_61 = add i14 %sext_ln136_24, i14 %zext_ln136_111" [../src/harness.h:147]   --->   Operation 1473 'add' 'add_ln147_61' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1474 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln147_65 = add i16 %add_ln147_29, i16 %sext_ln136_31" [../src/harness.h:147]   --->   Operation 1474 'add' 'add_ln147_65' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1475 [1/1] (0.00ns)   --->   "%mul_ln136_327_cast = sext i15 %sub_ln136_48" [../src/harness.h:136]   --->   Operation 1475 'sext' 'mul_ln136_327_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1476 [1/1] (0.00ns)   --->   "%p_cast253 = sext i15 %empty_119" [../src/harness.h:136]   --->   Operation 1476 'sext' 'p_cast253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1477 [1/1] (0.00ns) (grouped into DSP with root node tmp260)   --->   "%mul_ln136_376_cast436 = zext i13 %mul_ln136_29" [../src/harness.h:136]   --->   Operation 1477 'zext' 'mul_ln136_376_cast436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp256 = add i16 %p_cast253, i16 %mul_ln136_327_cast" [../src/harness.h:136]   --->   Operation 1478 'add' 'tmp256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1479 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_120 = add i16 %tmp257, i16 %tmp256" [../src/harness.h:136]   --->   Operation 1479 'add' 'empty_120' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%p_cast254 = sext i16 %empty_120" [../src/harness.h:136]   --->   Operation 1480 'sext' 'p_cast254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1481 [1/1] (0.00ns)   --->   "%mul_ln136_383_cast437 = sext i13 %sub_ln136_91" [../src/harness.h:136]   --->   Operation 1481 'sext' 'mul_ln136_383_cast437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%mul_ln136_398_cast440 = sext i13 %sub_ln136_102" [../src/harness.h:136]   --->   Operation 1482 'sext' 'mul_ln136_398_cast440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/1] (0.00ns)   --->   "%mul_ln136_401_cast443 = sext i12 %sub_ln136_106" [../src/harness.h:136]   --->   Operation 1483 'sext' 'mul_ln136_401_cast443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1484 [1/1] (0.00ns)   --->   "%mul_ln136_446_cast438 = sext i13 %sub_ln136_136" [../src/harness.h:136]   --->   Operation 1484 'sext' 'mul_ln136_446_cast438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1485 [1/1] (0.00ns)   --->   "%mul_ln136_453_cast439 = zext i13 %sub_ln136_142" [../src/harness.h:136]   --->   Operation 1485 'zext' 'mul_ln136_453_cast439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (0.00ns)   --->   "%and_ln136_59_cast = zext i9 %tmp_159" [../src/harness.h:136]   --->   Operation 1486 'zext' 'and_ln136_59_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1487 [1/1] (0.00ns)   --->   "%and_ln136_61_cast = zext i10 %and_ln136_5" [../src/harness.h:136]   --->   Operation 1487 'zext' 'and_ln136_61_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (0.00ns)   --->   "%mul_ln136_502_cast444 = zext i11 %sub_ln136_171" [../src/harness.h:136]   --->   Operation 1488 'zext' 'mul_ln136_502_cast444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1489 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp260 = add i14 %mul_ln136_376_cast436, i14 %mul_ln136_383_cast437" [../src/harness.h:136]   --->   Operation 1489 'add' 'tmp260' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp260_cast = sext i14 %tmp260" [../src/harness.h:136]   --->   Operation 1490 'sext' 'tmp260_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1491 [1/1] (0.78ns)   --->   "%tmp259 = add i17 %tmp260_cast, i17 %p_cast254" [../src/harness.h:136]   --->   Operation 1491 'add' 'tmp259' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp262 = add i14 %mul_ln136_446_cast438, i14 %mul_ln136_453_cast439" [../src/harness.h:136]   --->   Operation 1492 'add' 'tmp262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1493 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%tmp261 = add i14 %tmp262, i14 %mul_ln136_398_cast440" [../src/harness.h:136]   --->   Operation 1493 'add' 'tmp261' <Predicate = true> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1494 [1/1] (0.77ns)   --->   "%tmp264 = add i13 %tmp265, i13 %mul_ln136_401_cast443" [../src/harness.h:136]   --->   Operation 1494 'add' 'tmp264' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1495 [1/1] (0.71ns)   --->   "%tmp267 = add i11 %and_ln136_61_cast, i11 %and_ln136_59_cast" [../src/harness.h:136]   --->   Operation 1495 'add' 'tmp267' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp267_cast = zext i11 %tmp267" [../src/harness.h:136]   --->   Operation 1496 'zext' 'tmp267_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1497 [1/1] (0.74ns)   --->   "%tmp266 = add i12 %tmp267_cast, i12 %mul_ln136_502_cast444" [../src/harness.h:136]   --->   Operation 1497 'add' 'tmp266' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1498 [1/1] (0.78ns)   --->   "%add_ln147_67 = add i15 %shl_ln136_7, i15 2176" [../src/harness.h:147]   --->   Operation 1498 'add' 'add_ln147_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln147_9 = zext i15 %add_ln147_67" [../src/harness.h:147]   --->   Operation 1499 'zext' 'zext_ln147_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_68 = add i17 %zext_ln147_9, i17 %sext_ln136_20" [../src/harness.h:147]   --->   Operation 1500 'add' 'add_ln147_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1501 [1/1] (0.78ns)   --->   "%add_ln147_69 = add i15 %zext_ln136_99, i15 %sext_ln136_23" [../src/harness.h:147]   --->   Operation 1501 'add' 'add_ln147_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln147_26 = sext i15 %add_ln147_69" [../src/harness.h:147]   --->   Operation 1502 'sext' 'sext_ln147_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1503 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_70 = add i17 %sext_ln147_26, i17 %add_ln147_68" [../src/harness.h:147]   --->   Operation 1503 'add' 'add_ln147_70' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1504 [1/1] (0.00ns)   --->   "%mul_ln136_330_cast = zext i13 %add_ln136_13" [../src/harness.h:136]   --->   Operation 1504 'zext' 'mul_ln136_330_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1505 [1/1] (0.00ns)   --->   "%p_cast257 = sext i15 %empty_123" [../src/harness.h:136]   --->   Operation 1505 'sext' 'p_cast257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1506 [1/1] (0.00ns)   --->   "%mul_ln136_448_cast454 = zext i13 %sub_ln136_138" [../src/harness.h:136]   --->   Operation 1506 'zext' 'mul_ln136_448_cast454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1507 [1/1] (0.78ns)   --->   "%tmp273 = add i16 %p_cast257, i16 %mul_ln136_330_cast" [../src/harness.h:136]   --->   Operation 1507 'add' 'tmp273' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp274_cast = sext i14 %tmp274" [../src/harness.h:136]   --->   Operation 1508 'sext' 'tmp274_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp272 = add i16 %tmp274_cast, i16 %tmp273" [../src/harness.h:136]   --->   Operation 1509 'add' 'tmp272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp277_cast = zext i13 %tmp277" [../src/harness.h:136]   --->   Operation 1510 'zext' 'tmp277_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp278_cast = sext i11 %tmp278" [../src/harness.h:136]   --->   Operation 1511 'sext' 'tmp278_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1512 [1/1] (0.77ns)   --->   "%tmp276 = add i14 %tmp278_cast, i14 %tmp277_cast" [../src/harness.h:136]   --->   Operation 1512 'add' 'tmp276' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp276_cast = sext i14 %tmp276" [../src/harness.h:136]   --->   Operation 1513 'sext' 'tmp276_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1514 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_124 = add i16 %tmp276_cast, i16 %tmp272" [../src/harness.h:136]   --->   Operation 1514 'add' 'empty_124' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1515 [1/1] (0.00ns)   --->   "%and_ln136_56_cast = zext i9 %tmp_148" [../src/harness.h:136]   --->   Operation 1515 'zext' 'and_ln136_56_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1516 [1/1] (0.00ns)   --->   "%mul_ln136_499_cast455 = zext i12 %sub_ln136_169" [../src/harness.h:136]   --->   Operation 1516 'zext' 'mul_ln136_499_cast455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1517 [1/1] (0.00ns)   --->   "%and_ln136_65_cast = zext i10 %and_ln136_6" [../src/harness.h:136]   --->   Operation 1517 'zext' 'and_ln136_65_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1518 [1/1] (0.77ns)   --->   "%tmp281 = add i14 %mul_ln136_448_cast454, i14 %mul_ln136_499_cast455" [../src/harness.h:136]   --->   Operation 1518 'add' 'tmp281' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp283 = add i12 %zext_ln136_283, i12 %and_ln136_65_cast" [../src/harness.h:136]   --->   Operation 1519 'add' 'tmp283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1520 [1/1] (0.69ns)   --->   "%tmp284 = add i10 %and_ln136_56_cast, i10 %zext_ln136_312" [../src/harness.h:136]   --->   Operation 1520 'add' 'tmp284' <Predicate = true> <Delay = 0.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp284_cast = zext i10 %tmp284" [../src/harness.h:136]   --->   Operation 1521 'zext' 'tmp284_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1522 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%tmp282 = add i12 %tmp284_cast, i12 %tmp283" [../src/harness.h:136]   --->   Operation 1522 'add' 'tmp282' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1523 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_77 = add i15 %add_ln147_58, i15 %sext_ln136_35" [../src/harness.h:147]   --->   Operation 1523 'add' 'add_ln147_77' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.82>
ST_5 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln136_88 = zext i8 %tmp_123" [../src/harness.h:136]   --->   Operation 1524 'zext' 'zext_ln136_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1525 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_35 = muxlogic i15 %zext_ln136_91"   --->   Operation 1525 'muxlogic' 'muxLogicI0_to_mul_ln136_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1526 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_35 = muxlogic i15 32733"   --->   Operation 1526 'muxlogic' 'muxLogicI1_to_mul_ln136_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1527 [1/1] (0.92ns) (grouped into DSP with root node tmp133)   --->   "%mul_ln136_35 = mul i15 %zext_ln136_91, i15 32733" [../src/harness.h:136]   --->   Operation 1527 'mul' 'mul_ln136_35' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1528 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_38 = muxlogic i14 %zext_ln136_88"   --->   Operation 1528 'muxlogic' 'muxLogicI0_to_mul_ln136_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1529 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_38 = muxlogic i14 44"   --->   Operation 1529 'muxlogic' 'muxLogicI1_to_mul_ln136_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1530 [1/1] (0.92ns) (grouped into DSP with root node tmp111)   --->   "%mul_ln136_38 = mul i14 %zext_ln136_88, i14 44" [../src/harness.h:136]   --->   Operation 1530 'mul' 'mul_ln136_38' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln136_98 = zext i8 %tmp_127" [../src/harness.h:136]   --->   Operation 1531 'zext' 'zext_ln136_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_127, i7 0" [../src/harness.h:136]   --->   Operation 1532 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln136_249 = zext i15 %tmp_128" [../src/harness.h:136]   --->   Operation 1533 'zext' 'zext_ln136_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1534 [1/1] (0.78ns)   --->   "%sub_ln136_125 = sub i16 %zext_ln136_98, i16 %zext_ln136_249" [../src/harness.h:136]   --->   Operation 1534 'sub' 'sub_ln136_125' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln136_107 = zext i8 %tmp_135" [../src/harness.h:136]   --->   Operation 1535 'zext' 'zext_ln136_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1536 [1/1] (0.78ns)   --->   "%sub_ln136_133 = sub i15 %p_shl17, i15 %zext_ln136_107" [../src/harness.h:136]   --->   Operation 1536 'sub' 'sub_ln136_133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1537 [1/1] (0.00ns)   --->   "%shl_ln136_20 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %sub_ln136_133, i2 0" [../src/harness.h:136]   --->   Operation 1537 'bitconcatenate' 'shl_ln136_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln136_106 = zext i17 %shl_ln136_20" [../src/harness.h:136]   --->   Operation 1538 'zext' 'zext_ln136_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1539 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_43 = muxlogic i15 %zext_ln136_107"   --->   Operation 1539 'muxlogic' 'muxLogicI0_to_mul_ln136_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1540 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_43 = muxlogic i15 94"   --->   Operation 1540 'muxlogic' 'muxLogicI1_to_mul_ln136_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1541 [1/1] (0.92ns) (grouped into DSP with root node tmp170)   --->   "%mul_ln136_43 = mul i15 %zext_ln136_107, i15 94" [../src/harness.h:136]   --->   Operation 1541 'mul' 'mul_ln136_43' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1542 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_46 = muxlogic i12 %zext_ln136_117"   --->   Operation 1542 'muxlogic' 'muxLogicI0_to_mul_ln136_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1543 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_46 = muxlogic i12 13"   --->   Operation 1543 'muxlogic' 'muxLogicI1_to_mul_ln136_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1544 [1/1] (0.92ns) (grouped into DSP with root node tmp125)   --->   "%mul_ln136_46 = mul i12 %zext_ln136_117, i12 13" [../src/harness.h:136]   --->   Operation 1544 'mul' 'mul_ln136_46' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln136_136 = zext i8 %tmp_149" [../src/harness.h:136]   --->   Operation 1545 'zext' 'zext_ln136_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1546 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_49 = muxlogic i13 %zext_ln136_136"   --->   Operation 1546 'muxlogic' 'muxLogicI0_to_mul_ln136_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1547 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_49 = muxlogic i13 23"   --->   Operation 1547 'muxlogic' 'muxLogicI1_to_mul_ln136_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1548 [1/1] (0.92ns) (grouped into DSP with root node tmp83)   --->   "%mul_ln136_49 = mul i13 %zext_ln136_136, i13 23" [../src/harness.h:136]   --->   Operation 1548 'mul' 'mul_ln136_49' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln136_145 = zext i8 %tmp_157" [../src/harness.h:136]   --->   Operation 1549 'zext' 'zext_ln136_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1550 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_53 = muxlogic i13 %zext_ln136_145"   --->   Operation 1550 'muxlogic' 'muxLogicI0_to_mul_ln136_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1551 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_53 = muxlogic i13 23"   --->   Operation 1551 'muxlogic' 'muxLogicI1_to_mul_ln136_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1552 [1/1] (0.92ns) (grouped into DSP with root node tmp140)   --->   "%mul_ln136_53 = mul i13 %zext_ln136_145, i13 23" [../src/harness.h:136]   --->   Operation 1552 'mul' 'mul_ln136_53' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1553 [1/1] (0.00ns)   --->   "%and_ln136_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_157, i3 0" [../src/harness.h:136]   --->   Operation 1553 'bitconcatenate' 'and_ln136_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln136_148 = zext i8 %tmp_160" [../src/harness.h:136]   --->   Operation 1554 'zext' 'zext_ln136_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln136_151 = zext i8 %tmp_160" [../src/harness.h:136]   --->   Operation 1555 'zext' 'zext_ln136_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1556 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_56 = muxlogic i13 %zext_ln136_151"   --->   Operation 1556 'muxlogic' 'muxLogicI0_to_mul_ln136_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1557 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_56 = muxlogic i13 8181"   --->   Operation 1557 'muxlogic' 'muxLogicI1_to_mul_ln136_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1558 [1/1] (1.26ns)   --->   "%mul_ln136_56 = mul i13 %zext_ln136_151, i13 8181" [../src/harness.h:136]   --->   Operation 1558 'mul' 'mul_ln136_56' <Predicate = true> <Delay = 1.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1559 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_58 = muxlogic i14 %zext_ln136_148"   --->   Operation 1559 'muxlogic' 'muxLogicI0_to_mul_ln136_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1560 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_58 = muxlogic i14 49"   --->   Operation 1560 'muxlogic' 'muxLogicI1_to_mul_ln136_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1561 [1/1] (0.92ns) (grouped into DSP with root node tmp99)   --->   "%mul_ln136_58 = mul i14 %zext_ln136_148, i14 49" [../src/harness.h:136]   --->   Operation 1561 'mul' 'mul_ln136_58' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1562 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_60 = muxlogic i14 %zext_ln136_148"   --->   Operation 1562 'muxlogic' 'muxLogicI0_to_mul_ln136_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1563 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_60 = muxlogic i14 16362"   --->   Operation 1563 'muxlogic' 'muxLogicI1_to_mul_ln136_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1564 [1/1] (0.92ns) (grouped into DSP with root node tmp207)   --->   "%mul_ln136_60 = mul i14 %zext_ln136_148, i14 16362" [../src/harness.h:136]   --->   Operation 1564 'mul' 'mul_ln136_60' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln136_158 = zext i8 %tmp_166" [../src/harness.h:136]   --->   Operation 1565 'zext' 'zext_ln136_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln136_160 = zext i8 %tmp_166" [../src/harness.h:136]   --->   Operation 1566 'zext' 'zext_ln136_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln136_28 = sext i12 %shl_ln136_26" [../src/harness.h:136]   --->   Operation 1567 'sext' 'sext_ln136_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln136_302 = zext i11 %p_shl28" [../src/harness.h:136]   --->   Operation 1568 'zext' 'zext_ln136_302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1569 [1/1] (0.74ns)   --->   "%sub_ln136_180 = sub i12 %zext_ln136_158, i12 %zext_ln136_302" [../src/harness.h:136]   --->   Operation 1569 'sub' 'sub_ln136_180' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1570 [1/1] (0.00ns)   --->   "%shl_ln136_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_180, i2 0" [../src/harness.h:136]   --->   Operation 1570 'bitconcatenate' 'shl_ln136_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln136_30 = sext i14 %shl_ln136_27" [../src/harness.h:136]   --->   Operation 1571 'sext' 'sext_ln136_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1572 [1/1] (0.00ns)   --->   "%p_shl29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_166, i5 0" [../src/harness.h:136]   --->   Operation 1572 'bitconcatenate' 'p_shl29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln136_303 = zext i9 %tmp_168" [../src/harness.h:136]   --->   Operation 1573 'zext' 'zext_ln136_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1574 [1/1] (0.77ns)   --->   "%sub_ln136_181 = sub i13 %p_shl29, i13 %zext_ln136_303" [../src/harness.h:136]   --->   Operation 1574 'sub' 'sub_ln136_181' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1575 [1/1] (0.00ns)   --->   "%shl_ln136_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_181, i2 0" [../src/harness.h:136]   --->   Operation 1575 'bitconcatenate' 'shl_ln136_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln136_120 = zext i15 %shl_ln136_28" [../src/harness.h:136]   --->   Operation 1576 'zext' 'zext_ln136_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1577 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_62 = muxlogic i14 %zext_ln136_160"   --->   Operation 1577 'muxlogic' 'muxLogicI0_to_mul_ln136_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1578 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_62 = muxlogic i14 16365"   --->   Operation 1578 'muxlogic' 'muxLogicI1_to_mul_ln136_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1579 [1/1] (0.92ns) (grouped into DSP with root node tmp208)   --->   "%mul_ln136_62 = mul i14 %zext_ln136_160, i14 16365" [../src/harness.h:136]   --->   Operation 1579 'mul' 'mul_ln136_62' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_184 = sub i13 %sub_ln136_183, i13 %zext_ln136_303" [../src/harness.h:136]   --->   Operation 1580 'sub' 'sub_ln136_184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln136_165 = zext i8 %tmp_169" [../src/harness.h:136]   --->   Operation 1581 'zext' 'zext_ln136_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln136_166 = zext i8 %tmp_169" [../src/harness.h:136]   --->   Operation 1582 'zext' 'zext_ln136_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_169, i2 0" [../src/harness.h:136]   --->   Operation 1583 'bitconcatenate' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln136_306 = zext i10 %tmp_170" [../src/harness.h:136]   --->   Operation 1584 'zext' 'zext_ln136_306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1585 [1/1] (0.71ns)   --->   "%add_ln136_38 = add i11 %zext_ln136_306, i11 %zext_ln136_166" [../src/harness.h:136]   --->   Operation 1585 'add' 'add_ln136_38' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1586 [1/1] (0.00ns)   --->   "%shl_ln136_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln136_38, i2 0" [../src/harness.h:136]   --->   Operation 1586 'bitconcatenate' 'shl_ln136_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln136_124 = zext i13 %shl_ln136_30" [../src/harness.h:136]   --->   Operation 1587 'zext' 'zext_ln136_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln136_309 = zext i10 %tmp_170" [../src/harness.h:136]   --->   Operation 1588 'zext' 'zext_ln136_309' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_186 = sub i12 0, i12 %zext_ln136_309" [../src/harness.h:136]   --->   Operation 1589 'sub' 'sub_ln136_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1590 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_187 = sub i12 %sub_ln136_186, i12 %zext_ln136_165" [../src/harness.h:136]   --->   Operation 1590 'sub' 'sub_ln136_187' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1591 [1/1] (0.00ns)   --->   "%shl_ln136_32 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_187, i2 0" [../src/harness.h:136]   --->   Operation 1591 'bitconcatenate' 'shl_ln136_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln136_32 = sext i14 %shl_ln136_32" [../src/harness.h:136]   --->   Operation 1592 'sext' 'sext_ln136_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln136_33 = sext i14 %shl_ln136_32" [../src/harness.h:136]   --->   Operation 1593 'sext' 'sext_ln136_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1594 [1/1] (0.00ns)   --->   "%shl_ln136_33 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %mul_ln136_63, i2 0" [../src/harness.h:136]   --->   Operation 1594 'bitconcatenate' 'shl_ln136_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln136_128 = zext i17 %shl_ln136_33" [../src/harness.h:136]   --->   Operation 1595 'zext' 'zext_ln136_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1596 [1/1] (0.00ns)   --->   "%shl_ln136_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln136_189, i2 0" [../src/harness.h:136]   --->   Operation 1596 'bitconcatenate' 'shl_ln136_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln136_34 = sext i15 %shl_ln136_34" [../src/harness.h:136]   --->   Operation 1597 'sext' 'sext_ln136_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln136_168 = zext i8 %tmp_173" [../src/harness.h:136]   --->   Operation 1598 'zext' 'zext_ln136_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_174 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp_173, i5 0" [../src/harness.h:136]   --->   Operation 1599 'bitconcatenate' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln136_313 = zext i13 %tmp_174" [../src/harness.h:136]   --->   Operation 1600 'zext' 'zext_ln136_313' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_175 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_173, i2 0" [../src/harness.h:136]   --->   Operation 1601 'bitconcatenate' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln136_314 = zext i10 %tmp_175" [../src/harness.h:136]   --->   Operation 1602 'zext' 'zext_ln136_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1603 [1/1] (0.77ns)   --->   "%add_ln136_39 = add i14 %zext_ln136_313, i14 %zext_ln136_314" [../src/harness.h:136]   --->   Operation 1603 'add' 'add_ln136_39' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1604 [1/1] (0.00ns)   --->   "%shl_ln136_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln136_39, i2 0" [../src/harness.h:136]   --->   Operation 1604 'bitconcatenate' 'shl_ln136_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln136_132 = zext i16 %shl_ln136_36" [../src/harness.h:136]   --->   Operation 1605 'zext' 'zext_ln136_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1606 [1/1] (0.00ns)   --->   "%p_shl31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_173, i4 0" [../src/harness.h:136]   --->   Operation 1606 'bitconcatenate' 'p_shl31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln136_315 = zext i10 %tmp_175" [../src/harness.h:136]   --->   Operation 1607 'zext' 'zext_ln136_315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1608 [1/1] (0.77ns)   --->   "%sub_ln136_191 = sub i12 %p_shl31, i12 %zext_ln136_315" [../src/harness.h:136]   --->   Operation 1608 'sub' 'sub_ln136_191' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1609 [1/1] (0.00ns)   --->   "%shl_ln136_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_191, i2 0" [../src/harness.h:136]   --->   Operation 1609 'bitconcatenate' 'shl_ln136_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln136_134 = zext i14 %shl_ln136_37" [../src/harness.h:136]   --->   Operation 1610 'zext' 'zext_ln136_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_176 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_173, i3 0" [../src/harness.h:136]   --->   Operation 1611 'bitconcatenate' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln136_316 = zext i11 %tmp_176" [../src/harness.h:136]   --->   Operation 1612 'zext' 'zext_ln136_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1613 [1/1] (0.74ns)   --->   "%sub_ln136_192 = sub i12 0, i12 %zext_ln136_316" [../src/harness.h:136]   --->   Operation 1613 'sub' 'sub_ln136_192' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1614 [1/1] (0.00ns)   --->   "%shl_ln136_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_192, i2 0" [../src/harness.h:136]   --->   Operation 1614 'bitconcatenate' 'shl_ln136_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln136_36 = sext i14 %shl_ln136_38" [../src/harness.h:136]   --->   Operation 1615 'sext' 'sext_ln136_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1616 [1/1] (0.74ns)   --->   "%add_ln136_40 = add i12 %zext_ln136_316, i12 %zext_ln136_168" [../src/harness.h:136]   --->   Operation 1616 'add' 'add_ln136_40' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1617 [1/1] (0.00ns)   --->   "%shl_ln136_39 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln136_40, i2 0" [../src/harness.h:136]   --->   Operation 1617 'bitconcatenate' 'shl_ln136_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln136_137 = zext i14 %shl_ln136_39" [../src/harness.h:136]   --->   Operation 1618 'zext' 'zext_ln136_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_177 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_173, i1 0" [../src/harness.h:136]   --->   Operation 1619 'bitconcatenate' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln136_317 = zext i9 %tmp_177" [../src/harness.h:136]   --->   Operation 1620 'zext' 'zext_ln136_317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1621 [1/1] (0.74ns)   --->   "%sub_ln136_193 = sub i11 %tmp_176, i11 %zext_ln136_317" [../src/harness.h:136]   --->   Operation 1621 'sub' 'sub_ln136_193' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1622 [1/1] (0.00ns)   --->   "%shl_ln136_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln136_193, i2 0" [../src/harness.h:136]   --->   Operation 1622 'bitconcatenate' 'shl_ln136_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln136_139 = zext i13 %shl_ln136_40" [../src/harness.h:136]   --->   Operation 1623 'zext' 'zext_ln136_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_194 = sub i12 0, i12 %zext_ln136_315" [../src/harness.h:136]   --->   Operation 1624 'sub' 'sub_ln136_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1625 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%sub_ln136_195 = sub i12 %sub_ln136_194, i12 %zext_ln136_168" [../src/harness.h:136]   --->   Operation 1625 'sub' 'sub_ln136_195' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1626 [1/1] (0.00ns)   --->   "%shl_ln136_41 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %sub_ln136_195, i2 0" [../src/harness.h:136]   --->   Operation 1626 'bitconcatenate' 'shl_ln136_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1627 [1/1] (0.00ns)   --->   "%shl_ln136_86_cast459 = sext i14 %shl_ln136_41" [../src/harness.h:136]   --->   Operation 1627 'sext' 'shl_ln136_86_cast459' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1628 [1/1] (0.00ns)   --->   "%mul_ln136_437_cast = sext i12 %sub_ln136_129" [../src/harness.h:136]   --->   Operation 1628 'sext' 'mul_ln136_437_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1629 [1/1] (0.00ns)   --->   "%p_cast195 = sext i15 %empty_74" [../src/harness.h:136]   --->   Operation 1629 'sext' 'p_cast195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1630 [1/1] (0.00ns)   --->   "%mul_ln136_445_cast300 = sext i12 %sub_ln136_135" [../src/harness.h:136]   --->   Operation 1630 'sext' 'mul_ln136_445_cast300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp69 = add i16 %p_cast195, i16 %mul_ln136_437_cast" [../src/harness.h:136]   --->   Operation 1631 'add' 'tmp69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp71_cast = sext i12 %tmp71" [../src/harness.h:136]   --->   Operation 1632 'sext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1633 [1/1] (0.77ns)   --->   "%tmp70 = add i13 %tmp71_cast, i13 %mul_ln136_445_cast300" [../src/harness.h:136]   --->   Operation 1633 'add' 'tmp70' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp70_cast = sext i13 %tmp70" [../src/harness.h:136]   --->   Operation 1634 'sext' 'tmp70_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1635 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%tmp34031 = add i16 %tmp70_cast, i16 %tmp69" [../src/harness.h:136]   --->   Operation 1635 'add' 'tmp34031' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i16 %add_ln147_1" [../src/harness.h:147]   --->   Operation 1636 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln147_2 = sext i16 %add_ln147_2" [../src/harness.h:147]   --->   Operation 1637 'sext' 'sext_ln147_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_3 = add i17 %sext_ln147_2, i17 %sext_ln147_1" [../src/harness.h:147]   --->   Operation 1638 'add' 'add_ln147_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1639 [1/1] (0.00ns)   --->   "%p_cast197 = sext i15 %empty_76" [../src/harness.h:136]   --->   Operation 1639 'sext' 'p_cast197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1640 [1/1] (0.00ns) (grouped into DSP with root node tmp83)   --->   "%mul_ln136_469_cast = zext i13 %mul_ln136_49" [../src/harness.h:136]   --->   Operation 1640 'zext' 'mul_ln136_469_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp79_cast = sext i14 %tmp79" [../src/harness.h:136]   --->   Operation 1641 'sext' 'tmp79_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp78 = add i16 %tmp79_cast, i16 %p_cast197" [../src/harness.h:136]   --->   Operation 1642 'add' 'tmp78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1643 [1/1] (0.00ns)   --->   "%tmp80_cast = zext i14 %tmp80" [../src/harness.h:136]   --->   Operation 1643 'zext' 'tmp80_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1644 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_77 = add i16 %tmp80_cast, i16 %tmp78" [../src/harness.h:136]   --->   Operation 1644 'add' 'empty_77' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1645 [1/1] (0.00ns)   --->   "%p_cast198 = sext i16 %empty_77" [../src/harness.h:136]   --->   Operation 1645 'sext' 'p_cast198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1646 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp83 = add i17 %p_cast198, i17 %mul_ln136_469_cast" [../src/harness.h:136]   --->   Operation 1646 'add' 'tmp83' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_180 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp36827, i2 0" [../src/harness.h:136]   --->   Operation 1647 'bitconcatenate' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln147_24 = sext i18 %tmp_180" [../src/harness.h:147]   --->   Operation 1648 'sext' 'sext_ln147_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1649 [1/1] (0.00ns)   --->   "%p_cast207 = sext i15 %empty_85" [../src/harness.h:136]   --->   Operation 1649 'sext' 'p_cast207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1650 [1/1] (0.00ns) (grouped into DSP with root node tmp99)   --->   "%mul_ln136_496_cast = zext i14 %mul_ln136_58" [../src/harness.h:136]   --->   Operation 1650 'zext' 'mul_ln136_496_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1651 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp99 = add i16 %p_cast207, i16 %mul_ln136_496_cast" [../src/harness.h:136]   --->   Operation 1651 'add' 'tmp99' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp100_cast = sext i14 %tmp100" [../src/harness.h:136]   --->   Operation 1652 'sext' 'tmp100_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1653 [1/1] (0.78ns)   --->   "%tmp38525 = add i16 %tmp100_cast, i16 %tmp99" [../src/harness.h:136]   --->   Operation 1653 'add' 'tmp38525' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1654 [1/1] (0.00ns)   --->   "%add_ln147_106_cast = sext i16 %add_ln147_10" [../src/harness.h:147]   --->   Operation 1654 'sext' 'add_ln147_106_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1655 [1/1] (0.00ns)   --->   "%p_cast209 = sext i16 %empty_86" [../src/harness.h:136]   --->   Operation 1655 'sext' 'p_cast209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1656 [1/1] (0.00ns) (grouped into DSP with root node tmp111)   --->   "%mul_ln136_425_cast331 = zext i14 %mul_ln136_38" [../src/harness.h:136]   --->   Operation 1656 'zext' 'mul_ln136_425_cast331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1657 [1/1] (0.00ns)   --->   "%mul_ln136_447_cast = sext i16 %sub_ln136_137" [../src/harness.h:136]   --->   Operation 1657 'sext' 'mul_ln136_447_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1658 [1/1] (0.78ns)   --->   "%tmp110 = add i17 %p_cast209, i17 %mul_ln136_447_cast" [../src/harness.h:136]   --->   Operation 1658 'add' 'tmp110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1659 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp111 = add i15 %mul_ln136_59, i15 %mul_ln136_425_cast331" [../src/harness.h:136]   --->   Operation 1659 'add' 'tmp111' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp111_cast = sext i15 %tmp111" [../src/harness.h:136]   --->   Operation 1660 'sext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp109 = add i17 %tmp111_cast, i17 %tmp110" [../src/harness.h:136]   --->   Operation 1661 'add' 'tmp109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp114_cast = zext i13 %tmp114" [../src/harness.h:136]   --->   Operation 1662 'zext' 'tmp114_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1663 [1/1] (0.78ns)   --->   "%tmp112 = add i15 %tmp114_cast, i15 %tmp113" [../src/harness.h:136]   --->   Operation 1663 'add' 'tmp112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp112_cast = sext i15 %tmp112" [../src/harness.h:136]   --->   Operation 1664 'sext' 'tmp112_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1665 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp40123 = add i17 %tmp112_cast, i17 %tmp109" [../src/harness.h:136]   --->   Operation 1665 'add' 'tmp40123' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1666 [1/1] (0.00ns) (grouped into DSP with root node tmp125)   --->   "%mul_ln136_450_cast = zext i12 %mul_ln136_46" [../src/harness.h:136]   --->   Operation 1666 'zext' 'mul_ln136_450_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1667 [1/1] (0.00ns)   --->   "%p_cast214 = sext i15 %empty_90" [../src/harness.h:136]   --->   Operation 1667 'sext' 'p_cast214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1668 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp125 = add i16 %p_cast214, i16 %mul_ln136_450_cast" [../src/harness.h:136]   --->   Operation 1668 'add' 'tmp125' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp126_cast = sext i12 %tmp126" [../src/harness.h:136]   --->   Operation 1669 'sext' 'tmp126_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1670 [1/1] (0.78ns)   --->   "%tmp41721 = add i16 %tmp126_cast, i16 %tmp125" [../src/harness.h:136]   --->   Operation 1670 'add' 'tmp41721' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln147_3 = zext i14 %add_ln147_16" [../src/harness.h:147]   --->   Operation 1671 'zext' 'zext_ln147_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_17 = add i17 %zext_ln147_3, i17 %add_ln147_15" [../src/harness.h:147]   --->   Operation 1672 'add' 'add_ln147_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1673 [1/1] (0.00ns)   --->   "%p_cast218 = sext i15 %empty_93" [../src/harness.h:136]   --->   Operation 1673 'sext' 'p_cast218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1674 [1/1] (0.00ns) (grouped into DSP with root node tmp133)   --->   "%mul_ln136_417_cast = sext i15 %mul_ln136_35" [../src/harness.h:136]   --->   Operation 1674 'sext' 'mul_ln136_417_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1675 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp133 = add i16 %p_cast218, i16 %mul_ln136_417_cast" [../src/harness.h:136]   --->   Operation 1675 'add' 'tmp133' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp134_cast = zext i13 %tmp134" [../src/harness.h:136]   --->   Operation 1676 'zext' 'tmp134_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1677 [1/1] (0.78ns)   --->   "%empty_94 = add i16 %tmp134_cast, i16 %tmp133" [../src/harness.h:136]   --->   Operation 1677 'add' 'empty_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1678 [1/1] (0.00ns) (grouped into DSP with root node tmp140)   --->   "%mul_ln136_487_cast353 = zext i13 %mul_ln136_53" [../src/harness.h:136]   --->   Operation 1678 'zext' 'mul_ln136_487_cast353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp141_cast = sext i13 %tmp141" [../src/harness.h:136]   --->   Operation 1679 'sext' 'tmp141_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1680 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp140 = add i15 %tmp141_cast, i15 %mul_ln136_487_cast353" [../src/harness.h:136]   --->   Operation 1680 'add' 'tmp140' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp142_cast = sext i13 %tmp142" [../src/harness.h:136]   --->   Operation 1681 'sext' 'tmp142_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1682 [1/1] (0.78ns)   --->   "%tmp139 = add i15 %tmp142_cast, i15 %tmp140" [../src/harness.h:136]   --->   Operation 1682 'add' 'tmp139' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln147_7 = sext i17 %add_ln147_21" [../src/harness.h:147]   --->   Operation 1683 'sext' 'sext_ln147_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_22 = add i19 %sext_ln147_7, i19 %zext_ln136_106" [../src/harness.h:147]   --->   Operation 1684 'add' 'add_ln147_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_23 = add i19 %sext_ln147_24, i19 %sext_ln136_28" [../src/harness.h:147]   --->   Operation 1685 'add' 'add_ln147_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln147_6 = zext i12 %add_ln147_24" [../src/harness.h:147]   --->   Operation 1686 'zext' 'zext_ln147_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1687 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln147_25 = add i19 %zext_ln147_6, i19 %add_ln147_23" [../src/harness.h:147]   --->   Operation 1687 'add' 'add_ln147_25' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1688 [1/1] (0.00ns)   --->   "%mul_ln136_478_cast = zext i12 %sub_ln136_160" [../src/harness.h:136]   --->   Operation 1688 'zext' 'mul_ln136_478_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1689 [1/1] (0.00ns)   --->   "%p_cast225 = sext i16 %empty_99" [../src/harness.h:136]   --->   Operation 1689 'sext' 'p_cast225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1690 [1/1] (0.00ns)   --->   "%mul_ln136_488_cast365 = zext i12 %sub_ln136_167" [../src/harness.h:136]   --->   Operation 1690 'zext' 'mul_ln136_488_cast365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp156 = add i17 %p_cast225, i17 %mul_ln136_478_cast" [../src/harness.h:136]   --->   Operation 1691 'add' 'tmp156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1692 [1/1] (0.77ns)   --->   "%tmp157 = add i13 %tmp158, i13 %mul_ln136_488_cast365" [../src/harness.h:136]   --->   Operation 1692 'add' 'tmp157' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp157_cast = zext i13 %tmp157" [../src/harness.h:136]   --->   Operation 1693 'zext' 'tmp157_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1694 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp45517 = add i17 %tmp157_cast, i17 %tmp156" [../src/harness.h:136]   --->   Operation 1694 'add' 'tmp45517' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp165_cast = sext i13 %tmp165" [../src/harness.h:136]   --->   Operation 1695 'sext' 'tmp165_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_101 = add i16 %tmp165_cast, i16 %tmp162" [../src/harness.h:136]   --->   Operation 1696 'add' 'empty_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1697 [1/1] (0.00ns) (grouped into DSP with root node tmp170)   --->   "%mul_ln136_443_cast371 = zext i15 %mul_ln136_43" [../src/harness.h:136]   --->   Operation 1697 'zext' 'mul_ln136_443_cast371' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1698 [1/1] (0.00ns)   --->   "%input_66_cast = zext i8 %tmp_154" [../src/harness.h:136]   --->   Operation 1698 'zext' 'input_66_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1699 [1/1] (0.00ns)   --->   "%mul_ln136_464_cast370 = sext i15 %mul_ln136_47" [../src/harness.h:136]   --->   Operation 1699 'sext' 'mul_ln136_464_cast370' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1700 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%tmp169 = add i16 %input_66_cast, i16 %empty_101" [../src/harness.h:136]   --->   Operation 1700 'add' 'tmp169' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp169_cast = sext i16 %tmp169" [../src/harness.h:136]   --->   Operation 1701 'sext' 'tmp169_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1702 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp170 = add i16 %mul_ln136_464_cast370, i16 %mul_ln136_443_cast371" [../src/harness.h:136]   --->   Operation 1702 'add' 'tmp170' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp170_cast = sext i16 %tmp170" [../src/harness.h:136]   --->   Operation 1703 'sext' 'tmp170_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp168 = add i17 %tmp170_cast, i17 %tmp169_cast" [../src/harness.h:136]   --->   Operation 1704 'add' 'tmp168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp171_cast = sext i15 %tmp171" [../src/harness.h:136]   --->   Operation 1705 'sext' 'tmp171_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1706 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_102 = add i17 %tmp171_cast, i17 %tmp168" [../src/harness.h:136]   --->   Operation 1706 'add' 'empty_102' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln147_12 = sext i17 %add_ln147_35" [../src/harness.h:147]   --->   Operation 1707 'sext' 'sext_ln147_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_36 = add i18 %sext_ln147_12, i18 %sext_ln136_30" [../src/harness.h:147]   --->   Operation 1708 'add' 'add_ln147_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1709 [1/1] (0.78ns)   --->   "%add_ln147_37 = add i17 %add_ln147_106_cast, i17 %zext_ln136_120" [../src/harness.h:147]   --->   Operation 1709 'add' 'add_ln147_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp197_cast = zext i16 %tmp197" [../src/harness.h:136]   --->   Operation 1710 'zext' 'tmp197_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp199_cast = zext i14 %tmp199" [../src/harness.h:136]   --->   Operation 1711 'zext' 'tmp199_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1712 [1/1] (0.78ns)   --->   "%tmp196 = add i17 %tmp199_cast, i17 %tmp197_cast" [../src/harness.h:136]   --->   Operation 1712 'add' 'tmp196' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp196_cast = zext i17 %tmp196" [../src/harness.h:136]   --->   Operation 1713 'zext' 'tmp196_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1714 [1/1] (0.79ns)   --->   "%tmp49813 = add i18 %tmp196_cast, i18 %tmp192" [../src/harness.h:136]   --->   Operation 1714 'add' 'tmp49813' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln147_15 = sext i16 %add_ln147_41" [../src/harness.h:147]   --->   Operation 1715 'sext' 'sext_ln147_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_42 = add i19 %zext_ln136_106, i19 %sext_ln147_15" [../src/harness.h:147]   --->   Operation 1716 'add' 'add_ln147_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1717 [1/1] (0.00ns) (grouped into DSP with root node tmp207)   --->   "%mul_ln136_498_cast405 = sext i14 %mul_ln136_60" [../src/harness.h:136]   --->   Operation 1717 'sext' 'mul_ln136_498_cast405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1718 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp207 = add i15 %empty_106, i15 %mul_ln136_498_cast405" [../src/harness.h:136]   --->   Operation 1718 'add' 'tmp207' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1719 [1/1] (0.00ns)   --->   "%tmp207_cast = sext i15 %tmp207" [../src/harness.h:136]   --->   Operation 1719 'sext' 'tmp207_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1720 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp208 = add i14 %tmp209, i14 %mul_ln136_62" [../src/harness.h:136]   --->   Operation 1720 'add' 'tmp208' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1721 [1/1] (0.00ns)   --->   "%tmp208_cast = sext i14 %tmp208" [../src/harness.h:136]   --->   Operation 1721 'sext' 'tmp208_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp206 = add i16 %tmp208_cast, i16 %tmp207_cast" [../src/harness.h:136]   --->   Operation 1722 'add' 'tmp206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp211_cast = sext i13 %tmp211" [../src/harness.h:136]   --->   Operation 1723 'sext' 'tmp211_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp212_cast = zext i13 %tmp212" [../src/harness.h:136]   --->   Operation 1724 'zext' 'tmp212_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1725 [1/1] (0.77ns)   --->   "%tmp210 = add i15 %tmp212_cast, i15 %tmp211_cast" [../src/harness.h:136]   --->   Operation 1725 'add' 'tmp210' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp210_cast = sext i15 %tmp210" [../src/harness.h:136]   --->   Operation 1726 'sext' 'tmp210_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1727 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%tmp51211 = add i16 %tmp210_cast, i16 %tmp206" [../src/harness.h:136]   --->   Operation 1727 'add' 'tmp51211' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1728 [1/1] (0.00ns)   --->   "%empty_107 = trunc i16 %tmp51211" [../src/harness.h:136]   --->   Operation 1728 'trunc' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1729 [1/1] (0.00ns)   --->   "%add_ln147_152_cast = sext i17 %add_ln147_51" [../src/harness.h:147]   --->   Operation 1729 'sext' 'add_ln147_152_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1730 [1/1] (0.00ns)   --->   "%p_cast240 = sext i15 %empty_109" [../src/harness.h:136]   --->   Operation 1730 'sext' 'p_cast240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp228_cast = sext i13 %tmp228" [../src/harness.h:136]   --->   Operation 1731 'sext' 'tmp228_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1732 [1/1] (0.78ns)   --->   "%tmp5269 = add i16 %tmp228_cast, i16 %p_cast240" [../src/harness.h:136]   --->   Operation 1732 'add' 'tmp5269' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1733 [1/1] (0.00ns)   --->   "%add_ln147_159_cast = sext i16 %add_ln147_57" [../src/harness.h:147]   --->   Operation 1733 'sext' 'add_ln147_159_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1734 [1/1] (0.00ns)   --->   "%tmp235_cast = sext i13 %tmp235" [../src/harness.h:136]   --->   Operation 1734 'sext' 'tmp235_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp233 = add i16 %tmp235_cast, i16 %tmp234" [../src/harness.h:136]   --->   Operation 1735 'add' 'tmp233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp238_cast = sext i13 %tmp238" [../src/harness.h:136]   --->   Operation 1736 'sext' 'tmp238_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp240_cast = sext i12 %tmp240" [../src/harness.h:136]   --->   Operation 1737 'sext' 'tmp240_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1738 [1/1] (0.77ns)   --->   "%tmp237 = add i14 %tmp240_cast, i14 %tmp238_cast" [../src/harness.h:136]   --->   Operation 1738 'add' 'tmp237' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp237_cast = sext i14 %tmp237" [../src/harness.h:136]   --->   Operation 1739 'sext' 'tmp237_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1740 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%tmp5417 = add i16 %tmp237_cast, i16 %tmp233" [../src/harness.h:136]   --->   Operation 1740 'add' 'tmp5417' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1741 [1/1] (0.00ns)   --->   "%p_cast248 = sext i15 %empty_115" [../src/harness.h:136]   --->   Operation 1741 'sext' 'p_cast248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1742 [1/1] (0.00ns)   --->   "%and_ln136_60_cast = zext i11 %and_ln136_4" [../src/harness.h:136]   --->   Operation 1742 'zext' 'and_ln136_60_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp246_cast = zext i14 %tmp246" [../src/harness.h:136]   --->   Operation 1743 'zext' 'tmp246_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp245 = add i16 %tmp246_cast, i16 %p_cast248" [../src/harness.h:136]   --->   Operation 1744 'add' 'tmp245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp247_cast = zext i13 %tmp247" [../src/harness.h:136]   --->   Operation 1745 'zext' 'tmp247_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1746 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_116 = add i16 %tmp247_cast, i16 %tmp245" [../src/harness.h:136]   --->   Operation 1746 'add' 'empty_116' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1747 [1/1] (0.00ns)   --->   "%p_cast249 = sext i16 %empty_116" [../src/harness.h:136]   --->   Operation 1747 'sext' 'p_cast249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1748 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%tmp249 = add i13 %sub_ln136_184, i13 %and_ln136_60_cast" [../src/harness.h:136]   --->   Operation 1748 'add' 'tmp249' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp249_cast = sext i13 %tmp249" [../src/harness.h:136]   --->   Operation 1749 'sext' 'tmp249_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1750 [1/1] (0.78ns)   --->   "%tmp5555 = add i17 %tmp249_cast, i17 %p_cast249" [../src/harness.h:136]   --->   Operation 1750 'add' 'tmp5555' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln147_23 = sext i14 %add_ln147_61" [../src/harness.h:147]   --->   Operation 1751 'sext' 'sext_ln147_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_62 = add i17 %sext_ln147_23, i17 %add_ln147_60" [../src/harness.h:147]   --->   Operation 1752 'add' 'add_ln147_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1753 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_63 = add i17 %add_ln147_17, i17 %zext_ln136_124" [../src/harness.h:147]   --->   Operation 1753 'add' 'add_ln147_63' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp261_cast = sext i14 %tmp261" [../src/harness.h:136]   --->   Operation 1754 'sext' 'tmp261_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp258 = add i17 %tmp261_cast, i17 %tmp259" [../src/harness.h:136]   --->   Operation 1755 'add' 'tmp258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp264_cast = sext i13 %tmp264" [../src/harness.h:136]   --->   Operation 1756 'sext' 'tmp264_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1757 [1/1] (0.00ns)   --->   "%tmp266_cast = zext i12 %tmp266" [../src/harness.h:136]   --->   Operation 1757 'zext' 'tmp266_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1758 [1/1] (0.77ns)   --->   "%tmp263 = add i14 %tmp266_cast, i14 %tmp264_cast" [../src/harness.h:136]   --->   Operation 1758 'add' 'tmp263' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp263_cast = sext i14 %tmp263" [../src/harness.h:136]   --->   Operation 1759 'sext' 'tmp263_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1760 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp5753 = add i17 %tmp263_cast, i17 %tmp258" [../src/harness.h:136]   --->   Operation 1760 'add' 'tmp5753' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln147_27 = sext i17 %add_ln147_70" [../src/harness.h:147]   --->   Operation 1761 'sext' 'sext_ln147_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1762 [1/1] (0.79ns)   --->   "%add_ln147_71 = add i18 %sext_ln147_27, i18 %sext_ln136_30" [../src/harness.h:147]   --->   Operation 1762 'add' 'add_ln147_71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1763 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln147_72 = add i19 %add_ln147_42, i19 %zext_ln136_128" [../src/harness.h:147]   --->   Operation 1763 'add' 'add_ln147_72' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1764 [1/1] (0.78ns)   --->   "%add_ln147_74 = add i17 %add_ln147_159_cast, i17 %sext_ln136_34" [../src/harness.h:147]   --->   Operation 1764 'add' 'add_ln147_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1765 [1/1] (0.00ns)   --->   "%p_cast258 = sext i16 %empty_124" [../src/harness.h:136]   --->   Operation 1765 'sext' 'p_cast258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp281_cast = zext i14 %tmp281" [../src/harness.h:136]   --->   Operation 1766 'zext' 'tmp281_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp280 = add i17 %tmp281_cast, i17 %p_cast258" [../src/harness.h:136]   --->   Operation 1767 'add' 'tmp280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp282_cast = zext i12 %tmp282" [../src/harness.h:136]   --->   Operation 1768 'zext' 'tmp282_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1769 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp5941 = add i17 %tmp282_cast, i17 %tmp280" [../src/harness.h:136]   --->   Operation 1769 'add' 'tmp5941' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1770 [1/1] (0.74ns)   --->   "%add_ln147_76 = add i11 %zext_ln136_269, i11 640" [../src/harness.h:147]   --->   Operation 1770 'add' 'add_ln147_76' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln147_13 = zext i11 %add_ln147_76" [../src/harness.h:147]   --->   Operation 1771 'zext' 'zext_ln147_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1772 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_79 = add i17 %add_ln147_62, i17 %sext_ln136_33" [../src/harness.h:147]   --->   Operation 1772 'add' 'add_ln147_79' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1773 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln147_81 = add i19 %add_ln147_22, i19 %zext_ln136_132" [../src/harness.h:147]   --->   Operation 1773 'add' 'add_ln147_81' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1774 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i19 %add_ln147_81" [../src/harness.h:147]   --->   Operation 1774 'trunc' 'trunc_ln147_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1775 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%add_ln147_84 = add i18 %add_ln147_36, i18 %zext_ln136_134" [../src/harness.h:147]   --->   Operation 1775 'add' 'add_ln147_84' <Predicate = true> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1776 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln147_86 = add i17 %add_ln147_3, i17 %sext_ln136_36" [../src/harness.h:147]   --->   Operation 1776 'add' 'add_ln147_86' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1777 [1/1] (0.78ns)   --->   "%add_ln147_89 = add i16 %sext_ln136_32, i16 %zext_ln136_137" [../src/harness.h:147]   --->   Operation 1777 'add' 'add_ln147_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1778 [1/1] (0.79ns)   --->   "%add_ln147_91 = add i18 %add_ln147_152_cast, i18 %zext_ln136_139" [../src/harness.h:147]   --->   Operation 1778 'add' 'add_ln147_91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i18 %add_ln147_91" [../src/harness.h:147]   --->   Operation 1779 'trunc' 'trunc_ln147_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1780 [1/1] (0.78ns)   --->   "%add_ln147_94 = add i15 %shl_ln136_86_cast459, i15 %zext_ln147_13" [../src/harness.h:147]   --->   Operation 1780 'add' 'add_ln147_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1781 [1/1] (0.67ns)   --->   "%icmp_ln154_3 = icmp_sgt  i19 %add_ln147_25, i19 16255" [../src/harness.h:154]   --->   Operation 1781 'icmp' 'icmp_ln154_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1782 [1/1] (0.67ns)   --->   "%icmp_ln156_3 = icmp_sgt  i19 %add_ln147_25, i19 0" [../src/harness.h:156]   --->   Operation 1782 'icmp' 'icmp_ln156_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%trunc_ln151_2 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_25, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1783 'partselect' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%xor_ln154_3 = xor i1 %icmp_ln154_3, i1 1" [../src/harness.h:154]   --->   Operation 1784 'xor' 'xor_ln154_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%and_ln156_3 = and i1 %icmp_ln156_3, i1 %xor_ln154_3" [../src/harness.h:156]   --->   Operation 1785 'and' 'and_ln156_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_3, i1 %and_ln156_3" [../src/harness.h:154]   --->   Operation 1786 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1787 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_3 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_2, i2 0, i7 0, i7 0, i2 %sel_tmp3" [../src/harness.h:151]   --->   Operation 1787 'sparsemux' 'result_3' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln136_146 = zext i8 %tmp_157" [../src/harness.h:136]   --->   Operation 1788 'zext' 'zext_ln136_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1789 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln136_52 = muxlogic i12 %zext_ln136_146"   --->   Operation 1789 'muxlogic' 'muxLogicI0_to_mul_ln136_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1790 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln136_52 = muxlogic i12 11"   --->   Operation 1790 'muxlogic' 'muxLogicI1_to_mul_ln136_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1791 [1/1] (0.92ns) (grouped into DSP with root node tmp84)   --->   "%mul_ln136_52 = mul i12 %zext_ln136_146, i12 11" [../src/harness.h:136]   --->   Operation 1791 'mul' 'mul_ln136_52' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_178 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp34031, i2 0" [../src/harness.h:136]   --->   Operation 1792 'bitconcatenate' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln147_13 = sext i18 %tmp_178" [../src/harness.h:147]   --->   Operation 1793 'sext' 'sext_ln147_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1794 [1/1] (0.00ns) (grouped into DSP with root node tmp84)   --->   "%mul_ln136_486_cast310 = zext i12 %mul_ln136_52" [../src/harness.h:136]   --->   Operation 1794 'zext' 'mul_ln136_486_cast310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1795 [1/1] (0.98ns) (root node of the DSP)   --->   "%tmp84 = add i13 %mul_ln136_56, i13 %mul_ln136_486_cast310" [../src/harness.h:136]   --->   Operation 1795 'add' 'tmp84' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp84_cast = sext i13 %tmp84" [../src/harness.h:136]   --->   Operation 1796 'sext' 'tmp84_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1797 [1/1] (0.79ns)   --->   "%tmp35729 = add i17 %tmp84_cast, i17 %tmp83" [../src/harness.h:136]   --->   Operation 1797 'add' 'tmp35729' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_181 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp38525, i2 0" [../src/harness.h:136]   --->   Operation 1798 'bitconcatenate' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln147_30 = sext i18 %tmp_181" [../src/harness.h:147]   --->   Operation 1799 'sext' 'sext_ln147_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1800 [1/1] (0.00ns)   --->   "%tmp_182 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp40123, i2 0" [../src/harness.h:136]   --->   Operation 1800 'bitconcatenate' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp402 = sext i19 %tmp_182" [../src/harness.h:136]   --->   Operation 1801 'sext' 'tmp402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_183 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp41721, i2 0" [../src/harness.h:136]   --->   Operation 1802 'bitconcatenate' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln147_31 = sext i18 %tmp_183" [../src/harness.h:147]   --->   Operation 1803 'sext' 'sext_ln147_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1804 [1/1] (0.00ns)   --->   "%mul_ln136_428_cast = sext i16 %sub_ln136_125" [../src/harness.h:136]   --->   Operation 1804 'sext' 'mul_ln136_428_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1805 [1/1] (0.00ns)   --->   "%p_cast219 = sext i16 %empty_94" [../src/harness.h:136]   --->   Operation 1805 'sext' 'p_cast219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1806 [1/1] (0.78ns)   --->   "%tmp136 = add i17 %p_cast219, i17 %mul_ln136_428_cast" [../src/harness.h:136]   --->   Operation 1806 'add' 'tmp136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp137_cast = sext i16 %tmp137" [../src/harness.h:136]   --->   Operation 1807 'sext' 'tmp137_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp135 = add i17 %tmp137_cast, i17 %tmp136" [../src/harness.h:136]   --->   Operation 1808 'add' 'tmp135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp139_cast = sext i15 %tmp139" [../src/harness.h:136]   --->   Operation 1809 'sext' 'tmp139_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1810 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%tmp43819 = add i17 %tmp139_cast, i17 %tmp135" [../src/harness.h:136]   --->   Operation 1810 'add' 'tmp43819' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1811 [1/1] (0.00ns)   --->   "%empty_95 = trunc i17 %tmp43819" [../src/harness.h:136]   --->   Operation 1811 'trunc' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_185 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp45517, i2 0" [../src/harness.h:136]   --->   Operation 1812 'bitconcatenate' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp456 = sext i19 %tmp_185" [../src/harness.h:136]   --->   Operation 1813 'sext' 'tmp456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1814 [1/1] (0.00ns)   --->   "%p_cast267 = sext i17 %empty_102" [../src/harness.h:136]   --->   Operation 1814 'sext' 'p_cast267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp175_cast = sext i14 %tmp175" [../src/harness.h:136]   --->   Operation 1815 'sext' 'tmp175_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1816 [1/1] (0.79ns)   --->   "%tmp47415 = add i18 %tmp175_cast, i18 %p_cast267" [../src/harness.h:136]   --->   Operation 1816 'add' 'tmp47415' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln147_35 = sext i17 %add_ln147_37" [../src/harness.h:147]   --->   Operation 1817 'sext' 'sext_ln147_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1818 [1/1] (0.79ns)   --->   "%add_ln147_38 = add i19 %sext_ln147_35, i19 %sext_ln147_30" [../src/harness.h:147]   --->   Operation 1818 'add' 'add_ln147_38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp179 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp49813, i2 0" [../src/harness.h:136]   --->   Operation 1819 'bitconcatenate' 'tmp179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln147_16 = sext i18 %add_ln147_43" [../src/harness.h:147]   --->   Operation 1820 'sext' 'sext_ln147_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1821 [1/1] (0.80ns)   --->   "%add_ln147_44 = add i20 %sext_ln147_16, i20 %tmp402" [../src/harness.h:147]   --->   Operation 1821 'add' 'add_ln147_44' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_186 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp51211, i2 0" [../src/harness.h:136]   --->   Operation 1822 'bitconcatenate' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_252_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %empty_107, i2 0" [../src/harness.h:136]   --->   Operation 1823 'bitconcatenate' 'tmp_252_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln147_37 = sext i18 %tmp_186" [../src/harness.h:147]   --->   Operation 1824 'sext' 'sext_ln147_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp_187 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp5269, i2 0" [../src/harness.h:136]   --->   Operation 1825 'bitconcatenate' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln147_39 = sext i18 %tmp_187" [../src/harness.h:147]   --->   Operation 1826 'sext' 'sext_ln147_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_188 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp5417, i2 0" [../src/harness.h:136]   --->   Operation 1827 'bitconcatenate' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln147_40 = sext i18 %tmp_188" [../src/harness.h:147]   --->   Operation 1828 'sext' 'sext_ln147_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1829 [1/1] (0.00ns)   --->   "%tmp_189 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp5555, i2 0" [../src/harness.h:136]   --->   Operation 1829 'bitconcatenate' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp556 = sext i19 %tmp_189" [../src/harness.h:136]   --->   Operation 1830 'sext' 'tmp556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln147_41 = sext i17 %add_ln147_63" [../src/harness.h:147]   --->   Operation 1831 'sext' 'sext_ln147_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1832 [1/1] (0.79ns)   --->   "%add_ln147_64 = add i19 %sext_ln147_41, i19 %sext_ln147_31" [../src/harness.h:147]   --->   Operation 1832 'add' 'add_ln147_64' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln147_25 = sext i16 %add_ln147_65" [../src/harness.h:147]   --->   Operation 1833 'sext' 'sext_ln147_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1834 [1/1] (0.80ns)   --->   "%add_ln147_66 = add i20 %sext_ln147_25, i20 %tmp456" [../src/harness.h:147]   --->   Operation 1834 'add' 'add_ln147_66' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_190 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp5753, i2 0" [../src/harness.h:136]   --->   Operation 1835 'bitconcatenate' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp576 = sext i19 %tmp_190" [../src/harness.h:136]   --->   Operation 1836 'sext' 'tmp576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln147_28 = sext i18 %add_ln147_71" [../src/harness.h:147]   --->   Operation 1837 'sext' 'sext_ln147_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln147_29 = sext i19 %add_ln147_72" [../src/harness.h:147]   --->   Operation 1838 'sext' 'sext_ln147_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1839 [1/1] (0.80ns)   --->   "%add_ln147_73 = add i20 %sext_ln147_29, i20 %tmp179" [../src/harness.h:147]   --->   Operation 1839 'add' 'add_ln147_73' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln147_42 = sext i17 %add_ln147_74" [../src/harness.h:147]   --->   Operation 1840 'sext' 'sext_ln147_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1841 [1/1] (0.79ns)   --->   "%add_ln147_75 = add i19 %sext_ln147_42, i19 %sext_ln147_39" [../src/harness.h:147]   --->   Operation 1841 'add' 'add_ln147_75' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_191 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp5941, i2 0" [../src/harness.h:136]   --->   Operation 1842 'bitconcatenate' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp595 = sext i19 %tmp_191" [../src/harness.h:136]   --->   Operation 1843 'sext' 'tmp595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln147_43 = sext i15 %add_ln147_77" [../src/harness.h:147]   --->   Operation 1844 'sext' 'sext_ln147_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1845 [1/1] (0.79ns)   --->   "%add_ln147_78 = add i19 %sext_ln147_43, i19 %sext_ln147_40" [../src/harness.h:147]   --->   Operation 1845 'add' 'add_ln147_78' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln147_32 = sext i17 %add_ln147_79" [../src/harness.h:147]   --->   Operation 1846 'sext' 'sext_ln147_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1847 [1/1] (0.80ns)   --->   "%add_ln147_80 = add i20 %sext_ln147_32, i20 %tmp556" [../src/harness.h:147]   --->   Operation 1847 'add' 'add_ln147_80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln147_44 = sext i17 %add_ln147_86" [../src/harness.h:147]   --->   Operation 1848 'sext' 'sext_ln147_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1849 [1/1] (0.79ns)   --->   "%add_ln147_87 = add i19 %sext_ln147_44, i19 %sext_ln147_13" [../src/harness.h:147]   --->   Operation 1849 'add' 'add_ln147_87' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_88 = add i20 %tmp576, i20 %sext_ln147_28" [../src/harness.h:147]   --->   Operation 1850 'add' 'add_ln147_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln147_36 = sext i16 %add_ln147_89" [../src/harness.h:147]   --->   Operation 1851 'sext' 'sext_ln147_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1852 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%add_ln147_90 = add i20 %sext_ln147_36, i20 %add_ln147_88" [../src/harness.h:147]   --->   Operation 1852 'add' 'add_ln147_90' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln147_45 = sext i18 %add_ln147_91" [../src/harness.h:147]   --->   Operation 1853 'sext' 'sext_ln147_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1854 [1/1] (0.78ns)   --->   "%add_ln147_92 = add i14 %trunc_ln147_2, i14 %tmp_252_cast" [../src/harness.h:147]   --->   Operation 1854 'add' 'add_ln147_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1855 [1/1] (0.79ns)   --->   "%add_ln147_93 = add i19 %sext_ln147_45, i19 %sext_ln147_37" [../src/harness.h:147]   --->   Operation 1855 'add' 'add_ln147_93' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln147_38 = sext i15 %add_ln147_94" [../src/harness.h:147]   --->   Operation 1856 'sext' 'sext_ln147_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1857 [1/1] (0.80ns)   --->   "%add_ln147_95 = add i20 %sext_ln147_38, i20 %tmp595" [../src/harness.h:147]   --->   Operation 1857 'add' 'add_ln147_95' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1858 [1/1] (0.67ns)   --->   "%icmp_ln154_1 = icmp_sgt  i19 %add_ln147_64, i19 16255" [../src/harness.h:154]   --->   Operation 1858 'icmp' 'icmp_ln154_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1859 [1/1] (0.67ns)   --->   "%icmp_ln156_1 = icmp_sgt  i19 %add_ln147_64, i19 0" [../src/harness.h:156]   --->   Operation 1859 'icmp' 'icmp_ln156_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%trunc_ln151_s = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_64, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1860 'partselect' 'trunc_ln151_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%xor_ln154_1 = xor i1 %icmp_ln154_1, i1 1" [../src/harness.h:154]   --->   Operation 1861 'xor' 'xor_ln154_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%and_ln156_1 = and i1 %icmp_ln156_1, i1 %xor_ln154_1" [../src/harness.h:156]   --->   Operation 1862 'and' 'and_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%sel_tmp6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_1, i1 %and_ln156_1" [../src/harness.h:154]   --->   Operation 1863 'bitconcatenate' 'sel_tmp6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1864 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_1 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_s, i2 0, i7 0, i7 0, i2 %sel_tmp6" [../src/harness.h:151]   --->   Operation 1864 'sparsemux' 'result_1' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1865 [1/1] (0.69ns)   --->   "%icmp_ln154_4 = icmp_sgt  i20 %add_ln147_66, i20 16255" [../src/harness.h:154]   --->   Operation 1865 'icmp' 'icmp_ln154_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1866 [1/1] (0.69ns)   --->   "%icmp_ln156_4 = icmp_sgt  i20 %add_ln147_66, i20 0" [../src/harness.h:156]   --->   Operation 1866 'icmp' 'icmp_ln156_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%trunc_ln151_3 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_66, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1867 'partselect' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%xor_ln154_4 = xor i1 %icmp_ln154_4, i1 1" [../src/harness.h:154]   --->   Operation 1868 'xor' 'xor_ln154_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%and_ln156_4 = and i1 %icmp_ln156_4, i1 %xor_ln154_4" [../src/harness.h:156]   --->   Operation 1869 'and' 'and_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_4, i1 %and_ln156_4" [../src/harness.h:154]   --->   Operation 1870 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1871 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_4 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_3, i2 0, i7 0, i7 0, i2 %sel_tmp" [../src/harness.h:151]   --->   Operation 1871 'sparsemux' 'result_4' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1872 [1/1] (0.67ns)   --->   "%icmp_ln154_6 = icmp_sgt  i19 %add_ln147_38, i19 16255" [../src/harness.h:154]   --->   Operation 1872 'icmp' 'icmp_ln154_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1873 [1/1] (0.67ns)   --->   "%icmp_ln156_6 = icmp_sgt  i19 %add_ln147_38, i19 0" [../src/harness.h:156]   --->   Operation 1873 'icmp' 'icmp_ln156_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node result_6)   --->   "%trunc_ln151_5 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_38, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1874 'partselect' 'trunc_ln151_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node result_6)   --->   "%xor_ln154_6 = xor i1 %icmp_ln154_6, i1 1" [../src/harness.h:154]   --->   Operation 1875 'xor' 'xor_ln154_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node result_6)   --->   "%and_ln156_6 = and i1 %icmp_ln156_6, i1 %xor_ln154_6" [../src/harness.h:156]   --->   Operation 1876 'and' 'and_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node result_6)   --->   "%sel_tmp5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_6, i1 %and_ln156_6" [../src/harness.h:154]   --->   Operation 1877 'bitconcatenate' 'sel_tmp5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1878 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_6 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_5, i2 0, i7 0, i7 0, i2 %sel_tmp5" [../src/harness.h:151]   --->   Operation 1878 'sparsemux' 'result_6' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1879 [1/1] (0.67ns)   --->   "%icmp_ln154_7 = icmp_sgt  i19 %add_ln147_87, i19 16255" [../src/harness.h:154]   --->   Operation 1879 'icmp' 'icmp_ln154_7' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1880 [1/1] (0.67ns)   --->   "%icmp_ln156_7 = icmp_sgt  i19 %add_ln147_87, i19 0" [../src/harness.h:156]   --->   Operation 1880 'icmp' 'icmp_ln156_7' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%trunc_ln151_6 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_87, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1881 'partselect' 'trunc_ln151_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%xor_ln154_7 = xor i1 %icmp_ln154_7, i1 1" [../src/harness.h:154]   --->   Operation 1882 'xor' 'xor_ln154_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%and_ln156_7 = and i1 %icmp_ln156_7, i1 %xor_ln154_7" [../src/harness.h:156]   --->   Operation 1883 'and' 'and_ln156_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_7, i1 %and_ln156_7" [../src/harness.h:154]   --->   Operation 1884 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1885 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_7 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_6, i2 0, i7 0, i7 0, i2 %sel_tmp7" [../src/harness.h:151]   --->   Operation 1885 'sparsemux' 'result_7' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1886 [1/1] (0.69ns)   --->   "%icmp_ln154_8 = icmp_sgt  i20 %add_ln147_90, i20 16255" [../src/harness.h:154]   --->   Operation 1886 'icmp' 'icmp_ln154_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1887 [1/1] (0.69ns)   --->   "%icmp_ln156_8 = icmp_sgt  i20 %add_ln147_90, i20 0" [../src/harness.h:156]   --->   Operation 1887 'icmp' 'icmp_ln156_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node result_8)   --->   "%trunc_ln151_7 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_90, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1888 'partselect' 'trunc_ln151_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node result_8)   --->   "%xor_ln154_8 = xor i1 %icmp_ln154_8, i1 1" [../src/harness.h:154]   --->   Operation 1889 'xor' 'xor_ln154_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node result_8)   --->   "%and_ln156_8 = and i1 %icmp_ln156_8, i1 %xor_ln154_8" [../src/harness.h:156]   --->   Operation 1890 'and' 'and_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node result_8)   --->   "%sel_tmp8 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_8, i1 %and_ln156_8" [../src/harness.h:154]   --->   Operation 1891 'bitconcatenate' 'sel_tmp8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1892 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_8 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_7, i2 0, i7 0, i7 0, i2 %sel_tmp8" [../src/harness.h:151]   --->   Operation 1892 'sparsemux' 'result_8' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1893 [1/1] (0.69ns)   --->   "%icmp_ln154_9 = icmp_sgt  i20 %add_ln147_73, i20 16255" [../src/harness.h:154]   --->   Operation 1893 'icmp' 'icmp_ln154_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1894 [1/1] (0.69ns)   --->   "%icmp_ln156_9 = icmp_sgt  i20 %add_ln147_73, i20 0" [../src/harness.h:156]   --->   Operation 1894 'icmp' 'icmp_ln156_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node result_9)   --->   "%trunc_ln151_8 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_73, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1895 'partselect' 'trunc_ln151_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node result_9)   --->   "%xor_ln154_9 = xor i1 %icmp_ln154_9, i1 1" [../src/harness.h:154]   --->   Operation 1896 'xor' 'xor_ln154_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node result_9)   --->   "%and_ln156_9 = and i1 %icmp_ln156_9, i1 %xor_ln154_9" [../src/harness.h:156]   --->   Operation 1897 'and' 'and_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node result_9)   --->   "%sel_tmp9 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_9, i1 %and_ln156_9" [../src/harness.h:154]   --->   Operation 1898 'bitconcatenate' 'sel_tmp9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1899 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_9 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_8, i2 0, i7 0, i7 0, i2 %sel_tmp9" [../src/harness.h:151]   --->   Operation 1899 'sparsemux' 'result_9' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1900 [1/1] (0.69ns)   --->   "%icmp_ln154_10 = icmp_sgt  i20 %add_ln147_44, i20 16255" [../src/harness.h:154]   --->   Operation 1900 'icmp' 'icmp_ln154_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1901 [1/1] (0.69ns)   --->   "%icmp_ln156_10 = icmp_sgt  i20 %add_ln147_44, i20 0" [../src/harness.h:156]   --->   Operation 1901 'icmp' 'icmp_ln156_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%trunc_ln151_9 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_44, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1902 'partselect' 'trunc_ln151_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%xor_ln154_10 = xor i1 %icmp_ln154_10, i1 1" [../src/harness.h:154]   --->   Operation 1903 'xor' 'xor_ln154_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%and_ln156_10 = and i1 %icmp_ln156_10, i1 %xor_ln154_10" [../src/harness.h:156]   --->   Operation 1904 'and' 'and_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%sel_tmp10 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_10, i1 %and_ln156_10" [../src/harness.h:154]   --->   Operation 1905 'bitconcatenate' 'sel_tmp10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1906 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_10 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_9, i2 0, i7 0, i7 0, i2 %sel_tmp10" [../src/harness.h:151]   --->   Operation 1906 'sparsemux' 'result_10' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1907 [1/1] (0.67ns)   --->   "%icmp_ln154_11 = icmp_sgt  i19 %add_ln147_93, i19 16255" [../src/harness.h:154]   --->   Operation 1907 'icmp' 'icmp_ln154_11' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1908 [1/1] (0.67ns)   --->   "%icmp_ln156_11 = icmp_sgt  i19 %add_ln147_93, i19 0" [../src/harness.h:156]   --->   Operation 1908 'icmp' 'icmp_ln156_11' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node result_11)   --->   "%trunc_ln151_10 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln147_92, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1909 'partselect' 'trunc_ln151_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node result_11)   --->   "%xor_ln154_11 = xor i1 %icmp_ln154_11, i1 1" [../src/harness.h:154]   --->   Operation 1910 'xor' 'xor_ln154_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node result_11)   --->   "%and_ln156_11 = and i1 %icmp_ln156_11, i1 %xor_ln154_11" [../src/harness.h:156]   --->   Operation 1911 'and' 'and_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node result_11)   --->   "%sel_tmp11 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_11, i1 %and_ln156_11" [../src/harness.h:154]   --->   Operation 1912 'bitconcatenate' 'sel_tmp11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1913 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_11 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_10, i2 0, i7 0, i7 0, i2 %sel_tmp11" [../src/harness.h:151]   --->   Operation 1913 'sparsemux' 'result_11' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1914 [1/1] (0.67ns)   --->   "%icmp_ln154_12 = icmp_sgt  i19 %add_ln147_75, i19 16255" [../src/harness.h:154]   --->   Operation 1914 'icmp' 'icmp_ln154_12' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1915 [1/1] (0.67ns)   --->   "%icmp_ln156_12 = icmp_sgt  i19 %add_ln147_75, i19 0" [../src/harness.h:156]   --->   Operation 1915 'icmp' 'icmp_ln156_12' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node result_12)   --->   "%trunc_ln151_11 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_75, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1916 'partselect' 'trunc_ln151_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node result_12)   --->   "%xor_ln154_12 = xor i1 %icmp_ln154_12, i1 1" [../src/harness.h:154]   --->   Operation 1917 'xor' 'xor_ln154_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node result_12)   --->   "%and_ln156_12 = and i1 %icmp_ln156_12, i1 %xor_ln154_12" [../src/harness.h:156]   --->   Operation 1918 'and' 'and_ln156_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node result_12)   --->   "%sel_tmp12 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_12, i1 %and_ln156_12" [../src/harness.h:154]   --->   Operation 1919 'bitconcatenate' 'sel_tmp12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1920 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_12 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_11, i2 0, i7 0, i7 0, i2 %sel_tmp12" [../src/harness.h:151]   --->   Operation 1920 'sparsemux' 'result_12' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1921 [1/1] (0.69ns)   --->   "%icmp_ln154_13 = icmp_sgt  i20 %add_ln147_95, i20 16255" [../src/harness.h:154]   --->   Operation 1921 'icmp' 'icmp_ln154_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1922 [1/1] (0.69ns)   --->   "%icmp_ln156_13 = icmp_sgt  i20 %add_ln147_95, i20 0" [../src/harness.h:156]   --->   Operation 1922 'icmp' 'icmp_ln156_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node result_13)   --->   "%trunc_ln151_12 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_95, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1923 'partselect' 'trunc_ln151_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node result_13)   --->   "%xor_ln154_13 = xor i1 %icmp_ln154_13, i1 1" [../src/harness.h:154]   --->   Operation 1924 'xor' 'xor_ln154_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node result_13)   --->   "%and_ln156_13 = and i1 %icmp_ln156_13, i1 %xor_ln154_13" [../src/harness.h:156]   --->   Operation 1925 'and' 'and_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node result_13)   --->   "%sel_tmp13 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_13, i1 %and_ln156_13" [../src/harness.h:154]   --->   Operation 1926 'bitconcatenate' 'sel_tmp13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1927 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_13 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_12, i2 0, i7 0, i7 0, i2 %sel_tmp13" [../src/harness.h:151]   --->   Operation 1927 'sparsemux' 'result_13' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1928 [1/1] (0.67ns)   --->   "%icmp_ln154_14 = icmp_sgt  i19 %add_ln147_78, i19 16255" [../src/harness.h:154]   --->   Operation 1928 'icmp' 'icmp_ln154_14' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1929 [1/1] (0.67ns)   --->   "%icmp_ln156_14 = icmp_sgt  i19 %add_ln147_78, i19 0" [../src/harness.h:156]   --->   Operation 1929 'icmp' 'icmp_ln156_14' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%trunc_ln151_13 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln147_78, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1930 'partselect' 'trunc_ln151_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%xor_ln154_14 = xor i1 %icmp_ln154_14, i1 1" [../src/harness.h:154]   --->   Operation 1931 'xor' 'xor_ln154_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%and_ln156_14 = and i1 %icmp_ln156_14, i1 %xor_ln154_14" [../src/harness.h:156]   --->   Operation 1932 'and' 'and_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%sel_tmp14 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_14, i1 %and_ln156_14" [../src/harness.h:154]   --->   Operation 1933 'bitconcatenate' 'sel_tmp14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1934 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_14 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_13, i2 0, i7 0, i7 0, i2 %sel_tmp14" [../src/harness.h:151]   --->   Operation 1934 'sparsemux' 'result_14' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_6 : Operation 1935 [1/1] (0.69ns)   --->   "%icmp_ln154_15 = icmp_sgt  i20 %add_ln147_80, i20 16255" [../src/harness.h:154]   --->   Operation 1935 'icmp' 'icmp_ln154_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1936 [1/1] (0.69ns)   --->   "%icmp_ln156_15 = icmp_sgt  i20 %add_ln147_80, i20 0" [../src/harness.h:156]   --->   Operation 1936 'icmp' 'icmp_ln156_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node result_15)   --->   "%trunc_ln151_14 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_80, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1937 'partselect' 'trunc_ln151_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node result_15)   --->   "%xor_ln154_15 = xor i1 %icmp_ln154_15, i1 1" [../src/harness.h:154]   --->   Operation 1938 'xor' 'xor_ln154_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node result_15)   --->   "%and_ln156_15 = and i1 %icmp_ln156_15, i1 %xor_ln154_15" [../src/harness.h:156]   --->   Operation 1939 'and' 'and_ln156_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node result_15)   --->   "%sel_tmp15 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_15, i1 %and_ln156_15" [../src/harness.h:154]   --->   Operation 1940 'bitconcatenate' 'sel_tmp15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1941 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_15 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_14, i2 0, i7 0, i7 0, i2 %sel_tmp15" [../src/harness.h:151]   --->   Operation 1941 'sparsemux' 'result_15' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.86>
ST_7 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_179 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp35729, i2 0" [../src/harness.h:136]   --->   Operation 1942 'bitconcatenate' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp358 = sext i19 %tmp_179" [../src/harness.h:136]   --->   Operation 1943 'sext' 'tmp358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln147_5 = sext i16 %add_ln147_12" [../src/harness.h:147]   --->   Operation 1944 'sext' 'sext_ln147_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1945 [1/1] (0.80ns)   --->   "%add_ln147_13 = add i20 %sext_ln147_5, i20 %tmp358" [../src/harness.h:147]   --->   Operation 1945 'add' 'add_ln147_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp_184 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp43819, i2 0" [../src/harness.h:136]   --->   Operation 1946 'bitconcatenate' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_229_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %empty_95, i2 0" [../src/harness.h:136]   --->   Operation 1947 'bitconcatenate' 'tmp_229_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp439 = sext i19 %tmp_184" [../src/harness.h:136]   --->   Operation 1948 'sext' 'tmp439' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp178 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp47415, i2 0" [../src/harness.h:136]   --->   Operation 1949 'bitconcatenate' 'tmp178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln147_33 = sext i19 %add_ln147_81" [../src/harness.h:147]   --->   Operation 1950 'sext' 'sext_ln147_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1951 [1/1] (0.78ns)   --->   "%add_ln147_82 = add i14 %trunc_ln147_1, i14 %tmp_229_cast" [../src/harness.h:147]   --->   Operation 1951 'add' 'add_ln147_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1952 [1/1] (0.80ns)   --->   "%add_ln147_83 = add i20 %sext_ln147_33, i20 %tmp439" [../src/harness.h:147]   --->   Operation 1952 'add' 'add_ln147_83' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln147_34 = sext i18 %add_ln147_84" [../src/harness.h:147]   --->   Operation 1953 'sext' 'sext_ln147_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1954 [1/1] (0.80ns)   --->   "%add_ln147_85 = add i20 %sext_ln147_34, i20 %tmp178" [../src/harness.h:147]   --->   Operation 1954 'add' 'add_ln147_85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1955 [1/1] (0.69ns)   --->   "%icmp_ln154 = icmp_sgt  i20 %add_ln147_13, i20 16255" [../src/harness.h:154]   --->   Operation 1955 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1956 [1/1] (0.69ns)   --->   "%icmp_ln156 = icmp_sgt  i20 %add_ln147_13, i20 0" [../src/harness.h:156]   --->   Operation 1956 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_13, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1957 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln154 = xor i1 %icmp_ln154, i1 1" [../src/harness.h:154]   --->   Operation 1958 'xor' 'xor_ln154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%and_ln156 = and i1 %icmp_ln156, i1 %xor_ln154" [../src/harness.h:156]   --->   Operation 1959 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154, i1 %and_ln156" [../src/harness.h:154]   --->   Operation 1960 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1961 [1/1] (0.36ns) (out node of the LUT)   --->   "%result = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln, i2 0, i7 0, i7 0, i2 %sel_tmp2" [../src/harness.h:151]   --->   Operation 1961 'sparsemux' 'result' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_7 : Operation 1962 [1/1] (0.69ns)   --->   "%icmp_ln154_2 = icmp_sgt  i20 %add_ln147_83, i20 16255" [../src/harness.h:154]   --->   Operation 1962 'icmp' 'icmp_ln154_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1963 [1/1] (0.69ns)   --->   "%icmp_ln156_2 = icmp_sgt  i20 %add_ln147_83, i20 0" [../src/harness.h:156]   --->   Operation 1963 'icmp' 'icmp_ln156_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%trunc_ln151_1 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln147_82, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1964 'partselect' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%xor_ln154_2 = xor i1 %icmp_ln154_2, i1 1" [../src/harness.h:154]   --->   Operation 1965 'xor' 'xor_ln154_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%and_ln156_2 = and i1 %icmp_ln156_2, i1 %xor_ln154_2" [../src/harness.h:156]   --->   Operation 1966 'and' 'and_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_2, i1 %and_ln156_2" [../src/harness.h:154]   --->   Operation 1967 'bitconcatenate' 'sel_tmp1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1968 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_2 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_1, i2 0, i7 0, i7 0, i2 %sel_tmp1" [../src/harness.h:151]   --->   Operation 1968 'sparsemux' 'result_2' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_7 : Operation 1969 [1/1] (0.69ns)   --->   "%icmp_ln154_5 = icmp_sgt  i20 %add_ln147_85, i20 16255" [../src/harness.h:154]   --->   Operation 1969 'icmp' 'icmp_ln154_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1970 [1/1] (0.69ns)   --->   "%icmp_ln156_5 = icmp_sgt  i20 %add_ln147_85, i20 0" [../src/harness.h:156]   --->   Operation 1970 'icmp' 'icmp_ln156_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%trunc_ln151_4 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %add_ln147_85, i32 7, i32 13" [../src/harness.h:151]   --->   Operation 1971 'partselect' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%xor_ln154_5 = xor i1 %icmp_ln154_5, i1 1" [../src/harness.h:154]   --->   Operation 1972 'xor' 'xor_ln154_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%and_ln156_5 = and i1 %icmp_ln156_5, i1 %xor_ln154_5" [../src/harness.h:156]   --->   Operation 1973 'and' 'and_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%sel_tmp4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln154_5, i1 %and_ln156_5" [../src/harness.h:154]   --->   Operation 1974 'bitconcatenate' 'sel_tmp4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1975 [1/1] (0.36ns) (out node of the LUT)   --->   "%result_5 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i2, i2 2, i7 127, i2 1, i7 %trunc_ln151_4, i2 0, i7 0, i7 0, i2 %sel_tmp4" [../src/harness.h:151]   --->   Operation 1975 'sparsemux' 'result_5' <Predicate = true> <Delay = 0.36> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_7 : Operation 1999 [1/1] (0.28ns)   --->   "%ret_ln164 = ret" [../src/harness.h:164]   --->   Operation 1999 'ret' 'ret_ln164' <Predicate = (icmp_ln127)> <Delay = 0.28>

State 8 <SV = 7> <Delay = 0.82>
ST_8 : Operation 1976 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../src/harness.h:128]   --->   Operation 1976 'specpipeline' 'specpipeline_ln128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1977 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../src/harness.h:127]   --->   Operation 1977 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1978 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/harness.h:127]   --->   Operation 1978 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i7 %result" [../src/harness.h:151]   --->   Operation 1979 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1980 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i7 %result_1" [../src/harness.h:151]   --->   Operation 1980 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i7 %result_2" [../src/harness.h:151]   --->   Operation 1981 'zext' 'zext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln151_3 = zext i7 %result_3" [../src/harness.h:151]   --->   Operation 1982 'zext' 'zext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln151_4 = zext i7 %result_4" [../src/harness.h:151]   --->   Operation 1983 'zext' 'zext_ln151_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln151_5 = zext i7 %result_5" [../src/harness.h:151]   --->   Operation 1984 'zext' 'zext_ln151_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1985 [1/1] (0.00ns)   --->   "%zext_ln151_6 = zext i7 %result_6" [../src/harness.h:151]   --->   Operation 1985 'zext' 'zext_ln151_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln151_7 = zext i7 %result_7" [../src/harness.h:151]   --->   Operation 1986 'zext' 'zext_ln151_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln151_8 = zext i7 %result_8" [../src/harness.h:151]   --->   Operation 1987 'zext' 'zext_ln151_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln151_9 = zext i7 %result_9" [../src/harness.h:151]   --->   Operation 1988 'zext' 'zext_ln151_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln151_10 = zext i7 %result_10" [../src/harness.h:151]   --->   Operation 1989 'zext' 'zext_ln151_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln151_11 = zext i7 %result_11" [../src/harness.h:151]   --->   Operation 1990 'zext' 'zext_ln151_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln151_12 = zext i7 %result_12" [../src/harness.h:151]   --->   Operation 1991 'zext' 'zext_ln151_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1992 [1/1] (0.00ns)   --->   "%zext_ln151_13 = zext i7 %result_13" [../src/harness.h:151]   --->   Operation 1992 'zext' 'zext_ln151_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1993 [1/1] (0.00ns)   --->   "%zext_ln151_14 = zext i7 %result_14" [../src/harness.h:151]   --->   Operation 1993 'zext' 'zext_ln151_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1994 [1/1] (0.00ns)   --->   "%or_ln162_s = bitconcatenate i127 @_ssdm_op_BitConcatenate.i127.i7.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i7 %result_15, i8 %zext_ln151_14, i8 %zext_ln151_13, i8 %zext_ln151_12, i8 %zext_ln151_11, i8 %zext_ln151_10, i8 %zext_ln151_9, i8 %zext_ln151_8, i8 %zext_ln151_7, i8 %zext_ln151_6, i8 %zext_ln151_5, i8 %zext_ln151_4, i8 %zext_ln151_3, i8 %zext_ln151_2, i8 %zext_ln151_1, i8 %zext_ln151" [../src/harness.h:162]   --->   Operation 1994 'bitconcatenate' 'or_ln162_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i127 %or_ln162_s" [../src/harness.h:162]   --->   Operation 1995 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1996 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln162 = muxlogic i128 %zext_ln162"   --->   Operation 1996 'muxlogic' 'muxLogicFIFOData_to_write_ln162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1997 [1/1] ( I:0.82ns O:0.82ns )   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dense11Stream_1, i128 %zext_ln162" [../src/harness.h:162]   --->   Operation 1997 'write' 'write_ln162' <Predicate = true> <Delay = 0.82> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_8 : Operation 1998 [1/1] (0.00ns)   --->   "%br_ln127 = br void %VITIS_LOOP_133_2" [../src/harness.h:127]   --->   Operation 1998 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.030ns, clock uncertainty: 0.818ns.

 <State 1>: 1.383ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln127', ../src/harness.h:127) of constant 0 on local variable 'ii', ../src/harness.h:127 [6]  (0.360 ns)
	'load' operation 5 bit ('ii', ../src/harness.h:127) on local variable 'ii', ../src/harness.h:127 [9]  (0.000 ns)
	'add' operation 5 bit ('ii', ../src/harness.h:127) [10]  (0.663 ns)
	'store' operation 0 bit ('store_ln127', ../src/harness.h:127) of variable 'ii', ../src/harness.h:127 on local variable 'ii', ../src/harness.h:127 [1991]  (0.360 ns)

 <State 2>: 1.999ns
The critical path consists of the following:
	'muxlogic' operation 296 bit ('muxLogicFIFOCE_to_paddingStream_1_read') [17]  (0.000 ns)
	fifo read operation ('paddingStream_1_read', ../src/harness.h:131) on port 'paddingStream_1' (../src/harness.h:131) [18]  (0.934 ns)
	'muxlogic' operation 13 bit ('muxLogicI0_to_mul_ln136') [23]  (0.000 ns)
	'mul' operation 13 bit of DSP[1078] ('mul_ln136', ../src/harness.h:136) [25]  (0.924 ns)
	'add' operation 14 bit of DSP[1078] ('tmp73', ../src/harness.h:136) [1078]  (0.984 ns)

 <State 3>: 2.892ns
The critical path consists of the following:
	'muxlogic' operation 13 bit ('muxLogicI0_to_mul_ln136_7') [153]  (0.000 ns)
	'mul' operation 13 bit of DSP[1788] ('mul_ln136_7', ../src/harness.h:136) [155]  (0.924 ns)
	'add' operation 14 bit of DSP[1788] ('empty_122', ../src/harness.h:136) [1788]  (0.984 ns)
	'add' operation 15 bit of DSP[1791] ('empty_123', ../src/harness.h:136) [1791]  (0.984 ns)

 <State 4>: 2.824ns
The critical path consists of the following:
	'muxlogic' operation 14 bit ('muxLogicI0_to_mul_ln136_20') [367]  (0.000 ns)
	'mul' operation 14 bit of DSP[1261] ('mul_ln136_20', ../src/harness.h:136) [369]  (0.924 ns)
	'add' operation 15 bit of DSP[1261] ('tmp119', ../src/harness.h:136) [1261]  (0.984 ns)
	'add' operation 15 bit ('tmp118', ../src/harness.h:136) [1264]  (0.000 ns)
	'add' operation 15 bit ('empty_90', ../src/harness.h:136) [1272]  (0.916 ns)

 <State 5>: 2.828ns
The critical path consists of the following:
	'muxlogic' operation 14 bit ('muxLogicI0_to_mul_ln136_38') [616]  (0.000 ns)
	'mul' operation 14 bit of DSP[1226] ('mul_ln136_38', ../src/harness.h:136) [618]  (0.924 ns)
	'add' operation 15 bit of DSP[1226] ('tmp111', ../src/harness.h:136) [1226]  (0.984 ns)
	'add' operation 17 bit ('tmp109', ../src/harness.h:136) [1228]  (0.000 ns)
	'add' operation 17 bit ('tmp40123', ../src/harness.h:136) [1236]  (0.920 ns)

 <State 6>: 2.700ns
The critical path consists of the following:
	'muxlogic' operation 12 bit ('muxLogicI0_to_mul_ln136_52') [844]  (0.000 ns)
	'mul' operation 12 bit of DSP[1112] ('mul_ln136_52', ../src/harness.h:136) [846]  (0.924 ns)
	'add' operation 13 bit of DSP[1112] ('tmp84', ../src/harness.h:136) [1112]  (0.984 ns)
	'add' operation 17 bit ('tmp35729', ../src/harness.h:136) [1114]  (0.792 ns)

 <State 7>: 1.869ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln147_85', ../src/harness.h:147) [1844]  (0.809 ns)
	'icmp' operation 1 bit ('icmp_ln154_5', ../src/harness.h:154) [1900]  (0.693 ns)
	'sparsemux' operation 7 bit ('result', ../src/harness.h:151) [1906]  (0.367 ns)

 <State 8>: 0.828ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln162') [1989]  (0.000 ns)
	fifo write operation ('write_ln162', ../src/harness.h:162) on port 'dense11Stream_1' (../src/harness.h:162) [1990]  (0.828 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
