.include "macros.inc"

.section .text, "ax"  # 0x8000C860 - 0x804064E0

.global nw4r3snd14Sound3DManagerFv$7__ct
nw4r3snd14Sound3DManagerFv$7__ct:
/* 801C60C0 001BBE40  3C C0 80 46 */	lis r6, lbl_80466B18@ha
/* 801C60C4 001BBE44  C0 82 A2 B0 */	lfs f4, lbl_805A35D0-_SDA2_BASE_(r2)
/* 801C60C8 001BBE48  38 C6 6B 18 */	addi r6, r6, lbl_80466B18@l
/* 801C60CC 001BBE4C  C0 62 A2 B4 */	lfs f3, lbl_805A35D4-_SDA2_BASE_(r2)
/* 801C60D0 001BBE50  C0 42 A2 B8 */	lfs f2, lbl_805A35D8-_SDA2_BASE_(r2)
/* 801C60D4 001BBE54  38 A6 00 0C */	addi r5, r6, 0xc
/* 801C60D8 001BBE58  C0 22 A2 BC */	lfs f1, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C60DC 001BBE5C  38 80 00 00 */	li r4, 0
/* 801C60E0 001BBE60  C0 02 A2 C0 */	lfs f0, lbl_805A35E0-_SDA2_BASE_(r2)
/* 801C60E4 001BBE64  38 00 00 20 */	li r0, 0x20
/* 801C60E8 001BBE68  90 C3 00 00 */	stw r6, 0(r3)
/* 801C60EC 001BBE6C  90 A3 00 04 */	stw r5, 4(r3)
/* 801C60F0 001BBE70  90 83 00 08 */	stw r4, 8(r3)
/* 801C60F4 001BBE74  90 03 00 10 */	stw r0, 0x10(r3)
/* 801C60F8 001BBE78  D0 83 00 14 */	stfs f4, 0x14(r3)
/* 801C60FC 001BBE7C  D0 63 00 18 */	stfs f3, 0x18(r3)
/* 801C6100 001BBE80  D0 43 00 1C */	stfs f2, 0x1c(r3)
/* 801C6104 001BBE84  D0 23 00 20 */	stfs f1, 0x20(r3)
/* 801C6108 001BBE88  D0 03 00 24 */	stfs f0, 0x24(r3)
/* 801C610C 001BBE8C  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManagerFPCQ34nw4r$7GetRequiredMemSize
nw4r3snd14Sound3DManagerFPCQ34nw4r$7GetRequiredMemSize:
/* 801C6110 001BBE90  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C6114 001BBE94  7C 08 02 A6 */	mflr r0
/* 801C6118 001BBE98  7C 83 23 78 */	mr r3, r4
/* 801C611C 001BBE9C  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C6120 001BBEA0  38 81 00 08 */	addi r4, r1, 8
/* 801C6124 001BBEA4  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801C6128 001BBEA8  3B E0 00 00 */	li r31, 0
/* 801C612C 001BBEAC  48 00 0A D9 */	bl nw4r3snd12SoundArchiveCFPQ44nw4r3s$7ReadSoundArchivePlayerInfo
/* 801C6130 001BBEB0  2C 03 00 00 */	cmpwi r3, 0
/* 801C6134 001BBEB4  41 82 00 18 */	beq lbl_801C614C
/* 801C6138 001BBEB8  80 81 00 08 */	lwz r4, 8(r1)
/* 801C613C 001BBEBC  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801C6140 001BBEC0  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 801C6144 001BBEC4  7F E4 1A 14 */	add r31, r4, r3
/* 801C6148 001BBEC8  7F FF 02 14 */	add r31, r31, r0
lbl_801C614C:
/* 801C614C 001BBECC  1C 7F 00 18 */	mulli r3, r31, 0x18
/* 801C6150 001BBED0  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801C6154 001BBED4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C6158 001BBED8  7C 08 03 A6 */	mtlr r0
/* 801C615C 001BBEDC  38 21 00 30 */	addi r1, r1, 0x30
/* 801C6160 001BBEE0  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManagerFPCQ34nw4r$7Setup
nw4r3snd14Sound3DManagerFPCQ34nw4r$7Setup:
/* 801C6164 001BBEE4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6168 001BBEE8  7C 08 02 A6 */	mflr r0
/* 801C616C 001BBEEC  7C A4 2B 78 */	mr r4, r5
/* 801C6170 001BBEF0  7C C5 33 78 */	mr r5, r6
/* 801C6174 001BBEF4  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6178 001BBEF8  38 C0 00 18 */	li r6, 0x18
/* 801C617C 001BBEFC  38 63 00 08 */	addi r3, r3, 8
/* 801C6180 001BBF00  4B FF A6 79 */	bl nw4r3snd6detail8PoolImplFPvUlUl$7CreateImpl
/* 801C6184 001BBF04  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6188 001BBF08  38 60 00 01 */	li r3, 1
/* 801C618C 001BBF0C  7C 08 03 A6 */	mtlr r0
/* 801C6190 001BBF10  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6194 001BBF14  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManagerFPQ34nw4r3$7detail_Update
nw4r3snd14Sound3DManagerFPQ34nw4r3$7detail_Update:
/* 801C6198 001BBF18  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C619C 001BBF1C  7C 08 02 A6 */	mflr r0
/* 801C61A0 001BBF20  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C61A4 001BBF24  39 61 00 30 */	addi r11, r1, 0x30
/* 801C61A8 001BBF28  48 22 B1 75 */	bl _savegpr_26
/* 801C61AC 001BBF2C  38 00 00 00 */	li r0, 0
/* 801C61B0 001BBF30  2C 06 00 00 */	cmpwi r6, 0
/* 801C61B4 001BBF34  90 01 00 08 */	stw r0, 8(r1)
/* 801C61B8 001BBF38  7C 7A 1B 78 */	mr r26, r3
/* 801C61BC 001BBF3C  7C 9B 23 78 */	mr r27, r4
/* 801C61C0 001BBF40  7C BC 2B 78 */	mr r28, r5
/* 801C61C4 001BBF44  7C DF 33 78 */	mr r31, r6
/* 801C61C8 001BBF48  7C FD 3B 78 */	mr r29, r7
/* 801C61CC 001BBF4C  7D 1E 43 78 */	mr r30, r8
/* 801C61D0 001BBF50  41 82 00 10 */	beq lbl_801C61E0
/* 801C61D4 001BBF54  7F E4 FB 78 */	mr r4, r31
/* 801C61D8 001BBF58  38 61 00 08 */	addi r3, r1, 8
/* 801C61DC 001BBF5C  48 00 45 45 */	bl nw4r3snd11SoundHandleFPQ44nw4r3snd$7detail_AttachSoundAsTempHandle
lbl_801C61E0:
/* 801C61E0 001BBF60  81 9A 00 00 */	lwz r12, 0(r26)
/* 801C61E4 001BBF64  7C 1F 00 D0 */	neg r0, r31
/* 801C61E8 001BBF68  7C 00 FB 78 */	or r0, r0, r31
/* 801C61EC 001BBF6C  3B E1 00 08 */	addi r31, r1, 8
/* 801C61F0 001BBF70  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 801C61F4 001BBF74  7C 00 FE 70 */	srawi r0, r0, 0x1f
/* 801C61F8 001BBF78  7F 43 D3 78 */	mr r3, r26
/* 801C61FC 001BBF7C  7F 64 DB 78 */	mr r4, r27
/* 801C6200 001BBF80  7F 85 E3 78 */	mr r5, r28
/* 801C6204 001BBF84  7F A7 EB 78 */	mr r7, r29
/* 801C6208 001BBF88  7F C8 F3 78 */	mr r8, r30
/* 801C620C 001BBF8C  7F E6 00 38 */	and r6, r31, r0
/* 801C6210 001BBF90  7D 89 03 A6 */	mtctr r12
/* 801C6214 001BBF94  4E 80 04 21 */	bctrl 
/* 801C6218 001BBF98  7F E3 FB 78 */	mr r3, r31
/* 801C621C 001BBF9C  48 00 45 CD */	bl nw4r3snd11SoundHandleFv$7DetachSound
/* 801C6220 001BBFA0  39 61 00 30 */	addi r11, r1, 0x30
/* 801C6224 001BBFA4  48 22 B1 45 */	bl _restgpr_26
/* 801C6228 001BBFA8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C622C 001BBFAC  7C 08 03 A6 */	mtlr r0
/* 801C6230 001BBFB0  38 21 00 30 */	addi r1, r1, 0x30
/* 801C6234 001BBFB4  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManagerFPQ34nw4r3$7Update
nw4r3snd14Sound3DManagerFPQ34nw4r3$7Update:
/* 801C6238 001BBFB8  94 21 FF 50 */	stwu r1, -0xb0(r1)
/* 801C623C 001BBFBC  7C 08 02 A6 */	mflr r0
/* 801C6240 001BBFC0  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 801C6244 001BBFC4  DB E1 00 A0 */	stfd f31, 0xa0(r1)
/* 801C6248 001BBFC8  F3 E1 00 A8 */	psq_st f31, 168(r1), 0, qr0
/* 801C624C 001BBFCC  DB C1 00 90 */	stfd f30, 0x90(r1)
/* 801C6250 001BBFD0  F3 C1 00 98 */	psq_st f30, 152(r1), 0, qr0
/* 801C6254 001BBFD4  DB A1 00 80 */	stfd f29, 0x80(r1)
/* 801C6258 001BBFD8  F3 A1 00 88 */	psq_st f29, 136(r1), 0, qr0
/* 801C625C 001BBFDC  DB 81 00 70 */	stfd f28, 0x70(r1)
/* 801C6260 001BBFE0  F3 81 00 78 */	psq_st f28, 120(r1), 0, qr0
/* 801C6264 001BBFE4  DB 61 00 60 */	stfd f27, 0x60(r1)
/* 801C6268 001BBFE8  F3 61 00 68 */	psq_st f27, 104(r1), 0, qr0
/* 801C626C 001BBFEC  39 61 00 60 */	addi r11, r1, 0x60
/* 801C6270 001BBFF0  48 22 B0 B1 */	bl _savegpr_27
/* 801C6274 001BBFF4  83 63 00 0C */	lwz r27, 0xc(r3)
/* 801C6278 001BBFF8  7C 7C 1B 78 */	mr r28, r3
/* 801C627C 001BBFFC  7C 9D 23 78 */	mr r29, r4
/* 801C6280 001BC000  7C FE 3B 78 */	mr r30, r7
/* 801C6284 001BC004  2C 1B 00 00 */	cmpwi r27, 0
/* 801C6288 001BC008  7D 1F 43 78 */	mr r31, r8
/* 801C628C 001BC00C  40 82 00 10 */	bne lbl_801C629C
/* 801C6290 001BC010  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6294 001BC014  D0 04 00 00 */	stfs f0, 0(r4)
/* 801C6298 001BC018  48 00 07 6C */	b lbl_801C6A04
lbl_801C629C:
/* 801C629C 001BC01C  7F 63 DB 78 */	mr r3, r27
/* 801C62A0 001BC020  38 87 00 0C */	addi r4, r7, 0xc
/* 801C62A4 001BC024  38 A1 00 20 */	addi r5, r1, 0x20
/* 801C62A8 001BC028  48 02 6A C9 */	bl PSMTXMultVec
/* 801C62AC 001BC02C  38 61 00 20 */	addi r3, r1, 0x20
/* 801C62B0 001BC030  48 02 6D 9D */	bl PSVECMag
/* 801C62B4 001BC034  73 E0 00 09 */	andi. r0, r31, 9
/* 801C62B8 001BC038  FF E0 08 90 */	fmr f31, f1
/* 801C62BC 001BC03C  C3 A2 A2 C4 */	lfs f29, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C62C0 001BC040  41 82 00 B4 */	beq lbl_801C6374
/* 801C62C4 001BC044  C0 1B 00 34 */	lfs f0, 0x34(r27)
/* 801C62C8 001BC048  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 801C62CC 001BC04C  40 81 00 A8 */	ble lbl_801C6374
/* 801C62D0 001BC050  88 1E 00 08 */	lbz r0, 8(r30)
/* 801C62D4 001BC054  2C 00 00 02 */	cmpwi r0, 2
/* 801C62D8 001BC058  41 82 00 50 */	beq lbl_801C6328
/* 801C62DC 001BC05C  40 80 00 98 */	bge lbl_801C6374
/* 801C62E0 001BC060  2C 00 00 01 */	cmpwi r0, 1
/* 801C62E4 001BC064  40 80 00 08 */	bge lbl_801C62EC
/* 801C62E8 001BC068  48 00 00 8C */	b lbl_801C6374
lbl_801C62EC:
/* 801C62EC 001BC06C  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C62F0 001BC070  C0 3B 00 38 */	lfs f1, 0x38(r27)
/* 801C62F4 001BC074  88 7E 00 09 */	lbz r3, 9(r30)
/* 801C62F8 001BC078  3C 00 43 30 */	lis r0, 0x4330
/* 801C62FC 001BC07C  90 01 00 30 */	stw r0, 0x30(r1)
/* 801C6300 001BC080  EC 40 08 24 */	fdivs f2, f0, f1
/* 801C6304 001BC084  90 61 00 34 */	stw r3, 0x34(r1)
/* 801C6308 001BC088  C8 62 A2 F0 */	lfd f3, lbl_805A3610-_SDA2_BASE_(r2)
/* 801C630C 001BC08C  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 801C6310 001BC090  C0 02 A2 C8 */	lfs f0, lbl_805A35E8-_SDA2_BASE_(r2)
/* 801C6314 001BC094  EC 21 18 28 */	fsubs f1, f1, f3
/* 801C6318 001BC098  EC 21 00 32 */	fmuls f1, f1, f0
/* 801C631C 001BC09C  48 23 A8 29 */	bl pow
/* 801C6320 001BC0A0  FF A0 08 18 */	frsp f29, f1
/* 801C6324 001BC0A4  48 00 00 50 */	b lbl_801C6374
lbl_801C6328:
/* 801C6328 001BC0A8  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C632C 001BC0AC  C0 3B 00 38 */	lfs f1, 0x38(r27)
/* 801C6330 001BC0B0  88 7E 00 09 */	lbz r3, 9(r30)
/* 801C6334 001BC0B4  3C 00 43 30 */	lis r0, 0x4330
/* 801C6338 001BC0B8  90 01 00 30 */	stw r0, 0x30(r1)
/* 801C633C 001BC0BC  EC 40 08 24 */	fdivs f2, f0, f1
/* 801C6340 001BC0C0  90 61 00 34 */	stw r3, 0x34(r1)
/* 801C6344 001BC0C4  C8 82 A2 F0 */	lfd f4, lbl_805A3610-_SDA2_BASE_(r2)
/* 801C6348 001BC0C8  C8 61 00 30 */	lfd f3, 0x30(r1)
/* 801C634C 001BC0CC  C0 22 A2 C8 */	lfs f1, lbl_805A35E8-_SDA2_BASE_(r2)
/* 801C6350 001BC0D0  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6354 001BC0D4  EC 63 20 28 */	fsubs f3, f3, f4
/* 801C6358 001BC0D8  EC 43 00 B2 */	fmuls f2, f3, f2
/* 801C635C 001BC0DC  EC 22 00 72 */	fmuls f1, f2, f1
/* 801C6360 001BC0E0  EF BD 08 28 */	fsubs f29, f29, f1
/* 801C6364 001BC0E4  FC 00 E8 40 */	fcmpo cr0, f0, f29
/* 801C6368 001BC0E8  40 80 00 08 */	bge lbl_801C6370
/* 801C636C 001BC0EC  48 00 00 08 */	b lbl_801C6374
lbl_801C6370:
/* 801C6370 001BC0F0  FF A0 00 90 */	fmr f29, f0
lbl_801C6374:
/* 801C6374 001BC0F4  57 E0 07 FF */	clrlwi. r0, r31, 0x1f
/* 801C6378 001BC0F8  41 82 00 14 */	beq lbl_801C638C
/* 801C637C 001BC0FC  80 1E 00 04 */	lwz r0, 4(r30)
/* 801C6380 001BC100  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801C6384 001BC104  40 82 00 08 */	bne lbl_801C638C
/* 801C6388 001BC108  D3 BD 00 00 */	stfs f29, 0(r29)
lbl_801C638C:
/* 801C638C 001BC10C  57 E0 07 7D */	rlwinm. r0, r31, 0, 0x1d, 0x1e
/* 801C6390 001BC110  41 82 05 F0 */	beq lbl_801C6980
/* 801C6394 001BC114  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6398 001BC118  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 801C639C 001BC11C  40 82 00 14 */	bne lbl_801C63B0
/* 801C63A0 001BC120  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 801C63A4 001BC124  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 801C63A8 001BC128  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 801C63AC 001BC12C  48 00 00 80 */	b lbl_801C642C
lbl_801C63B0:
/* 801C63B0 001BC130  C0 41 00 28 */	lfs f2, 0x28(r1)
/* 801C63B4 001BC134  38 61 00 08 */	addi r3, r1, 8
/* 801C63B8 001BC138  C0 21 00 20 */	lfs f1, 0x20(r1)
/* 801C63BC 001BC13C  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 801C63C0 001BC140  D0 21 00 08 */	stfs f1, 8(r1)
/* 801C63C4 001BC144  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 801C63C8 001BC148  48 02 6C 85 */	bl PSVECMag
/* 801C63CC 001BC14C  C0 1B 00 30 */	lfs f0, 0x30(r27)
/* 801C63D0 001BC150  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 801C63D4 001BC154  40 81 00 28 */	ble lbl_801C63FC
/* 801C63D8 001BC158  EC 60 08 24 */	fdivs f3, f0, f1
/* 801C63DC 001BC15C  C0 41 00 08 */	lfs f2, 8(r1)
/* 801C63E0 001BC160  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 801C63E4 001BC164  EC 42 00 F2 */	fmuls f2, f2, f3
/* 801C63E8 001BC168  D0 41 00 08 */	stfs f2, 8(r1)
/* 801C63EC 001BC16C  C0 5B 00 30 */	lfs f2, 0x30(r27)
/* 801C63F0 001BC170  EC 22 08 24 */	fdivs f1, f2, f1
/* 801C63F4 001BC174  EC 00 00 72 */	fmuls f0, f0, f1
/* 801C63F8 001BC178  D0 01 00 10 */	stfs f0, 0x10(r1)
lbl_801C63FC:
/* 801C63FC 001BC17C  38 61 00 08 */	addi r3, r1, 8
/* 801C6400 001BC180  48 02 6C 4D */	bl PSVECMag
/* 801C6404 001BC184  C0 41 00 20 */	lfs f2, 0x20(r1)
/* 801C6408 001BC188  C0 01 00 28 */	lfs f0, 0x28(r1)
/* 801C640C 001BC18C  EC 62 00 72 */	fmuls f3, f2, f1
/* 801C6410 001BC190  C0 42 A2 BC */	lfs f2, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6414 001BC194  EC 00 00 72 */	fmuls f0, f0, f1
/* 801C6418 001BC198  D0 41 00 18 */	stfs f2, 0x18(r1)
/* 801C641C 001BC19C  EC 23 F8 24 */	fdivs f1, f3, f31
/* 801C6420 001BC1A0  EC 00 F8 24 */	fdivs f0, f0, f31
/* 801C6424 001BC1A4  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 801C6428 001BC1A8  D0 01 00 1C */	stfs f0, 0x1c(r1)
lbl_801C642C:
/* 801C642C 001BC1AC  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 801C6430 001BC1B0  C0 21 00 14 */	lfs f1, 0x14(r1)
/* 801C6434 001BC1B4  FC 40 00 50 */	fneg f2, f0
/* 801C6438 001BC1B8  48 23 A7 01 */	bl atan2
/* 801C643C 001BC1BC  FF E0 08 18 */	frsp f31, f1
/* 801C6440 001BC1C0  38 61 00 14 */	addi r3, r1, 0x14
/* 801C6444 001BC1C4  48 02 6C 09 */	bl PSVECMag
/* 801C6448 001BC1C8  C0 1B 00 30 */	lfs f0, 0x30(r27)
/* 801C644C 001BC1CC  EF 81 00 24 */	fdivs f28, f1, f0
/* 801C6450 001BC1D0  4B FF 13 A9 */	bl nw4r3snd6detail9AxManagerFv$7GetInstance
/* 801C6454 001BC1D4  4B FF 1B D9 */	bl nw4r3snd6detail9AxManagerFv$7GetOutputMode
/* 801C6458 001BC1D8  2C 03 00 03 */	cmpwi r3, 3
/* 801C645C 001BC1DC  41 82 05 1C */	beq lbl_801C6978
/* 801C6460 001BC1E0  40 80 05 18 */	bge lbl_801C6978
/* 801C6464 001BC1E4  2C 03 00 00 */	cmpwi r3, 0
/* 801C6468 001BC1E8  41 82 02 F8 */	beq lbl_801C6760
/* 801C646C 001BC1EC  40 80 00 08 */	bge lbl_801C6474
/* 801C6470 001BC1F0  48 00 05 08 */	b lbl_801C6978
lbl_801C6474:
/* 801C6474 001BC1F4  88 0D C1 94 */	lbz r0, lbl_805A05B4-_SDA_BASE_(r13)
/* 801C6478 001BC1F8  7C 00 07 75 */	extsb. r0, r0
/* 801C647C 001BC1FC  40 82 00 18 */	bne lbl_801C6494
/* 801C6480 001BC200  C0 1C 00 1C */	lfs f0, 0x1c(r28)
/* 801C6484 001BC204  38 00 00 01 */	li r0, 1
/* 801C6488 001BC208  FC 00 00 50 */	fneg f0, f0
/* 801C648C 001BC20C  98 0D C1 94 */	stb r0, lbl_805A05B4-_SDA_BASE_(r13)
/* 801C6490 001BC210  D0 0D C1 90 */	stfs f0, lbl_805A05B0-_SDA_BASE_(r13)
lbl_801C6494:
/* 801C6494 001BC214  88 0D C1 9C */	lbz r0, lbl_805A05BC-_SDA_BASE_(r13)
/* 801C6498 001BC218  7C 00 07 75 */	extsb. r0, r0
/* 801C649C 001BC21C  40 82 00 18 */	bne lbl_801C64B4
/* 801C64A0 001BC220  C0 1C 00 18 */	lfs f0, 0x18(r28)
/* 801C64A4 001BC224  38 00 00 01 */	li r0, 1
/* 801C64A8 001BC228  FC 00 00 50 */	fneg f0, f0
/* 801C64AC 001BC22C  98 0D C1 9C */	stb r0, lbl_805A05BC-_SDA_BASE_(r13)
/* 801C64B0 001BC230  D0 0D C1 98 */	stfs f0, lbl_805A05B8-_SDA_BASE_(r13)
lbl_801C64B4:
/* 801C64B4 001BC234  88 0D C1 A4 */	lbz r0, lbl_805A05C4-_SDA_BASE_(r13)
/* 801C64B8 001BC238  7C 00 07 75 */	extsb. r0, r0
/* 801C64BC 001BC23C  40 82 00 14 */	bne lbl_801C64D0
/* 801C64C0 001BC240  C0 1C 00 18 */	lfs f0, 0x18(r28)
/* 801C64C4 001BC244  38 00 00 01 */	li r0, 1
/* 801C64C8 001BC248  D0 0D C1 A0 */	stfs f0, lbl_805A05C0-_SDA_BASE_(r13)
/* 801C64CC 001BC24C  98 0D C1 A4 */	stb r0, lbl_805A05C4-_SDA_BASE_(r13)
lbl_801C64D0:
/* 801C64D0 001BC250  88 0D C1 AC */	lbz r0, lbl_805A05CC-_SDA_BASE_(r13)
/* 801C64D4 001BC254  7C 00 07 75 */	extsb. r0, r0
/* 801C64D8 001BC258  40 82 00 14 */	bne lbl_801C64EC
/* 801C64DC 001BC25C  C0 1C 00 1C */	lfs f0, 0x1c(r28)
/* 801C64E0 001BC260  38 00 00 01 */	li r0, 1
/* 801C64E4 001BC264  D0 0D C1 A8 */	stfs f0, lbl_805A05C8-_SDA_BASE_(r13)
/* 801C64E8 001BC268  98 0D C1 AC */	stb r0, lbl_805A05CC-_SDA_BASE_(r13)
lbl_801C64EC:
/* 801C64EC 001BC26C  C0 6D C1 90 */	lfs f3, lbl_805A05B0-_SDA_BASE_(r13)
/* 801C64F0 001BC270  FC 1F 18 40 */	fcmpo cr0, f31, f3
/* 801C64F4 001BC274  40 80 00 48 */	bge lbl_801C653C
/* 801C64F8 001BC278  C0 22 A2 CC */	lfs f1, lbl_805A35EC-_SDA2_BASE_(r2)
/* 801C64FC 001BC27C  FC 01 18 00 */	fcmpu cr0, f1, f3
/* 801C6500 001BC280  40 82 00 0C */	bne lbl_801C650C
/* 801C6504 001BC284  C3 C2 A2 D0 */	lfs f30, lbl_805A35F0-_SDA2_BASE_(r2)
/* 801C6508 001BC288  48 00 00 2C */	b lbl_801C6534
lbl_801C650C:
/* 801C650C 001BC28C  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6510 001BC290  EC 81 18 28 */	fsubs f4, f1, f3
/* 801C6514 001BC294  C0 42 A2 C4 */	lfs f2, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6518 001BC298  EC 23 00 32 */	fmuls f1, f3, f0
/* 801C651C 001BC29C  C0 02 A2 D4 */	lfs f0, lbl_805A35F4-_SDA2_BASE_(r2)
/* 801C6520 001BC2A0  EC 5F 00 B2 */	fmuls f2, f31, f2
/* 801C6524 001BC2A4  EC 00 08 28 */	fsubs f0, f0, f1
/* 801C6528 001BC2A8  EC 22 20 24 */	fdivs f1, f2, f4
/* 801C652C 001BC2AC  EC 00 20 24 */	fdivs f0, f0, f4
/* 801C6530 001BC2B0  EF C1 00 2A */	fadds f30, f1, f0
lbl_801C6534:
/* 801C6534 001BC2B4  C3 62 A2 C4 */	lfs f27, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6538 001BC2B8  48 00 01 B4 */	b lbl_801C66EC
lbl_801C653C:
/* 801C653C 001BC2BC  C0 A2 A2 D8 */	lfs f5, lbl_805A35F8-_SDA2_BASE_(r2)
/* 801C6540 001BC2C0  FC 1F 28 40 */	fcmpo cr0, f31, f5
/* 801C6544 001BC2C4  40 80 00 40 */	bge lbl_801C6584
/* 801C6548 001BC2C8  FC 03 28 00 */	fcmpu cr0, f3, f5
/* 801C654C 001BC2CC  C3 C2 A2 DC */	lfs f30, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C6550 001BC2D0  40 82 00 0C */	bne lbl_801C655C
/* 801C6554 001BC2D4  C3 62 A2 E0 */	lfs f27, lbl_805A3600-_SDA2_BASE_(r2)
/* 801C6558 001BC2D8  48 00 01 94 */	b lbl_801C66EC
lbl_801C655C:
/* 801C655C 001BC2DC  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6560 001BC2E0  EC 43 28 28 */	fsubs f2, f3, f5
/* 801C6564 001BC2E4  C0 22 A2 C4 */	lfs f1, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6568 001BC2E8  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C656C 001BC2EC  EC 3F 00 72 */	fmuls f1, f31, f1
/* 801C6570 001BC2F0  EC 00 28 28 */	fsubs f0, f0, f5
/* 801C6574 001BC2F4  EC 21 10 24 */	fdivs f1, f1, f2
/* 801C6578 001BC2F8  EC 00 10 24 */	fdivs f0, f0, f2
/* 801C657C 001BC2FC  EF 61 00 2A */	fadds f27, f1, f0
/* 801C6580 001BC300  48 00 01 6C */	b lbl_801C66EC
lbl_801C6584:
/* 801C6584 001BC304  C0 8D C1 98 */	lfs f4, lbl_805A05B8-_SDA_BASE_(r13)
/* 801C6588 001BC308  FC 1F 20 40 */	fcmpo cr0, f31, f4
/* 801C658C 001BC30C  40 80 00 44 */	bge lbl_801C65D0
/* 801C6590 001BC310  FC 05 20 00 */	fcmpu cr0, f5, f4
/* 801C6594 001BC314  C3 C2 A2 DC */	lfs f30, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C6598 001BC318  40 82 00 0C */	bne lbl_801C65A4
/* 801C659C 001BC31C  C3 62 A2 D0 */	lfs f27, lbl_805A35F0-_SDA2_BASE_(r2)
/* 801C65A0 001BC320  48 00 01 4C */	b lbl_801C66EC
lbl_801C65A4:
/* 801C65A4 001BC324  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C65A8 001BC328  EC 65 20 28 */	fsubs f3, f5, f4
/* 801C65AC 001BC32C  C0 42 A2 C4 */	lfs f2, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C65B0 001BC330  EC 24 00 32 */	fmuls f1, f4, f0
/* 801C65B4 001BC334  C0 02 A2 E4 */	lfs f0, lbl_805A3604-_SDA2_BASE_(r2)
/* 801C65B8 001BC338  EC 5F 00 B2 */	fmuls f2, f31, f2
/* 801C65BC 001BC33C  EC 00 08 28 */	fsubs f0, f0, f1
/* 801C65C0 001BC340  EC 22 18 24 */	fdivs f1, f2, f3
/* 801C65C4 001BC344  EC 00 18 24 */	fdivs f0, f0, f3
/* 801C65C8 001BC348  EF 61 00 2A */	fadds f27, f1, f0
/* 801C65CC 001BC34C  48 00 01 20 */	b lbl_801C66EC
lbl_801C65D0:
/* 801C65D0 001BC350  C0 6D C1 A0 */	lfs f3, lbl_805A05C0-_SDA_BASE_(r13)
/* 801C65D4 001BC354  FC 1F 18 40 */	fcmpo cr0, f31, f3
/* 801C65D8 001BC358  40 80 00 48 */	bge lbl_801C6620
/* 801C65DC 001BC35C  FC 04 18 00 */	fcmpu cr0, f4, f3
/* 801C65E0 001BC360  40 82 00 0C */	bne lbl_801C65EC
/* 801C65E4 001BC364  C3 C2 A2 BC */	lfs f30, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C65E8 001BC368  48 00 00 30 */	b lbl_801C6618
lbl_801C65EC:
/* 801C65EC 001BC36C  C0 22 A2 C4 */	lfs f1, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C65F0 001BC370  EC A4 18 28 */	fsubs f5, f4, f3
/* 801C65F4 001BC374  C0 02 A2 DC */	lfs f0, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C65F8 001BC378  EC 24 00 72 */	fmuls f1, f4, f1
/* 801C65FC 001BC37C  C0 42 A2 E8 */	lfs f2, lbl_805A3608-_SDA2_BASE_(r2)
/* 801C6600 001BC380  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C6604 001BC384  EC 5F 00 B2 */	fmuls f2, f31, f2
/* 801C6608 001BC388  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C660C 001BC38C  EC 22 28 24 */	fdivs f1, f2, f5
/* 801C6610 001BC390  EC 00 28 24 */	fdivs f0, f0, f5
/* 801C6614 001BC394  EF C1 00 2A */	fadds f30, f1, f0
lbl_801C6618:
/* 801C6618 001BC398  C3 62 A2 DC */	lfs f27, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C661C 001BC39C  48 00 00 D0 */	b lbl_801C66EC
lbl_801C6620:
/* 801C6620 001BC3A0  C0 42 A2 E4 */	lfs f2, lbl_805A3604-_SDA2_BASE_(r2)
/* 801C6624 001BC3A4  FC 1F 10 40 */	fcmpo cr0, f31, f2
/* 801C6628 001BC3A8  40 80 00 40 */	bge lbl_801C6668
/* 801C662C 001BC3AC  FC 03 10 00 */	fcmpu cr0, f3, f2
/* 801C6630 001BC3B0  C3 C2 A2 C4 */	lfs f30, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6634 001BC3B4  40 82 00 0C */	bne lbl_801C6640
/* 801C6638 001BC3B8  C3 62 A2 D0 */	lfs f27, lbl_805A35F0-_SDA2_BASE_(r2)
/* 801C663C 001BC3BC  48 00 00 B0 */	b lbl_801C66EC
lbl_801C6640:
/* 801C6640 001BC3C0  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6644 001BC3C4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C6648 001BC3C8  C0 22 A2 DC */	lfs f1, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C664C 001BC3CC  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C6650 001BC3D0  EC 3F 00 72 */	fmuls f1, f31, f1
/* 801C6654 001BC3D4  EC 00 28 28 */	fsubs f0, f0, f5
/* 801C6658 001BC3D8  EC 21 10 24 */	fdivs f1, f1, f2
/* 801C665C 001BC3DC  EC 00 10 24 */	fdivs f0, f0, f2
/* 801C6660 001BC3E0  EF 61 00 2A */	fadds f27, f1, f0
/* 801C6664 001BC3E4  48 00 00 88 */	b lbl_801C66EC
lbl_801C6668:
/* 801C6668 001BC3E8  C0 6D C1 A8 */	lfs f3, lbl_805A05C8-_SDA_BASE_(r13)
/* 801C666C 001BC3EC  FC 1F 18 40 */	fcmpo cr0, f31, f3
/* 801C6670 001BC3F0  40 80 00 40 */	bge lbl_801C66B0
/* 801C6674 001BC3F4  FC 02 18 00 */	fcmpu cr0, f2, f3
/* 801C6678 001BC3F8  C3 C2 A2 C4 */	lfs f30, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C667C 001BC3FC  40 82 00 0C */	bne lbl_801C6688
/* 801C6680 001BC400  C3 62 A2 E0 */	lfs f27, lbl_805A3600-_SDA2_BASE_(r2)
/* 801C6684 001BC404  48 00 00 68 */	b lbl_801C66EC
lbl_801C6688:
/* 801C6688 001BC408  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C668C 001BC40C  EC 82 18 28 */	fsubs f4, f2, f3
/* 801C6690 001BC410  C0 22 A2 DC */	lfs f1, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C6694 001BC414  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C6698 001BC418  EC 3F 00 72 */	fmuls f1, f31, f1
/* 801C669C 001BC41C  EC 02 00 28 */	fsubs f0, f2, f0
/* 801C66A0 001BC420  EC 21 20 24 */	fdivs f1, f1, f4
/* 801C66A4 001BC424  EC 00 20 24 */	fdivs f0, f0, f4
/* 801C66A8 001BC428  EF 61 00 2A */	fadds f27, f1, f0
/* 801C66AC 001BC42C  48 00 00 40 */	b lbl_801C66EC
lbl_801C66B0:
/* 801C66B0 001BC430  C0 42 A2 D4 */	lfs f2, lbl_805A35F4-_SDA2_BASE_(r2)
/* 801C66B4 001BC434  FC 03 10 00 */	fcmpu cr0, f3, f2
/* 801C66B8 001BC438  40 82 00 0C */	bne lbl_801C66C4
/* 801C66BC 001BC43C  C3 C2 A2 E0 */	lfs f30, lbl_805A3600-_SDA2_BASE_(r2)
/* 801C66C0 001BC440  48 00 00 28 */	b lbl_801C66E8
lbl_801C66C4:
/* 801C66C4 001BC444  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C66C8 001BC448  EC 83 10 28 */	fsubs f4, f3, f2
/* 801C66CC 001BC44C  C0 22 A2 C4 */	lfs f1, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C66D0 001BC450  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C66D4 001BC454  EC 3F 00 72 */	fmuls f1, f31, f1
/* 801C66D8 001BC458  EC 00 10 28 */	fsubs f0, f0, f2
/* 801C66DC 001BC45C  EC 21 20 24 */	fdivs f1, f1, f4
/* 801C66E0 001BC460  EC 00 20 24 */	fdivs f0, f0, f4
/* 801C66E4 001BC464  EF C1 00 2A */	fadds f30, f1, f0
lbl_801C66E8:
/* 801C66E8 001BC468  C3 62 A2 C4 */	lfs f27, lbl_805A35E4-_SDA2_BASE_(r2)
lbl_801C66EC:
/* 801C66EC 001BC46C  C0 3C 00 1C */	lfs f1, 0x1c(r28)
/* 801C66F0 001BC470  48 23 9D E9 */	bl cos
/* 801C66F4 001BC474  C0 1C 00 18 */	lfs f0, 0x18(r28)
/* 801C66F8 001BC478  FF E0 08 18 */	frsp f31, f1
/* 801C66FC 001BC47C  FC 20 00 90 */	fmr f1, f0
/* 801C6700 001BC480  48 23 9D D9 */	bl cos
/* 801C6704 001BC484  FC 40 08 18 */	frsp f2, f1
/* 801C6708 001BC488  C0 02 A2 E0 */	lfs f0, lbl_805A3600-_SDA2_BASE_(r2)
/* 801C670C 001BC48C  C0 3C 00 1C */	lfs f1, 0x1c(r28)
/* 801C6710 001BC490  EC 42 F8 2A */	fadds f2, f2, f31
/* 801C6714 001BC494  EF E2 00 32 */	fmuls f31, f2, f0
/* 801C6718 001BC498  48 23 9D C1 */	bl cos
/* 801C671C 001BC49C  FC 60 08 18 */	frsp f3, f1
/* 801C6720 001BC4A0  C0 3C 00 24 */	lfs f1, 0x24(r28)
/* 801C6724 001BC4A4  C0 42 A2 C4 */	lfs f2, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6728 001BC4A8  EF DE 00 72 */	fmuls f30, f30, f1
/* 801C672C 001BC4AC  C0 1C 00 20 */	lfs f0, 0x20(r28)
/* 801C6730 001BC4B0  FC 60 18 50 */	fneg f3, f3
/* 801C6734 001BC4B4  EF 7B 00 72 */	fmuls f27, f27, f1
/* 801C6738 001BC4B8  EC 22 E0 28 */	fsubs f1, f2, f28
/* 801C673C 001BC4BC  EC 9F 18 2A */	fadds f4, f31, f3
/* 801C6740 001BC4C0  EC 7B 07 32 */	fmuls f3, f27, f28
/* 801C6744 001BC4C4  EC BE 07 32 */	fmuls f5, f30, f28
/* 801C6748 001BC4C8  EC 9F 20 24 */	fdivs f4, f31, f4
/* 801C674C 001BC4CC  EC 24 00 72 */	fmuls f1, f4, f1
/* 801C6750 001BC4D0  EC 23 08 2A */	fadds f1, f3, f1
/* 801C6754 001BC4D4  EC 22 08 2A */	fadds f1, f2, f1
/* 801C6758 001BC4D8  EC 00 08 2A */	fadds f0, f0, f1
/* 801C675C 001BC4DC  48 00 02 24 */	b lbl_801C6980
lbl_801C6760:
/* 801C6760 001BC4E0  88 0D C1 B4 */	lbz r0, lbl_805A05D4-_SDA_BASE_(r13)
/* 801C6764 001BC4E4  7C 00 07 75 */	extsb. r0, r0
/* 801C6768 001BC4E8  40 82 00 1C */	bne lbl_801C6784
/* 801C676C 001BC4EC  C0 22 A2 CC */	lfs f1, lbl_805A35EC-_SDA2_BASE_(r2)
/* 801C6770 001BC4F0  38 00 00 01 */	li r0, 1
/* 801C6774 001BC4F4  C0 1C 00 14 */	lfs f0, 0x14(r28)
/* 801C6778 001BC4F8  EC 01 00 2A */	fadds f0, f1, f0
/* 801C677C 001BC4FC  98 0D C1 B4 */	stb r0, lbl_805A05D4-_SDA_BASE_(r13)
/* 801C6780 001BC500  D0 0D C1 B0 */	stfs f0, lbl_805A05D0-_SDA_BASE_(r13)
lbl_801C6784:
/* 801C6784 001BC504  88 0D C1 BC */	lbz r0, lbl_805A05DC-_SDA_BASE_(r13)
/* 801C6788 001BC508  7C 00 07 75 */	extsb. r0, r0
/* 801C678C 001BC50C  40 82 00 18 */	bne lbl_801C67A4
/* 801C6790 001BC510  C0 1C 00 14 */	lfs f0, 0x14(r28)
/* 801C6794 001BC514  38 00 00 01 */	li r0, 1
/* 801C6798 001BC518  FC 00 00 50 */	fneg f0, f0
/* 801C679C 001BC51C  98 0D C1 BC */	stb r0, lbl_805A05DC-_SDA_BASE_(r13)
/* 801C67A0 001BC520  D0 0D C1 B8 */	stfs f0, lbl_805A05D8-_SDA_BASE_(r13)
lbl_801C67A4:
/* 801C67A4 001BC524  88 0D C1 C4 */	lbz r0, lbl_805A05E4-_SDA_BASE_(r13)
/* 801C67A8 001BC528  7C 00 07 75 */	extsb. r0, r0
/* 801C67AC 001BC52C  40 82 00 14 */	bne lbl_801C67C0
/* 801C67B0 001BC530  C0 1C 00 14 */	lfs f0, 0x14(r28)
/* 801C67B4 001BC534  38 00 00 01 */	li r0, 1
/* 801C67B8 001BC538  D0 0D C1 C0 */	stfs f0, lbl_805A05E0-_SDA_BASE_(r13)
/* 801C67BC 001BC53C  98 0D C1 C4 */	stb r0, lbl_805A05E4-_SDA_BASE_(r13)
lbl_801C67C0:
/* 801C67C0 001BC540  88 0D C1 CC */	lbz r0, lbl_805A05EC-_SDA_BASE_(r13)
/* 801C67C4 001BC544  7C 00 07 75 */	extsb. r0, r0
/* 801C67C8 001BC548  40 82 00 1C */	bne lbl_801C67E4
/* 801C67CC 001BC54C  C0 22 A2 D4 */	lfs f1, lbl_805A35F4-_SDA2_BASE_(r2)
/* 801C67D0 001BC550  38 00 00 01 */	li r0, 1
/* 801C67D4 001BC554  C0 1C 00 14 */	lfs f0, 0x14(r28)
/* 801C67D8 001BC558  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C67DC 001BC55C  98 0D C1 CC */	stb r0, lbl_805A05EC-_SDA_BASE_(r13)
/* 801C67E0 001BC560  D0 0D C1 C8 */	stfs f0, lbl_805A05E8-_SDA_BASE_(r13)
lbl_801C67E4:
/* 801C67E4 001BC564  C0 8D C1 B0 */	lfs f4, lbl_805A05D0-_SDA_BASE_(r13)
/* 801C67E8 001BC568  FC 1F 20 40 */	fcmpo cr0, f31, f4
/* 801C67EC 001BC56C  40 80 00 48 */	bge lbl_801C6834
/* 801C67F0 001BC570  C0 22 A2 CC */	lfs f1, lbl_805A35EC-_SDA2_BASE_(r2)
/* 801C67F4 001BC574  FC 01 20 00 */	fcmpu cr0, f1, f4
/* 801C67F8 001BC578  40 82 00 0C */	bne lbl_801C6804
/* 801C67FC 001BC57C  C0 A2 A2 D0 */	lfs f5, lbl_805A35F0-_SDA2_BASE_(r2)
/* 801C6800 001BC580  48 00 00 2C */	b lbl_801C682C
lbl_801C6804:
/* 801C6804 001BC584  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6808 001BC588  EC 61 20 28 */	fsubs f3, f1, f4
/* 801C680C 001BC58C  C0 42 A2 C4 */	lfs f2, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6810 001BC590  EC 24 00 32 */	fmuls f1, f4, f0
/* 801C6814 001BC594  C0 02 A2 D4 */	lfs f0, lbl_805A35F4-_SDA2_BASE_(r2)
/* 801C6818 001BC598  EC 5F 00 B2 */	fmuls f2, f31, f2
/* 801C681C 001BC59C  EC 00 08 28 */	fsubs f0, f0, f1
/* 801C6820 001BC5A0  EC 22 18 24 */	fdivs f1, f2, f3
/* 801C6824 001BC5A4  EC 00 18 24 */	fdivs f0, f0, f3
/* 801C6828 001BC5A8  EC A1 00 2A */	fadds f5, f1, f0
lbl_801C682C:
/* 801C682C 001BC5AC  C0 42 A2 C4 */	lfs f2, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6830 001BC5B0  48 00 01 28 */	b lbl_801C6958
lbl_801C6834:
/* 801C6834 001BC5B4  C0 6D C1 B8 */	lfs f3, lbl_805A05D8-_SDA_BASE_(r13)
/* 801C6838 001BC5B8  FC 1F 18 40 */	fcmpo cr0, f31, f3
/* 801C683C 001BC5BC  40 80 00 44 */	bge lbl_801C6880
/* 801C6840 001BC5C0  FC 04 18 00 */	fcmpu cr0, f4, f3
/* 801C6844 001BC5C4  C0 A2 A2 DC */	lfs f5, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C6848 001BC5C8  40 82 00 0C */	bne lbl_801C6854
/* 801C684C 001BC5CC  C0 42 A2 BC */	lfs f2, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6850 001BC5D0  48 00 01 08 */	b lbl_801C6958
lbl_801C6854:
/* 801C6854 001BC5D4  C0 02 A2 C4 */	lfs f0, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6858 001BC5D8  EC 24 01 72 */	fmuls f1, f4, f5
/* 801C685C 001BC5DC  C0 42 A2 EC */	lfs f2, lbl_805A360C-_SDA2_BASE_(r2)
/* 801C6860 001BC5E0  EC 84 18 28 */	fsubs f4, f4, f3
/* 801C6864 001BC5E4  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C6868 001BC5E8  EC 5F 00 B2 */	fmuls f2, f31, f2
/* 801C686C 001BC5EC  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C6870 001BC5F0  EC 22 20 24 */	fdivs f1, f2, f4
/* 801C6874 001BC5F4  EC 00 20 24 */	fdivs f0, f0, f4
/* 801C6878 001BC5F8  EC 41 00 2A */	fadds f2, f1, f0
/* 801C687C 001BC5FC  48 00 00 DC */	b lbl_801C6958
lbl_801C6880:
/* 801C6880 001BC600  C0 8D C1 C0 */	lfs f4, lbl_805A05E0-_SDA_BASE_(r13)
/* 801C6884 001BC604  FC 1F 20 40 */	fcmpo cr0, f31, f4
/* 801C6888 001BC608  40 80 00 48 */	bge lbl_801C68D0
/* 801C688C 001BC60C  FC 03 20 00 */	fcmpu cr0, f3, f4
/* 801C6890 001BC610  40 82 00 0C */	bne lbl_801C689C
/* 801C6894 001BC614  C0 A2 A2 BC */	lfs f5, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6898 001BC618  48 00 00 30 */	b lbl_801C68C8
lbl_801C689C:
/* 801C689C 001BC61C  C0 22 A2 C4 */	lfs f1, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C68A0 001BC620  EC A3 20 28 */	fsubs f5, f3, f4
/* 801C68A4 001BC624  C0 02 A2 DC */	lfs f0, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C68A8 001BC628  EC 23 00 72 */	fmuls f1, f3, f1
/* 801C68AC 001BC62C  C0 42 A2 E8 */	lfs f2, lbl_805A3608-_SDA2_BASE_(r2)
/* 801C68B0 001BC630  EC 04 00 32 */	fmuls f0, f4, f0
/* 801C68B4 001BC634  EC 5F 00 B2 */	fmuls f2, f31, f2
/* 801C68B8 001BC638  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C68BC 001BC63C  EC 22 28 24 */	fdivs f1, f2, f5
/* 801C68C0 001BC640  EC 00 28 24 */	fdivs f0, f0, f5
/* 801C68C4 001BC644  EC A1 00 2A */	fadds f5, f1, f0
lbl_801C68C8:
/* 801C68C8 001BC648  C0 42 A2 DC */	lfs f2, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C68CC 001BC64C  48 00 00 8C */	b lbl_801C6958
lbl_801C68D0:
/* 801C68D0 001BC650  C0 6D C1 C8 */	lfs f3, lbl_805A05E8-_SDA_BASE_(r13)
/* 801C68D4 001BC654  FC 1F 18 40 */	fcmpo cr0, f31, f3
/* 801C68D8 001BC658  40 80 00 44 */	bge lbl_801C691C
/* 801C68DC 001BC65C  FC 04 18 00 */	fcmpu cr0, f4, f3
/* 801C68E0 001BC660  C0 A2 A2 C4 */	lfs f5, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C68E4 001BC664  40 82 00 0C */	bne lbl_801C68F0
/* 801C68E8 001BC668  C0 42 A2 BC */	lfs f2, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C68EC 001BC66C  48 00 00 6C */	b lbl_801C6958
lbl_801C68F0:
/* 801C68F0 001BC670  C0 02 A2 DC */	lfs f0, lbl_805A35FC-_SDA2_BASE_(r2)
/* 801C68F4 001BC674  EC 24 01 72 */	fmuls f1, f4, f5
/* 801C68F8 001BC678  C0 42 A2 E8 */	lfs f2, lbl_805A3608-_SDA2_BASE_(r2)
/* 801C68FC 001BC67C  EC 84 18 28 */	fsubs f4, f4, f3
/* 801C6900 001BC680  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C6904 001BC684  EC 5F 00 B2 */	fmuls f2, f31, f2
/* 801C6908 001BC688  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C690C 001BC68C  EC 22 20 24 */	fdivs f1, f2, f4
/* 801C6910 001BC690  EC 00 20 24 */	fdivs f0, f0, f4
/* 801C6914 001BC694  EC 41 00 2A */	fadds f2, f1, f0
/* 801C6918 001BC698  48 00 00 40 */	b lbl_801C6958
lbl_801C691C:
/* 801C691C 001BC69C  C0 42 A2 D4 */	lfs f2, lbl_805A35F4-_SDA2_BASE_(r2)
/* 801C6920 001BC6A0  FC 03 10 00 */	fcmpu cr0, f3, f2
/* 801C6924 001BC6A4  40 82 00 0C */	bne lbl_801C6930
/* 801C6928 001BC6A8  C0 A2 A2 E0 */	lfs f5, lbl_805A3600-_SDA2_BASE_(r2)
/* 801C692C 001BC6AC  48 00 00 28 */	b lbl_801C6954
lbl_801C6930:
/* 801C6930 001BC6B0  C0 02 A2 BC */	lfs f0, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C6934 001BC6B4  EC 83 10 28 */	fsubs f4, f3, f2
/* 801C6938 001BC6B8  C0 22 A2 C4 */	lfs f1, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C693C 001BC6BC  EC 03 00 32 */	fmuls f0, f3, f0
/* 801C6940 001BC6C0  EC 3F 00 72 */	fmuls f1, f31, f1
/* 801C6944 001BC6C4  EC 00 10 28 */	fsubs f0, f0, f2
/* 801C6948 001BC6C8  EC 21 20 24 */	fdivs f1, f1, f4
/* 801C694C 001BC6CC  EC 00 20 24 */	fdivs f0, f0, f4
/* 801C6950 001BC6D0  EC A1 00 2A */	fadds f5, f1, f0
lbl_801C6954:
/* 801C6954 001BC6D4  C0 42 A2 C4 */	lfs f2, lbl_805A35E4-_SDA2_BASE_(r2)
lbl_801C6958:
/* 801C6958 001BC6D8  C0 3C 00 24 */	lfs f1, 0x24(r28)
/* 801C695C 001BC6DC  C0 02 A2 C4 */	lfs f0, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C6960 001BC6E0  EC 42 00 72 */	fmuls f2, f2, f1
/* 801C6964 001BC6E4  EC A5 00 72 */	fmuls f5, f5, f1
/* 801C6968 001BC6E8  EC 22 07 32 */	fmuls f1, f2, f28
/* 801C696C 001BC6EC  EC A5 07 32 */	fmuls f5, f5, f28
/* 801C6970 001BC6F0  EC 00 08 2A */	fadds f0, f0, f1
/* 801C6974 001BC6F4  48 00 00 0C */	b lbl_801C6980
lbl_801C6978:
/* 801C6978 001BC6F8  C0 A2 A2 BC */	lfs f5, lbl_805A35DC-_SDA2_BASE_(r2)
/* 801C697C 001BC6FC  FC 00 28 90 */	fmr f0, f5
lbl_801C6980:
/* 801C6980 001BC700  57 E0 07 BD */	rlwinm. r0, r31, 0, 0x1e, 0x1e
/* 801C6984 001BC704  41 82 00 14 */	beq lbl_801C6998
/* 801C6988 001BC708  80 1E 00 04 */	lwz r0, 4(r30)
/* 801C698C 001BC70C  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 801C6990 001BC710  40 82 00 08 */	bne lbl_801C6998
/* 801C6994 001BC714  D0 BD 00 08 */	stfs f5, 8(r29)
lbl_801C6998:
/* 801C6998 001BC718  57 E0 07 7B */	rlwinm. r0, r31, 0, 0x1d, 0x1d
/* 801C699C 001BC71C  41 82 00 14 */	beq lbl_801C69B0
/* 801C69A0 001BC720  80 1E 00 04 */	lwz r0, 4(r30)
/* 801C69A4 001BC724  54 00 07 7B */	rlwinm. r0, r0, 0, 0x1d, 0x1d
/* 801C69A8 001BC728  40 82 00 08 */	bne lbl_801C69B0
/* 801C69AC 001BC72C  D0 1D 00 0C */	stfs f0, 0xc(r29)
lbl_801C69B0:
/* 801C69B0 001BC730  57 E0 07 39 */	rlwinm. r0, r31, 0, 0x1c, 0x1c
/* 801C69B4 001BC734  41 82 00 50 */	beq lbl_801C6A04
/* 801C69B8 001BC738  80 1E 00 04 */	lwz r0, 4(r30)
/* 801C69BC 001BC73C  54 00 07 39 */	rlwinm. r0, r0, 0, 0x1c, 0x1c
/* 801C69C0 001BC740  40 82 00 44 */	bne lbl_801C6A04
/* 801C69C4 001BC744  80 7C 00 10 */	lwz r3, 0x10(r28)
/* 801C69C8 001BC748  3C 00 43 30 */	lis r0, 0x4330
/* 801C69CC 001BC74C  C0 02 A2 C4 */	lfs f0, lbl_805A35E4-_SDA2_BASE_(r2)
/* 801C69D0 001BC750  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 801C69D4 001BC754  90 01 00 30 */	stw r0, 0x30(r1)
/* 801C69D8 001BC758  C8 22 A2 F8 */	lfd f1, lbl_805A3618-_SDA2_BASE_(r2)
/* 801C69DC 001BC75C  EC 40 E8 28 */	fsubs f2, f0, f29
/* 801C69E0 001BC760  90 61 00 34 */	stw r3, 0x34(r1)
/* 801C69E4 001BC764  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 801C69E8 001BC768  EC 00 08 28 */	fsubs f0, f0, f1
/* 801C69EC 001BC76C  EC 02 00 32 */	fmuls f0, f2, f0
/* 801C69F0 001BC770  FC 00 00 1E */	fctiwz f0, f0
/* 801C69F4 001BC774  D8 01 00 38 */	stfd f0, 0x38(r1)
/* 801C69F8 001BC778  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 801C69FC 001BC77C  7C 00 00 D0 */	neg r0, r0
/* 801C6A00 001BC780  90 1D 00 18 */	stw r0, 0x18(r29)
lbl_801C6A04:
/* 801C6A04 001BC784  E3 E1 00 A8 */	psq_l f31, 168(r1), 0, qr0
/* 801C6A08 001BC788  CB E1 00 A0 */	lfd f31, 0xa0(r1)
/* 801C6A0C 001BC78C  E3 C1 00 98 */	psq_l f30, 152(r1), 0, qr0
/* 801C6A10 001BC790  CB C1 00 90 */	lfd f30, 0x90(r1)
/* 801C6A14 001BC794  E3 A1 00 88 */	psq_l f29, 136(r1), 0, qr0
/* 801C6A18 001BC798  CB A1 00 80 */	lfd f29, 0x80(r1)
/* 801C6A1C 001BC79C  E3 81 00 78 */	psq_l f28, 120(r1), 0, qr0
/* 801C6A20 001BC7A0  CB 81 00 70 */	lfd f28, 0x70(r1)
/* 801C6A24 001BC7A4  E3 61 00 68 */	psq_l f27, 104(r1), 0, qr0
/* 801C6A28 001BC7A8  39 61 00 60 */	addi r11, r1, 0x60
/* 801C6A2C 001BC7AC  CB 61 00 60 */	lfd f27, 0x60(r1)
/* 801C6A30 001BC7B0  48 22 A9 3D */	bl _restgpr_27
/* 801C6A34 001BC7B4  80 01 00 B4 */	lwz r0, 0xb4(r1)
/* 801C6A38 001BC7B8  7C 08 03 A6 */	mtlr r0
/* 801C6A3C 001BC7BC  38 21 00 B0 */	addi r1, r1, 0xb0
/* 801C6A40 001BC7C0  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManagerFUl$7detail_AllocAmbientArg
nw4r3snd14Sound3DManagerFUl$7detail_AllocAmbientArg:
/* 801C6A44 001BC7C4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6A48 001BC7C8  7C 08 02 A6 */	mflr r0
/* 801C6A4C 001BC7CC  28 04 00 18 */	cmplwi r4, 0x18
/* 801C6A50 001BC7D0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6A54 001BC7D4  41 82 00 0C */	beq lbl_801C6A60
/* 801C6A58 001BC7D8  38 60 00 00 */	li r3, 0
/* 801C6A5C 001BC7DC  48 00 00 40 */	b lbl_801C6A9C
lbl_801C6A60:
/* 801C6A60 001BC7E0  38 63 00 08 */	addi r3, r3, 8
/* 801C6A64 001BC7E4  4B FF 9F A9 */	bl nw4r3snd6detail8PoolImplFv$7AllocImpl
/* 801C6A68 001BC7E8  2C 03 00 00 */	cmpwi r3, 0
/* 801C6A6C 001BC7EC  40 82 00 0C */	bne lbl_801C6A78
/* 801C6A70 001BC7F0  38 60 00 00 */	li r3, 0
/* 801C6A74 001BC7F4  48 00 00 28 */	b lbl_801C6A9C
lbl_801C6A78:
/* 801C6A78 001BC7F8  41 82 00 24 */	beq lbl_801C6A9C
/* 801C6A7C 001BC7FC  38 00 FF FF */	li r0, -1
/* 801C6A80 001BC800  38 A0 00 00 */	li r5, 0
/* 801C6A84 001BC804  90 03 00 00 */	stw r0, 0(r3)
/* 801C6A88 001BC808  38 80 00 01 */	li r4, 1
/* 801C6A8C 001BC80C  38 00 00 80 */	li r0, 0x80
/* 801C6A90 001BC810  90 A3 00 04 */	stw r5, 4(r3)
/* 801C6A94 001BC814  98 83 00 08 */	stb r4, 8(r3)
/* 801C6A98 001BC818  98 03 00 09 */	stb r0, 9(r3)
lbl_801C6A9C:
/* 801C6A9C 001BC81C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6AA0 001BC820  7C 08 03 A6 */	mtlr r0
/* 801C6AA4 001BC824  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6AA8 001BC828  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManagerFPvPCQ44nw$7detail_FreeAmbientArg
nw4r3snd14Sound3DManagerFPvPCQ44nw$7detail_FreeAmbientArg:
/* 801C6AAC 001BC82C  2C 04 00 00 */	cmpwi r4, 0
/* 801C6AB0 001BC830  4D 82 00 20 */	beqlr 
/* 801C6AB4 001BC834  38 63 00 08 */	addi r3, r3, 8
/* 801C6AB8 001BC838  4B FF 9F B0 */	b nw4r3snd6detail8PoolImplFPv$7FreeImpl
/* 801C6ABC 001BC83C  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManager17Sound3DActorParamF$7__ct
nw4r3snd14Sound3DManager17Sound3DActorParamF$7__ct:
/* 801C6AC0 001BC840  38 C0 FF FF */	li r6, -1
/* 801C6AC4 001BC844  38 A0 00 00 */	li r5, 0
/* 801C6AC8 001BC848  38 80 00 01 */	li r4, 1
/* 801C6ACC 001BC84C  38 00 00 80 */	li r0, 0x80
/* 801C6AD0 001BC850  90 C3 00 00 */	stw r6, 0(r3)
/* 801C6AD4 001BC854  90 A3 00 04 */	stw r5, 4(r3)
/* 801C6AD8 001BC858  98 83 00 08 */	stb r4, 8(r3)
/* 801C6ADC 001BC85C  98 03 00 09 */	stb r0, 9(r3)
/* 801C6AE0 001BC860  4E 80 00 20 */	blr 

.global nw4r3snd14Sound3DManagerFPvPCQ44nw$7$24$2detail_FreeAmbientArg
nw4r3snd14Sound3DManagerFPvPCQ44nw$7$24$2detail_FreeAmbientArg:
/* 801C6AE4 001BC864  38 63 FF FC */	addi r3, r3, -4
/* 801C6AE8 001BC868  4B FF FF C4 */	b nw4r3snd14Sound3DManagerFPvPCQ44nw$7detail_FreeAmbientArg

.global nw4r3snd14Sound3DManagerFUl$7$24$2detail_AllocAmbientArg
nw4r3snd14Sound3DManagerFUl$7$24$2detail_AllocAmbientArg:
/* 801C6AEC 001BC86C  38 63 FF FC */	addi r3, r3, -4
/* 801C6AF0 001BC870  4B FF FF 54 */	b nw4r3snd14Sound3DManagerFUl$7detail_AllocAmbientArg

