
test015-bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c24  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08004dc4  08004dc4  00014dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e88  08004e88  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004e88  08004e88  00014e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e90  08004e90  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e90  08004e90  00014e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e94  08004e94  00014e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004e98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  20000068  08004f00  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003fc  08004f00  000203fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009dd1  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bfe  00000000  00000000  00029eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000828  00000000  00000000  0002bab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000638  00000000  00000000  0002c2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016782  00000000  00000000  0002c910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a489  00000000  00000000  00043092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087d94  00000000  00000000  0004d51b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000029f8  00000000  00000000  000d52b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000d7ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004dac 	.word	0x08004dac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004dac 	.word	0x08004dac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <HAL_UART_RxCpltCallback>:
char buf1[BUF_SIZE], buf2[BUF_SIZE]; // DMA Buffer
char dum1, dum2;
int head1 = 0, head2 = 0, tail1 = 0, tail2 = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
   if(huart == &huart1)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4a2d      	ldr	r2, [pc, #180]	; (800064c <HAL_UART_RxCpltCallback+0xc0>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d11e      	bne.n	80005da <HAL_UART_RxCpltCallback+0x4e>
   {
      buf1[tail1++] = dum1;
 800059c:	4b2c      	ldr	r3, [pc, #176]	; (8000650 <HAL_UART_RxCpltCallback+0xc4>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	1c5a      	adds	r2, r3, #1
 80005a2:	492b      	ldr	r1, [pc, #172]	; (8000650 <HAL_UART_RxCpltCallback+0xc4>)
 80005a4:	600a      	str	r2, [r1, #0]
 80005a6:	4a2b      	ldr	r2, [pc, #172]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005a8:	7811      	ldrb	r1, [r2, #0]
 80005aa:	4a2b      	ldr	r2, [pc, #172]	; (8000658 <HAL_UART_RxCpltCallback+0xcc>)
 80005ac:	54d1      	strb	r1, [r2, r3]
      HAL_UART_Transmit(&huart2, &dum1/*== buf1+t1-1*/, 1, 10);      // putty print
 80005ae:	230a      	movs	r3, #10
 80005b0:	2201      	movs	r2, #1
 80005b2:	4928      	ldr	r1, [pc, #160]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005b4:	4829      	ldr	r0, [pc, #164]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 80005b6:	f002 f915 	bl	80027e4 <HAL_UART_Transmit>
      if(dum1 == '\r')
 80005ba:	4b26      	ldr	r3, [pc, #152]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b0d      	cmp	r3, #13
 80005c0:	d105      	bne.n	80005ce <HAL_UART_RxCpltCallback+0x42>
      {
    	  CheckCMD(buf1);
 80005c2:	4825      	ldr	r0, [pc, #148]	; (8000658 <HAL_UART_RxCpltCallback+0xcc>)
 80005c4:	f000 f8d2 	bl	800076c <CheckCMD>
    	  tail1 = 0;
 80005c8:	4b21      	ldr	r3, [pc, #132]	; (8000650 <HAL_UART_RxCpltCallback+0xc4>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
      }
      HAL_UART_Receive_IT(&huart1, &dum1, 1);         // interrupt chain
 80005ce:	2201      	movs	r2, #1
 80005d0:	4920      	ldr	r1, [pc, #128]	; (8000654 <HAL_UART_RxCpltCallback+0xc8>)
 80005d2:	481e      	ldr	r0, [pc, #120]	; (800064c <HAL_UART_RxCpltCallback+0xc0>)
 80005d4:	f002 fa28 	bl	8002a28 <HAL_UART_Receive_IT>
//         HAL_UART_Transmit(&huart1, "\n", 1, 10);
         tail2 = 0;
      }
      HAL_UART_Receive_IT(&huart2, &dum2, 1);
   }
}
 80005d8:	e034      	b.n	8000644 <HAL_UART_RxCpltCallback+0xb8>
   else if(huart == &huart2)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a1f      	ldr	r2, [pc, #124]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d130      	bne.n	8000644 <HAL_UART_RxCpltCallback+0xb8>
      buf2[tail2++] = dum2;
 80005e2:	4b1f      	ldr	r3, [pc, #124]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	1c5a      	adds	r2, r3, #1
 80005e8:	491d      	ldr	r1, [pc, #116]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 80005ea:	600a      	str	r2, [r1, #0]
 80005ec:	4a1d      	ldr	r2, [pc, #116]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 80005ee:	7811      	ldrb	r1, [r2, #0]
 80005f0:	4a1d      	ldr	r2, [pc, #116]	; (8000668 <HAL_UART_RxCpltCallback+0xdc>)
 80005f2:	54d1      	strb	r1, [r2, r3]
      HAL_UART_Transmit(&huart2, &dum2, 1, 10); // terminal echo
 80005f4:	230a      	movs	r3, #10
 80005f6:	2201      	movs	r2, #1
 80005f8:	491a      	ldr	r1, [pc, #104]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 80005fa:	4818      	ldr	r0, [pc, #96]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 80005fc:	f002 f8f2 	bl	80027e4 <HAL_UART_Transmit>
      if(dum2 == '\r')  // CR : 0x0d
 8000600:	4b18      	ldr	r3, [pc, #96]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b0d      	cmp	r3, #13
 8000606:	d118      	bne.n	800063a <HAL_UART_RxCpltCallback+0xae>
         HAL_UART_Transmit(&huart2, "\n", 1, 10); // terminal echo
 8000608:	230a      	movs	r3, #10
 800060a:	2201      	movs	r2, #1
 800060c:	4917      	ldr	r1, [pc, #92]	; (800066c <HAL_UART_RxCpltCallback+0xe0>)
 800060e:	4813      	ldr	r0, [pc, #76]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 8000610:	f002 f8e8 	bl	80027e4 <HAL_UART_Transmit>
         buf2[tail2++] = '\n'; // == HAL_UART_Transmit(&huart1, "\n", 1, 10);
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	1c5a      	adds	r2, r3, #1
 800061a:	4911      	ldr	r1, [pc, #68]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 800061c:	600a      	str	r2, [r1, #0]
 800061e:	4a12      	ldr	r2, [pc, #72]	; (8000668 <HAL_UART_RxCpltCallback+0xdc>)
 8000620:	210a      	movs	r1, #10
 8000622:	54d1      	strb	r1, [r2, r3]
         HAL_UART_Transmit(&huart1, buf2, tail2, 10);   // AT Command
 8000624:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	b29a      	uxth	r2, r3
 800062a:	230a      	movs	r3, #10
 800062c:	490e      	ldr	r1, [pc, #56]	; (8000668 <HAL_UART_RxCpltCallback+0xdc>)
 800062e:	4807      	ldr	r0, [pc, #28]	; (800064c <HAL_UART_RxCpltCallback+0xc0>)
 8000630:	f002 f8d8 	bl	80027e4 <HAL_UART_Transmit>
         tail2 = 0;
 8000634:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <HAL_UART_RxCpltCallback+0xd4>)
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
      HAL_UART_Receive_IT(&huart2, &dum2, 1);
 800063a:	2201      	movs	r2, #1
 800063c:	4909      	ldr	r1, [pc, #36]	; (8000664 <HAL_UART_RxCpltCallback+0xd8>)
 800063e:	4807      	ldr	r0, [pc, #28]	; (800065c <HAL_UART_RxCpltCallback+0xd0>)
 8000640:	f002 f9f2 	bl	8002a28 <HAL_UART_Receive_IT>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000084 	.word	0x20000084
 8000650:	200002a0 	.word	0x200002a0
 8000654:	2000029c 	.word	0x2000029c
 8000658:	200001d4 	.word	0x200001d4
 800065c:	200000cc 	.word	0x200000cc
 8000660:	200002a4 	.word	0x200002a4
 8000664:	2000029d 	.word	0x2000029d
 8000668:	20000238 	.word	0x20000238
 800066c:	08004dc4 	.word	0x08004dc4

08000670 <ToUpper>:

void ToUpper(char *s)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
	while(*s)
 8000678:	e011      	b.n	800069e <ToUpper+0x2e>
	{
		if(*s >= 'a' && *s <= 'z')	*s &= 0xDF; s++;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b60      	cmp	r3, #96	; 0x60
 8000680:	d90a      	bls.n	8000698 <ToUpper+0x28>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b7a      	cmp	r3, #122	; 0x7a
 8000688:	d806      	bhi.n	8000698 <ToUpper+0x28>
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	f023 0320 	bic.w	r3, r3, #32
 8000692:	b2da      	uxtb	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	701a      	strb	r2, [r3, #0]
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	3301      	adds	r3, #1
 800069c:	607b      	str	r3, [r7, #4]
	while(*s)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d1e9      	bne.n	800067a <ToUpper+0xa>
	}
}
 80006a6:	bf00      	nop
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr

080006b4 <Trim>:

	strncpy(dest, s+h, t-h+1);
}

char * Trim(char *s)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	int h = 0, t = strlen(s);
 80006bc:	2300      	movs	r3, #0
 80006be:	617b      	str	r3, [r7, #20]
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f7ff fd8d 	bl	80001e0 <strlen>
 80006c6:	4603      	mov	r3, r0
 80006c8:	613b      	str	r3, [r7, #16]
	while(*(s+h)==' ' || *(s+h)=='\t' || *(s+h)=='\r' || *(s+h)=='\n') h++;	// head
 80006ca:	e002      	b.n	80006d2 <Trim+0x1e>
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	3301      	adds	r3, #1
 80006d0:	617b      	str	r3, [r7, #20]
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	4413      	add	r3, r2
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2b20      	cmp	r3, #32
 80006dc:	d0f6      	beq.n	80006cc <Trim+0x18>
 80006de:	697b      	ldr	r3, [r7, #20]
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	4413      	add	r3, r2
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b09      	cmp	r3, #9
 80006e8:	d0f0      	beq.n	80006cc <Trim+0x18>
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	4413      	add	r3, r2
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b0d      	cmp	r3, #13
 80006f4:	d0ea      	beq.n	80006cc <Trim+0x18>
 80006f6:	697b      	ldr	r3, [r7, #20]
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	4413      	add	r3, r2
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b0a      	cmp	r3, #10
 8000700:	d0e4      	beq.n	80006cc <Trim+0x18>
	while(*(s+t)==' ' || *(s+t)=='\t' || *(s+t)=='\r' || *(s+t)=='\n') t--;	// tail
 8000702:	e002      	b.n	800070a <Trim+0x56>
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	3b01      	subs	r3, #1
 8000708:	613b      	str	r3, [r7, #16]
 800070a:	693b      	ldr	r3, [r7, #16]
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	4413      	add	r3, r2
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	2b20      	cmp	r3, #32
 8000714:	d0f6      	beq.n	8000704 <Trim+0x50>
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	687a      	ldr	r2, [r7, #4]
 800071a:	4413      	add	r3, r2
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b09      	cmp	r3, #9
 8000720:	d0f0      	beq.n	8000704 <Trim+0x50>
 8000722:	693b      	ldr	r3, [r7, #16]
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	4413      	add	r3, r2
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b0d      	cmp	r3, #13
 800072c:	d0ea      	beq.n	8000704 <Trim+0x50>
 800072e:	693b      	ldr	r3, [r7, #16]
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	4413      	add	r3, r2
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b0a      	cmp	r3, #10
 8000738:	d0e4      	beq.n	8000704 <Trim+0x50>

	char *dest = (char *)malloc(t-h+1);	// 메모리 동적할당 : malloc(memory size)
 800073a:	693a      	ldr	r2, [r7, #16]
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	1ad3      	subs	r3, r2, r3
 8000740:	3301      	adds	r3, #1
 8000742:	4618      	mov	r0, r3
 8000744:	f003 f8ec 	bl	8003920 <malloc>
 8000748:	4603      	mov	r3, r0
 800074a:	60fb      	str	r3, [r7, #12]
	strncpy(dest, s+h, t-h+1);
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	18d1      	adds	r1, r2, r3
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	1ad3      	subs	r3, r2, r3
 8000758:	3301      	adds	r3, #1
 800075a:	461a      	mov	r2, r3
 800075c:	68f8      	ldr	r0, [r7, #12]
 800075e:	f003 fc83 	bl	8004068 <strncpy>
	return dest;
 8000762:	68fb      	ldr	r3, [r7, #12]
}
 8000764:	4618      	mov	r0, r3
 8000766:	3718      	adds	r7, #24
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <CheckCMD>:

void CheckCMD(char *bb)  // ex) str "    LED  1   " 에서 공백 삭제
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
	char *str = Trim(bb);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff ff9d 	bl	80006b4 <Trim>
 800077a:	60f8      	str	r0, [r7, #12]
	ToUpper(str);
 800077c:	68f8      	ldr	r0, [r7, #12]
 800077e:	f7ff ff77 	bl	8000670 <ToUpper>
	if(strncmp(str,"LED",3) == 0)
 8000782:	2203      	movs	r2, #3
 8000784:	4911      	ldr	r1, [pc, #68]	; (80007cc <CheckCMD+0x60>)
 8000786:	68f8      	ldr	r0, [r7, #12]
 8000788:	f003 fc5c 	bl	8004044 <strncmp>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d118      	bne.n	80007c4 <CheckCMD+0x58>
	{
		char *arg = Trim(str+3);
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	3303      	adds	r3, #3
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff ff8c 	bl	80006b4 <Trim>
 800079c:	60b8      	str	r0, [r7, #8]
		if(arg[0] == '1')
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	2b31      	cmp	r3, #49	; 0x31
 80007a4:	d105      	bne.n	80007b2 <CheckCMD+0x46>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80007a6:	2201      	movs	r2, #1
 80007a8:	2120      	movs	r1, #32
 80007aa:	4809      	ldr	r0, [pc, #36]	; (80007d0 <CheckCMD+0x64>)
 80007ac:	f001 fb18 	bl	8001de0 <HAL_GPIO_WritePin>
		else if(arg[0] == '0')
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
		}
	}
}
 80007b0:	e008      	b.n	80007c4 <CheckCMD+0x58>
		else if(arg[0] == '0')
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b30      	cmp	r3, #48	; 0x30
 80007b8:	d104      	bne.n	80007c4 <CheckCMD+0x58>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2120      	movs	r1, #32
 80007be:	4804      	ldr	r0, [pc, #16]	; (80007d0 <CheckCMD+0x64>)
 80007c0:	f001 fb0e 	bl	8001de0 <HAL_GPIO_WritePin>
}
 80007c4:	bf00      	nop
 80007c6:	3710      	adds	r7, #16
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	08004dc8 	.word	0x08004dc8
 80007d0:	40020000 	.word	0x40020000

080007d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d8:	f000 fc66 	bl	80010a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007dc:	f000 f820 	bl	8000820 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e0:	f000 f912 	bl	8000a08 <MX_GPIO_Init>
  MX_DMA_Init();
 80007e4:	f000 f8da 	bl	800099c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80007e8:	f000 f8ae 	bl	8000948 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80007ec:	f000 f882 	bl	80008f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  ProgramStart("Bluetooth Test - Start");
 80007f0:	4806      	ldr	r0, [pc, #24]	; (800080c <main+0x38>)
 80007f2:	f000 f9e7 	bl	8000bc4 <ProgramStart>
  UART_Start_Receive_IT(&huart1, &dum1, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	4905      	ldr	r1, [pc, #20]	; (8000810 <main+0x3c>)
 80007fa:	4806      	ldr	r0, [pc, #24]	; (8000814 <main+0x40>)
 80007fc:	f002 fc45 	bl	800308a <UART_Start_Receive_IT>
  UART_Start_Receive_IT(&huart2, &dum2, 1);
 8000800:	2201      	movs	r2, #1
 8000802:	4905      	ldr	r1, [pc, #20]	; (8000818 <main+0x44>)
 8000804:	4805      	ldr	r0, [pc, #20]	; (800081c <main+0x48>)
 8000806:	f002 fc40 	bl	800308a <UART_Start_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800080a:	e7fe      	b.n	800080a <main+0x36>
 800080c:	08004dcc 	.word	0x08004dcc
 8000810:	2000029c 	.word	0x2000029c
 8000814:	20000084 	.word	0x20000084
 8000818:	2000029d 	.word	0x2000029d
 800081c:	200000cc 	.word	0x200000cc

08000820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b094      	sub	sp, #80	; 0x50
 8000824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000826:	f107 0320 	add.w	r3, r7, #32
 800082a:	2230      	movs	r2, #48	; 0x30
 800082c:	2100      	movs	r1, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f003 fc00 	bl	8004034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000844:	2300      	movs	r3, #0
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	4b28      	ldr	r3, [pc, #160]	; (80008ec <SystemClock_Config+0xcc>)
 800084a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084c:	4a27      	ldr	r2, [pc, #156]	; (80008ec <SystemClock_Config+0xcc>)
 800084e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000852:	6413      	str	r3, [r2, #64]	; 0x40
 8000854:	4b25      	ldr	r3, [pc, #148]	; (80008ec <SystemClock_Config+0xcc>)
 8000856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085c:	60bb      	str	r3, [r7, #8]
 800085e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000860:	2300      	movs	r3, #0
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	4b22      	ldr	r3, [pc, #136]	; (80008f0 <SystemClock_Config+0xd0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a21      	ldr	r2, [pc, #132]	; (80008f0 <SystemClock_Config+0xd0>)
 800086a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800086e:	6013      	str	r3, [r2, #0]
 8000870:	4b1f      	ldr	r3, [pc, #124]	; (80008f0 <SystemClock_Config+0xd0>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800087c:	2302      	movs	r3, #2
 800087e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000880:	2301      	movs	r3, #1
 8000882:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000884:	2310      	movs	r3, #16
 8000886:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000888:	2302      	movs	r3, #2
 800088a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800088c:	2300      	movs	r3, #0
 800088e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000890:	2310      	movs	r3, #16
 8000892:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000894:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000898:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800089a:	2304      	movs	r3, #4
 800089c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800089e:	2304      	movs	r3, #4
 80008a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a2:	f107 0320 	add.w	r3, r7, #32
 80008a6:	4618      	mov	r0, r3
 80008a8:	f001 fab4 	bl	8001e14 <HAL_RCC_OscConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008b2:	f000 f917 	bl	8000ae4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b6:	230f      	movs	r3, #15
 80008b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ba:	2302      	movs	r3, #2
 80008bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008cc:	f107 030c 	add.w	r3, r7, #12
 80008d0:	2102      	movs	r1, #2
 80008d2:	4618      	mov	r0, r3
 80008d4:	f001 fd16 	bl	8002304 <HAL_RCC_ClockConfig>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008de:	f000 f901 	bl	8000ae4 <Error_Handler>
  }
}
 80008e2:	bf00      	nop
 80008e4:	3750      	adds	r7, #80	; 0x50
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	; (8000944 <MX_USART1_UART_Init+0x50>)
 80008fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80008fe:	4b10      	ldr	r3, [pc, #64]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000900:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000904:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 800092c:	f001 ff0a 	bl	8002744 <HAL_UART_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000936:	f000 f8d5 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000084 	.word	0x20000084
 8000944:	40011000 	.word	0x40011000

08000948 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 800094e:	4a12      	ldr	r2, [pc, #72]	; (8000998 <MX_USART2_UART_Init+0x50>)
 8000950:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000952:	4b10      	ldr	r3, [pc, #64]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 8000954:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000958:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000960:	4b0c      	ldr	r3, [pc, #48]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800096c:	4b09      	ldr	r3, [pc, #36]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 800096e:	220c      	movs	r2, #12
 8000970:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000972:	4b08      	ldr	r3, [pc, #32]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000978:	4b06      	ldr	r3, [pc, #24]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 800097a:	2200      	movs	r2, #0
 800097c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800097e:	4805      	ldr	r0, [pc, #20]	; (8000994 <MX_USART2_UART_Init+0x4c>)
 8000980:	f001 fee0 	bl	8002744 <HAL_UART_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800098a:	f000 f8ab 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	200000cc 	.word	0x200000cc
 8000998:	40004400 	.word	0x40004400

0800099c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <MX_DMA_Init+0x68>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	4a16      	ldr	r2, [pc, #88]	; (8000a04 <MX_DMA_Init+0x68>)
 80009ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009b0:	6313      	str	r3, [r2, #48]	; 0x30
 80009b2:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <MX_DMA_Init+0x68>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	603b      	str	r3, [r7, #0]
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <MX_DMA_Init+0x68>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	4a0f      	ldr	r2, [pc, #60]	; (8000a04 <MX_DMA_Init+0x68>)
 80009c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009cc:	6313      	str	r3, [r2, #48]	; 0x30
 80009ce:	4b0d      	ldr	r3, [pc, #52]	; (8000a04 <MX_DMA_Init+0x68>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2100      	movs	r1, #0
 80009de:	2010      	movs	r0, #16
 80009e0:	f000 fcaf 	bl	8001342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80009e4:	2010      	movs	r0, #16
 80009e6:	f000 fcc8 	bl	800137a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2100      	movs	r1, #0
 80009ee:	203a      	movs	r0, #58	; 0x3a
 80009f0:	f000 fca7 	bl	8001342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80009f4:	203a      	movs	r0, #58	; 0x3a
 80009f6:	f000 fcc0 	bl	800137a <HAL_NVIC_EnableIRQ>

}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800

08000a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	; 0x28
 8000a0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	4b2d      	ldr	r3, [pc, #180]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a2c      	ldr	r2, [pc, #176]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a28:	f043 0304 	orr.w	r3, r3, #4
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b2a      	ldr	r3, [pc, #168]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0304 	and.w	r3, r3, #4
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b26      	ldr	r3, [pc, #152]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	4a25      	ldr	r2, [pc, #148]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a48:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4a:	4b23      	ldr	r3, [pc, #140]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	60bb      	str	r3, [r7, #8]
 8000a5a:	4b1f      	ldr	r3, [pc, #124]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	4a1e      	ldr	r2, [pc, #120]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a60:	f043 0301 	orr.w	r3, r3, #1
 8000a64:	6313      	str	r3, [r2, #48]	; 0x30
 8000a66:	4b1c      	ldr	r3, [pc, #112]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	f003 0301 	and.w	r3, r3, #1
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	4b18      	ldr	r3, [pc, #96]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a17      	ldr	r2, [pc, #92]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a7c:	f043 0302 	orr.w	r3, r3, #2
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <MX_GPIO_Init+0xd0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0302 	and.w	r3, r3, #2
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2120      	movs	r1, #32
 8000a92:	4812      	ldr	r0, [pc, #72]	; (8000adc <MX_GPIO_Init+0xd4>)
 8000a94:	f001 f9a4 	bl	8001de0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a9e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	480c      	ldr	r0, [pc, #48]	; (8000ae0 <MX_GPIO_Init+0xd8>)
 8000ab0:	f000 fffa 	bl	8001aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ab4:	2320      	movs	r3, #32
 8000ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4804      	ldr	r0, [pc, #16]	; (8000adc <MX_GPIO_Init+0xd4>)
 8000acc:	f000 ffec 	bl	8001aa8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ad0:	bf00      	nop
 8000ad2:	3728      	adds	r7, #40	; 0x28
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40020000 	.word	0x40020000
 8000ae0:	40020800 	.word	0x40020800

08000ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae8:	b672      	cpsid	i
}
 8000aea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aec:	e7fe      	b.n	8000aec <Error_Handler+0x8>
	...

08000af0 <__io_getchar>:
#include "main.h"
#include <stdio.h>

extern UART_HandleTypeDef huart2;

int __io_getchar(void) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
	char ch;
	while(HAL_UART_Receive(&huart2, &ch, 1, 10/*ms*/) != HAL_OK);
 8000af6:	bf00      	nop
 8000af8:	1df9      	adds	r1, r7, #7
 8000afa:	230a      	movs	r3, #10
 8000afc:	2201      	movs	r2, #1
 8000afe:	480d      	ldr	r0, [pc, #52]	; (8000b34 <__io_getchar+0x44>)
 8000b00:	f001 fefb 	bl	80028fa <HAL_UART_Receive>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d1f6      	bne.n	8000af8 <__io_getchar+0x8>
	HAL_UART_Transmit(&huart2, &ch, 1, 10/*ms*/);	// Echo
 8000b0a:	1df9      	adds	r1, r7, #7
 8000b0c:	230a      	movs	r3, #10
 8000b0e:	2201      	movs	r2, #1
 8000b10:	4808      	ldr	r0, [pc, #32]	; (8000b34 <__io_getchar+0x44>)
 8000b12:	f001 fe67 	bl	80027e4 <HAL_UART_Transmit>
	if(ch == '\r'/* Enter */)	HAL_UART_Transmit(&huart2, "\n", 1, 10/*ms*/);
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b0d      	cmp	r3, #13
 8000b1a:	d105      	bne.n	8000b28 <__io_getchar+0x38>
 8000b1c:	230a      	movs	r3, #10
 8000b1e:	2201      	movs	r2, #1
 8000b20:	4905      	ldr	r1, [pc, #20]	; (8000b38 <__io_getchar+0x48>)
 8000b22:	4804      	ldr	r0, [pc, #16]	; (8000b34 <__io_getchar+0x44>)
 8000b24:	f001 fe5e 	bl	80027e4 <HAL_UART_Transmit>
	return ch;
 8000b28:	79fb      	ldrb	r3, [r7, #7]
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200000cc 	.word	0x200000cc
 8000b38:	08004de4 	.word	0x08004de4

08000b3c <__io_putchar>:
int __io_putchar(int ch) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10/*ms*/);
 8000b44:	1d39      	adds	r1, r7, #4
 8000b46:	230a      	movs	r3, #10
 8000b48:	2201      	movs	r2, #1
 8000b4a:	4804      	ldr	r0, [pc, #16]	; (8000b5c <__io_putchar+0x20>)
 8000b4c:	f001 fe4a 	bl	80027e4 <HAL_UART_Transmit>
	return ch;
 8000b50:	687b      	ldr	r3, [r7, #4]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200000cc 	.word	0x200000cc

08000b60 <standby>:
void standby() {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8000b64:	bf00      	nop
 8000b66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b6a:	4804      	ldr	r0, [pc, #16]	; (8000b7c <standby+0x1c>)
 8000b6c:	f001 f920 	bl	8001db0 <HAL_GPIO_ReadPin>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1f7      	bne.n	8000b66 <standby+0x6>
		;
}
 8000b76:	bf00      	nop
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40020800 	.word	0x40020800

08000b80 <cls>:
void cls()				   // 화면 clear
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
	printf("\033[2J");
 8000b84:	4802      	ldr	r0, [pc, #8]	; (8000b90 <cls+0x10>)
 8000b86:	f003 f841 	bl	8003c0c <iprintf>
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	08004de8 	.word	0x08004de8

08000b94 <cursor>:
void cursor(int x, int y)  // 해당 위치로 커서 이동
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b088      	sub	sp, #32
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x);
 8000b9e:	f107 000c 	add.w	r0, r7, #12
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	683a      	ldr	r2, [r7, #0]
 8000ba6:	4906      	ldr	r1, [pc, #24]	; (8000bc0 <cursor+0x2c>)
 8000ba8:	f003 f94c 	bl	8003e44 <siprintf>
	puts(buf);
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 f891 	bl	8003cd8 <puts>
}
 8000bb6:	bf00      	nop
 8000bb8:	3720      	adds	r7, #32
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	08004df0 	.word	0x08004df0

08000bc4 <ProgramStart>:
void ProgramStart(char *str)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
//	printf("\033[2J\033[0;0H");
	cls();
 8000bcc:	f7ff ffd8 	bl	8000b80 <cls>
	cursor(0,0);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f7ff ffde 	bl	8000b94 <cursor>
	printf("program Name - %s\r\n", str);
 8000bd8:	6879      	ldr	r1, [r7, #4]
 8000bda:	480a      	ldr	r0, [pc, #40]	; (8000c04 <ProgramStart+0x40>)
 8000bdc:	f003 f816 	bl	8003c0c <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 8000be0:	4809      	ldr	r0, [pc, #36]	; (8000c08 <ProgramStart+0x44>)
 8000be2:	f003 f879 	bl	8003cd8 <puts>
	standby();
 8000be6:	f7ff ffbb 	bl	8000b60 <standby>
	setvbuf(stdin, NULL, _IONBF, 0);
 8000bea:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <ProgramStart+0x48>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	6858      	ldr	r0, [r3, #4]
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	f003 f877 	bl	8003ce8 <setvbuf>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	08004dfc 	.word	0x08004dfc
 8000c08:	08004e10 	.word	0x08004e10
 8000c0c:	20000064 	.word	0x20000064

08000c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	607b      	str	r3, [r7, #4]
 8000c1a:	4b10      	ldr	r3, [pc, #64]	; (8000c5c <HAL_MspInit+0x4c>)
 8000c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1e:	4a0f      	ldr	r2, [pc, #60]	; (8000c5c <HAL_MspInit+0x4c>)
 8000c20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c24:	6453      	str	r3, [r2, #68]	; 0x44
 8000c26:	4b0d      	ldr	r3, [pc, #52]	; (8000c5c <HAL_MspInit+0x4c>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c2e:	607b      	str	r3, [r7, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	603b      	str	r3, [r7, #0]
 8000c36:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <HAL_MspInit+0x4c>)
 8000c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3a:	4a08      	ldr	r2, [pc, #32]	; (8000c5c <HAL_MspInit+0x4c>)
 8000c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c40:	6413      	str	r3, [r2, #64]	; 0x40
 8000c42:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <HAL_MspInit+0x4c>)
 8000c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c4a:	603b      	str	r3, [r7, #0]
 8000c4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c4e:	2007      	movs	r0, #7
 8000c50:	f000 fb6c 	bl	800132c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40023800 	.word	0x40023800

08000c60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08c      	sub	sp, #48	; 0x30
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c68:	f107 031c 	add.w	r3, r7, #28
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
 8000c76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a69      	ldr	r2, [pc, #420]	; (8000e24 <HAL_UART_MspInit+0x1c4>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d164      	bne.n	8000d4c <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	61bb      	str	r3, [r7, #24]
 8000c86:	4b68      	ldr	r3, [pc, #416]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c8a:	4a67      	ldr	r2, [pc, #412]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000c8c:	f043 0310 	orr.w	r3, r3, #16
 8000c90:	6453      	str	r3, [r2, #68]	; 0x44
 8000c92:	4b65      	ldr	r3, [pc, #404]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c96:	f003 0310 	and.w	r3, r3, #16
 8000c9a:	61bb      	str	r3, [r7, #24]
 8000c9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	4b61      	ldr	r3, [pc, #388]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a60      	ldr	r2, [pc, #384]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000ca8:	f043 0301 	orr.w	r3, r3, #1
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b5e      	ldr	r3, [pc, #376]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8000cba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ccc:	2307      	movs	r3, #7
 8000cce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd0:	f107 031c 	add.w	r3, r7, #28
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4855      	ldr	r0, [pc, #340]	; (8000e2c <HAL_UART_MspInit+0x1cc>)
 8000cd8:	f000 fee6 	bl	8001aa8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000cdc:	4b54      	ldr	r3, [pc, #336]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000cde:	4a55      	ldr	r2, [pc, #340]	; (8000e34 <HAL_UART_MspInit+0x1d4>)
 8000ce0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000ce2:	4b53      	ldr	r3, [pc, #332]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000ce4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ce8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cea:	4b51      	ldr	r3, [pc, #324]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cf0:	4b4f      	ldr	r3, [pc, #316]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cf6:	4b4e      	ldr	r3, [pc, #312]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000cf8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cfc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cfe:	4b4c      	ldr	r3, [pc, #304]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d04:	4b4a      	ldr	r3, [pc, #296]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000d0a:	4b49      	ldr	r3, [pc, #292]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d10:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d12:	4b47      	ldr	r3, [pc, #284]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d18:	4b45      	ldr	r3, [pc, #276]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000d1e:	4844      	ldr	r0, [pc, #272]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d20:	f000 fb46 	bl	80013b0 <HAL_DMA_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000d2a:	f7ff fedb 	bl	8000ae4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a3f      	ldr	r2, [pc, #252]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d32:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d34:	4a3e      	ldr	r2, [pc, #248]	; (8000e30 <HAL_UART_MspInit+0x1d0>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2025      	movs	r0, #37	; 0x25
 8000d40:	f000 faff 	bl	8001342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d44:	2025      	movs	r0, #37	; 0x25
 8000d46:	f000 fb18 	bl	800137a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d4a:	e067      	b.n	8000e1c <HAL_UART_MspInit+0x1bc>
  else if(huart->Instance==USART2)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a39      	ldr	r2, [pc, #228]	; (8000e38 <HAL_UART_MspInit+0x1d8>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d162      	bne.n	8000e1c <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	4b33      	ldr	r3, [pc, #204]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	4a32      	ldr	r2, [pc, #200]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d64:	6413      	str	r3, [r2, #64]	; 0x40
 8000d66:	4b30      	ldr	r3, [pc, #192]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d6e:	613b      	str	r3, [r7, #16]
 8000d70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	4b2c      	ldr	r3, [pc, #176]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	4a2b      	ldr	r2, [pc, #172]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6313      	str	r3, [r2, #48]	; 0x30
 8000d82:	4b29      	ldr	r3, [pc, #164]	; (8000e28 <HAL_UART_MspInit+0x1c8>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = UART2_TX_Pin|UART2_RX_Pin;
 8000d8e:	230c      	movs	r3, #12
 8000d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d9e:	2307      	movs	r3, #7
 8000da0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	4619      	mov	r1, r3
 8000da8:	4820      	ldr	r0, [pc, #128]	; (8000e2c <HAL_UART_MspInit+0x1cc>)
 8000daa:	f000 fe7d 	bl	8001aa8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000dae:	4b23      	ldr	r3, [pc, #140]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000db0:	4a23      	ldr	r2, [pc, #140]	; (8000e40 <HAL_UART_MspInit+0x1e0>)
 8000db2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000db4:	4b21      	ldr	r3, [pc, #132]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000db6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000dba:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dbc:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000dc8:	4b1c      	ldr	r3, [pc, #112]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000dca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dce:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dd0:	4b1a      	ldr	r3, [pc, #104]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dd6:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000ddc:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000dde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000de2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000de4:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dea:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000df0:	4812      	ldr	r0, [pc, #72]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000df2:	f000 fadd 	bl	80013b0 <HAL_DMA_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8000dfc:	f7ff fe72 	bl	8000ae4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a0e      	ldr	r2, [pc, #56]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000e04:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e06:	4a0d      	ldr	r2, [pc, #52]	; (8000e3c <HAL_UART_MspInit+0x1dc>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2100      	movs	r1, #0
 8000e10:	2026      	movs	r0, #38	; 0x26
 8000e12:	f000 fa96 	bl	8001342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e16:	2026      	movs	r0, #38	; 0x26
 8000e18:	f000 faaf 	bl	800137a <HAL_NVIC_EnableIRQ>
}
 8000e1c:	bf00      	nop
 8000e1e:	3730      	adds	r7, #48	; 0x30
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40011000 	.word	0x40011000
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40020000 	.word	0x40020000
 8000e30:	20000114 	.word	0x20000114
 8000e34:	40026440 	.word	0x40026440
 8000e38:	40004400 	.word	0x40004400
 8000e3c:	20000174 	.word	0x20000174
 8000e40:	40026088 	.word	0x40026088

08000e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e48:	e7fe      	b.n	8000e48 <NMI_Handler+0x4>

08000e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e4e:	e7fe      	b.n	8000e4e <HardFault_Handler+0x4>

08000e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <MemManage_Handler+0x4>

08000e56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e56:	b480      	push	{r7}
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e5a:	e7fe      	b.n	8000e5a <BusFault_Handler+0x4>

08000e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e60:	e7fe      	b.n	8000e60 <UsageFault_Handler+0x4>

08000e62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e90:	f000 f95c 	bl	800114c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <DMA1_Stream5_IRQHandler+0x10>)
 8000e9e:	f000 fbc7 	bl	8001630 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000174 	.word	0x20000174

08000eac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <USART1_IRQHandler+0x10>)
 8000eb2:	f001 fddf 	bl	8002a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000084 	.word	0x20000084

08000ec0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <USART2_IRQHandler+0x10>)
 8000ec6:	f001 fdd5 	bl	8002a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000cc 	.word	0x200000cc

08000ed4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000ed8:	4802      	ldr	r0, [pc, #8]	; (8000ee4 <DMA2_Stream2_IRQHandler+0x10>)
 8000eda:	f000 fba9 	bl	8001630 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000114 	.word	0x20000114

08000ee8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	e00a      	b.n	8000f10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000efa:	f7ff fdf9 	bl	8000af0 <__io_getchar>
 8000efe:	4601      	mov	r1, r0
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	60ba      	str	r2, [r7, #8]
 8000f06:	b2ca      	uxtb	r2, r1
 8000f08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	617b      	str	r3, [r7, #20]
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	dbf0      	blt.n	8000efa <_read+0x12>
  }

  return len;
 8000f18:	687b      	ldr	r3, [r7, #4]
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b086      	sub	sp, #24
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	60f8      	str	r0, [r7, #12]
 8000f2a:	60b9      	str	r1, [r7, #8]
 8000f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
 8000f32:	e009      	b.n	8000f48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	1c5a      	adds	r2, r3, #1
 8000f38:	60ba      	str	r2, [r7, #8]
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fdfd 	bl	8000b3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3301      	adds	r3, #1
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	dbf1      	blt.n	8000f34 <_write+0x12>
  }
  return len;
 8000f50:	687b      	ldr	r3, [r7, #4]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3718      	adds	r7, #24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <_close>:

int _close(int file)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f82:	605a      	str	r2, [r3, #4]
  return 0;
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <_isatty>:

int _isatty(int file)
{
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
	...

08000fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fcc:	4a14      	ldr	r2, [pc, #80]	; (8001020 <_sbrk+0x5c>)
 8000fce:	4b15      	ldr	r3, [pc, #84]	; (8001024 <_sbrk+0x60>)
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fd8:	4b13      	ldr	r3, [pc, #76]	; (8001028 <_sbrk+0x64>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d102      	bne.n	8000fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <_sbrk+0x64>)
 8000fe2:	4a12      	ldr	r2, [pc, #72]	; (800102c <_sbrk+0x68>)
 8000fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <_sbrk+0x64>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4413      	add	r3, r2
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d207      	bcs.n	8001004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff4:	f003 f8a2 	bl	800413c <__errno>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8001002:	e009      	b.n	8001018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001004:	4b08      	ldr	r3, [pc, #32]	; (8001028 <_sbrk+0x64>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800100a:	4b07      	ldr	r3, [pc, #28]	; (8001028 <_sbrk+0x64>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4413      	add	r3, r2
 8001012:	4a05      	ldr	r2, [pc, #20]	; (8001028 <_sbrk+0x64>)
 8001014:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001016:	68fb      	ldr	r3, [r7, #12]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20020000 	.word	0x20020000
 8001024:	00000400 	.word	0x00000400
 8001028:	200002a8 	.word	0x200002a8
 800102c:	20000400 	.word	0x20000400

08001030 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <SystemInit+0x20>)
 8001036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800103a:	4a05      	ldr	r2, [pc, #20]	; (8001050 <SystemInit+0x20>)
 800103c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001040:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001054:	f8df d034 	ldr.w	sp, [pc, #52]	; 800108c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001058:	f7ff ffea 	bl	8001030 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800105c:	480c      	ldr	r0, [pc, #48]	; (8001090 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800105e:	490d      	ldr	r1, [pc, #52]	; (8001094 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001060:	4a0d      	ldr	r2, [pc, #52]	; (8001098 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001064:	e002      	b.n	800106c <LoopCopyDataInit>

08001066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800106a:	3304      	adds	r3, #4

0800106c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800106c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800106e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001070:	d3f9      	bcc.n	8001066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001072:	4a0a      	ldr	r2, [pc, #40]	; (800109c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001074:	4c0a      	ldr	r4, [pc, #40]	; (80010a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001078:	e001      	b.n	800107e <LoopFillZerobss>

0800107a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800107a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800107c:	3204      	adds	r2, #4

0800107e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800107e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001080:	d3fb      	bcc.n	800107a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001082:	f003 f861 	bl	8004148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001086:	f7ff fba5 	bl	80007d4 <main>
  bx  lr    
 800108a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800108c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001094:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001098:	08004e98 	.word	0x08004e98
  ldr r2, =_sbss
 800109c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80010a0:	200003fc 	.word	0x200003fc

080010a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010a4:	e7fe      	b.n	80010a4 <ADC_IRQHandler>
	...

080010a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010ac:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <HAL_Init+0x40>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0d      	ldr	r2, [pc, #52]	; (80010e8 <HAL_Init+0x40>)
 80010b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010b8:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <HAL_Init+0x40>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a0a      	ldr	r2, [pc, #40]	; (80010e8 <HAL_Init+0x40>)
 80010be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <HAL_Init+0x40>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a07      	ldr	r2, [pc, #28]	; (80010e8 <HAL_Init+0x40>)
 80010ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d0:	2003      	movs	r0, #3
 80010d2:	f000 f92b 	bl	800132c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f000 f808 	bl	80010ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010dc:	f7ff fd98 	bl	8000c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40023c00 	.word	0x40023c00

080010ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <HAL_InitTick+0x54>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_InitTick+0x58>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	4619      	mov	r1, r3
 80010fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001102:	fbb3 f3f1 	udiv	r3, r3, r1
 8001106:	fbb2 f3f3 	udiv	r3, r2, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f943 	bl	8001396 <HAL_SYSTICK_Config>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e00e      	b.n	8001138 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b0f      	cmp	r3, #15
 800111e:	d80a      	bhi.n	8001136 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001120:	2200      	movs	r2, #0
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	f04f 30ff 	mov.w	r0, #4294967295
 8001128:	f000 f90b 	bl	8001342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800112c:	4a06      	ldr	r2, [pc, #24]	; (8001148 <HAL_InitTick+0x5c>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001132:	2300      	movs	r3, #0
 8001134:	e000      	b.n	8001138 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
}
 8001138:	4618      	mov	r0, r3
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000000 	.word	0x20000000
 8001144:	20000008 	.word	0x20000008
 8001148:	20000004 	.word	0x20000004

0800114c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <HAL_IncTick+0x20>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_IncTick+0x24>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4413      	add	r3, r2
 800115c:	4a04      	ldr	r2, [pc, #16]	; (8001170 <HAL_IncTick+0x24>)
 800115e:	6013      	str	r3, [r2, #0]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	20000008 	.word	0x20000008
 8001170:	200002ac 	.word	0x200002ac

08001174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return uwTick;
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <HAL_GetTick+0x14>)
 800117a:	681b      	ldr	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	200002ac 	.word	0x200002ac

0800118c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800119c:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011a8:	4013      	ands	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011be:	4a04      	ldr	r2, [pc, #16]	; (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	60d3      	str	r3, [r2, #12]
}
 80011c4:	bf00      	nop
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <__NVIC_GetPriorityGrouping+0x18>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	f003 0307 	and.w	r3, r3, #7
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	db0b      	blt.n	800121a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f003 021f 	and.w	r2, r3, #31
 8001208:	4907      	ldr	r1, [pc, #28]	; (8001228 <__NVIC_EnableIRQ+0x38>)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	095b      	lsrs	r3, r3, #5
 8001210:	2001      	movs	r0, #1
 8001212:	fa00 f202 	lsl.w	r2, r0, r2
 8001216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000e100 	.word	0xe000e100

0800122c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123c:	2b00      	cmp	r3, #0
 800123e:	db0a      	blt.n	8001256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	b2da      	uxtb	r2, r3
 8001244:	490c      	ldr	r1, [pc, #48]	; (8001278 <__NVIC_SetPriority+0x4c>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	0112      	lsls	r2, r2, #4
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	440b      	add	r3, r1
 8001250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001254:	e00a      	b.n	800126c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4908      	ldr	r1, [pc, #32]	; (800127c <__NVIC_SetPriority+0x50>)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	3b04      	subs	r3, #4
 8001264:	0112      	lsls	r2, r2, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	440b      	add	r3, r1
 800126a:	761a      	strb	r2, [r3, #24]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000e100 	.word	0xe000e100
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	; 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f1c3 0307 	rsb	r3, r3, #7
 800129a:	2b04      	cmp	r3, #4
 800129c:	bf28      	it	cs
 800129e:	2304      	movcs	r3, #4
 80012a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3304      	adds	r3, #4
 80012a6:	2b06      	cmp	r3, #6
 80012a8:	d902      	bls.n	80012b0 <NVIC_EncodePriority+0x30>
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	3b03      	subs	r3, #3
 80012ae:	e000      	b.n	80012b2 <NVIC_EncodePriority+0x32>
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	f04f 32ff 	mov.w	r2, #4294967295
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43da      	mvns	r2, r3
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	401a      	ands	r2, r3
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c8:	f04f 31ff 	mov.w	r1, #4294967295
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	43d9      	mvns	r1, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	4313      	orrs	r3, r2
         );
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3724      	adds	r7, #36	; 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012f8:	d301      	bcc.n	80012fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00f      	b.n	800131e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <SysTick_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001306:	210f      	movs	r1, #15
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	f7ff ff8e 	bl	800122c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <SysTick_Config+0x40>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <SysTick_Config+0x40>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ff29 	bl	800118c <__NVIC_SetPriorityGrouping>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001342:	b580      	push	{r7, lr}
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001354:	f7ff ff3e 	bl	80011d4 <__NVIC_GetPriorityGrouping>
 8001358:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	68b9      	ldr	r1, [r7, #8]
 800135e:	6978      	ldr	r0, [r7, #20]
 8001360:	f7ff ff8e 	bl	8001280 <NVIC_EncodePriority>
 8001364:	4602      	mov	r2, r0
 8001366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136a:	4611      	mov	r1, r2
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff5d 	bl	800122c <__NVIC_SetPriority>
}
 8001372:	bf00      	nop
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	4603      	mov	r3, r0
 8001382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff31 	bl	80011f0 <__NVIC_EnableIRQ>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff ffa2 	bl	80012e8 <SysTick_Config>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80013bc:	f7ff feda 	bl	8001174 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e099      	b.n	8001500 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2202      	movs	r2, #2
 80013d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f022 0201 	bic.w	r2, r2, #1
 80013ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013ec:	e00f      	b.n	800140e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013ee:	f7ff fec1 	bl	8001174 <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	2b05      	cmp	r3, #5
 80013fa:	d908      	bls.n	800140e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2220      	movs	r2, #32
 8001400:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2203      	movs	r2, #3
 8001406:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e078      	b.n	8001500 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1e8      	bne.n	80013ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001424:	697a      	ldr	r2, [r7, #20]
 8001426:	4b38      	ldr	r3, [pc, #224]	; (8001508 <HAL_DMA_Init+0x158>)
 8001428:	4013      	ands	r3, r2
 800142a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685a      	ldr	r2, [r3, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800143a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	691b      	ldr	r3, [r3, #16]
 8001440:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001446:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001452:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	4313      	orrs	r3, r2
 800145e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001464:	2b04      	cmp	r3, #4
 8001466:	d107      	bne.n	8001478 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001470:	4313      	orrs	r3, r2
 8001472:	697a      	ldr	r2, [r7, #20]
 8001474:	4313      	orrs	r3, r2
 8001476:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	695b      	ldr	r3, [r3, #20]
 8001486:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	f023 0307 	bic.w	r3, r3, #7
 800148e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	4313      	orrs	r3, r2
 8001498:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149e:	2b04      	cmp	r3, #4
 80014a0:	d117      	bne.n	80014d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d00e      	beq.n	80014d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 fa7b 	bl	80019b0 <DMA_CheckFifoParam>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d008      	beq.n	80014d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2240      	movs	r2, #64	; 0x40
 80014c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2201      	movs	r2, #1
 80014ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80014ce:	2301      	movs	r3, #1
 80014d0:	e016      	b.n	8001500 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 fa32 	bl	8001944 <DMA_CalcBaseAndBitshift>
 80014e0:	4603      	mov	r3, r0
 80014e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014e8:	223f      	movs	r2, #63	; 0x3f
 80014ea:	409a      	lsls	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	f010803f 	.word	0xf010803f

0800150c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001518:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800151a:	f7ff fe2b 	bl	8001174 <HAL_GetTick>
 800151e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001526:	b2db      	uxtb	r3, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d008      	beq.n	800153e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2280      	movs	r2, #128	; 0x80
 8001530:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e052      	b.n	80015e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f022 0216 	bic.w	r2, r2, #22
 800154c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	695a      	ldr	r2, [r3, #20]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800155c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	2b00      	cmp	r3, #0
 8001564:	d103      	bne.n	800156e <HAL_DMA_Abort+0x62>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800156a:	2b00      	cmp	r3, #0
 800156c:	d007      	beq.n	800157e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f022 0208 	bic.w	r2, r2, #8
 800157c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f022 0201 	bic.w	r2, r2, #1
 800158c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800158e:	e013      	b.n	80015b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001590:	f7ff fdf0 	bl	8001174 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b05      	cmp	r3, #5
 800159c:	d90c      	bls.n	80015b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2220      	movs	r2, #32
 80015a2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2203      	movs	r2, #3
 80015a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e015      	b.n	80015e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1e4      	bne.n	8001590 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ca:	223f      	movs	r2, #63	; 0x3f
 80015cc:	409a      	lsls	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d004      	beq.n	800160a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2280      	movs	r2, #128	; 0x80
 8001604:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e00c      	b.n	8001624 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2205      	movs	r2, #5
 800160e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f022 0201 	bic.w	r2, r2, #1
 8001620:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800163c:	4b8e      	ldr	r3, [pc, #568]	; (8001878 <HAL_DMA_IRQHandler+0x248>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a8e      	ldr	r2, [pc, #568]	; (800187c <HAL_DMA_IRQHandler+0x24c>)
 8001642:	fba2 2303 	umull	r2, r3, r2, r3
 8001646:	0a9b      	lsrs	r3, r3, #10
 8001648:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800164e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800165a:	2208      	movs	r2, #8
 800165c:	409a      	lsls	r2, r3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	4013      	ands	r3, r2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d01a      	beq.n	800169c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0304 	and.w	r3, r3, #4
 8001670:	2b00      	cmp	r3, #0
 8001672:	d013      	beq.n	800169c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f022 0204 	bic.w	r2, r2, #4
 8001682:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001688:	2208      	movs	r2, #8
 800168a:	409a      	lsls	r2, r3
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001694:	f043 0201 	orr.w	r2, r3, #1
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016a0:	2201      	movs	r2, #1
 80016a2:	409a      	lsls	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	4013      	ands	r3, r2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d012      	beq.n	80016d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d00b      	beq.n	80016d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016be:	2201      	movs	r2, #1
 80016c0:	409a      	lsls	r2, r3
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016ca:	f043 0202 	orr.w	r2, r3, #2
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016d6:	2204      	movs	r2, #4
 80016d8:	409a      	lsls	r2, r3
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4013      	ands	r3, r2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d012      	beq.n	8001708 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d00b      	beq.n	8001708 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016f4:	2204      	movs	r2, #4
 80016f6:	409a      	lsls	r2, r3
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001700:	f043 0204 	orr.w	r2, r3, #4
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800170c:	2210      	movs	r2, #16
 800170e:	409a      	lsls	r2, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4013      	ands	r3, r2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d043      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d03c      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800172a:	2210      	movs	r2, #16
 800172c:	409a      	lsls	r2, r3
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d018      	beq.n	8001772 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d108      	bne.n	8001760 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	2b00      	cmp	r3, #0
 8001754:	d024      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	4798      	blx	r3
 800175e:	e01f      	b.n	80017a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001764:	2b00      	cmp	r3, #0
 8001766:	d01b      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	4798      	blx	r3
 8001770:	e016      	b.n	80017a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800177c:	2b00      	cmp	r3, #0
 800177e:	d107      	bne.n	8001790 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0208 	bic.w	r2, r2, #8
 800178e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	2b00      	cmp	r3, #0
 8001796:	d003      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017a4:	2220      	movs	r2, #32
 80017a6:	409a      	lsls	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4013      	ands	r3, r2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f000 808f 	beq.w	80018d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0310 	and.w	r3, r3, #16
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f000 8087 	beq.w	80018d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017c6:	2220      	movs	r2, #32
 80017c8:	409a      	lsls	r2, r3
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b05      	cmp	r3, #5
 80017d8:	d136      	bne.n	8001848 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f022 0216 	bic.w	r2, r2, #22
 80017e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	695a      	ldr	r2, [r3, #20]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d103      	bne.n	800180a <HAL_DMA_IRQHandler+0x1da>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001806:	2b00      	cmp	r3, #0
 8001808:	d007      	beq.n	800181a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f022 0208 	bic.w	r2, r2, #8
 8001818:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800181e:	223f      	movs	r2, #63	; 0x3f
 8001820:	409a      	lsls	r2, r3
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2201      	movs	r2, #1
 800182a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800183a:	2b00      	cmp	r3, #0
 800183c:	d07e      	beq.n	800193c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	4798      	blx	r3
        }
        return;
 8001846:	e079      	b.n	800193c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d01d      	beq.n	8001892 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d10d      	bne.n	8001880 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001868:	2b00      	cmp	r3, #0
 800186a:	d031      	beq.n	80018d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	4798      	blx	r3
 8001874:	e02c      	b.n	80018d0 <HAL_DMA_IRQHandler+0x2a0>
 8001876:	bf00      	nop
 8001878:	20000000 	.word	0x20000000
 800187c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001884:	2b00      	cmp	r3, #0
 8001886:	d023      	beq.n	80018d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	4798      	blx	r3
 8001890:	e01e      	b.n	80018d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800189c:	2b00      	cmp	r3, #0
 800189e:	d10f      	bne.n	80018c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 0210 	bic.w	r2, r2, #16
 80018ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d032      	beq.n	800193e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d022      	beq.n	800192a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2205      	movs	r2, #5
 80018e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f022 0201 	bic.w	r2, r2, #1
 80018fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	3301      	adds	r3, #1
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	429a      	cmp	r2, r3
 8001906:	d307      	bcc.n	8001918 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f2      	bne.n	80018fc <HAL_DMA_IRQHandler+0x2cc>
 8001916:	e000      	b.n	800191a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001918:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2201      	movs	r2, #1
 800191e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192e:	2b00      	cmp	r3, #0
 8001930:	d005      	beq.n	800193e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	4798      	blx	r3
 800193a:	e000      	b.n	800193e <HAL_DMA_IRQHandler+0x30e>
        return;
 800193c:	bf00      	nop
    }
  }
}
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	b2db      	uxtb	r3, r3
 8001952:	3b10      	subs	r3, #16
 8001954:	4a14      	ldr	r2, [pc, #80]	; (80019a8 <DMA_CalcBaseAndBitshift+0x64>)
 8001956:	fba2 2303 	umull	r2, r3, r2, r3
 800195a:	091b      	lsrs	r3, r3, #4
 800195c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800195e:	4a13      	ldr	r2, [pc, #76]	; (80019ac <DMA_CalcBaseAndBitshift+0x68>)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	4413      	add	r3, r2
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2b03      	cmp	r3, #3
 8001970:	d909      	bls.n	8001986 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800197a:	f023 0303 	bic.w	r3, r3, #3
 800197e:	1d1a      	adds	r2, r3, #4
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	659a      	str	r2, [r3, #88]	; 0x58
 8001984:	e007      	b.n	8001996 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800198e:	f023 0303 	bic.w	r3, r3, #3
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800199a:	4618      	mov	r0, r3
 800199c:	3714      	adds	r7, #20
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	aaaaaaab 	.word	0xaaaaaaab
 80019ac:	08004e4c 	.word	0x08004e4c

080019b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019b8:	2300      	movs	r3, #0
 80019ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d11f      	bne.n	8001a0a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d856      	bhi.n	8001a7e <DMA_CheckFifoParam+0xce>
 80019d0:	a201      	add	r2, pc, #4	; (adr r2, 80019d8 <DMA_CheckFifoParam+0x28>)
 80019d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d6:	bf00      	nop
 80019d8:	080019e9 	.word	0x080019e9
 80019dc:	080019fb 	.word	0x080019fb
 80019e0:	080019e9 	.word	0x080019e9
 80019e4:	08001a7f 	.word	0x08001a7f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d046      	beq.n	8001a82 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019f8:	e043      	b.n	8001a82 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001a02:	d140      	bne.n	8001a86 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a08:	e03d      	b.n	8001a86 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a12:	d121      	bne.n	8001a58 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d837      	bhi.n	8001a8a <DMA_CheckFifoParam+0xda>
 8001a1a:	a201      	add	r2, pc, #4	; (adr r2, 8001a20 <DMA_CheckFifoParam+0x70>)
 8001a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a20:	08001a31 	.word	0x08001a31
 8001a24:	08001a37 	.word	0x08001a37
 8001a28:	08001a31 	.word	0x08001a31
 8001a2c:	08001a49 	.word	0x08001a49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	73fb      	strb	r3, [r7, #15]
      break;
 8001a34:	e030      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d025      	beq.n	8001a8e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a46:	e022      	b.n	8001a8e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001a50:	d11f      	bne.n	8001a92 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001a56:	e01c      	b.n	8001a92 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d903      	bls.n	8001a66 <DMA_CheckFifoParam+0xb6>
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	2b03      	cmp	r3, #3
 8001a62:	d003      	beq.n	8001a6c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001a64:	e018      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	73fb      	strb	r3, [r7, #15]
      break;
 8001a6a:	e015      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d00e      	beq.n	8001a96 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8001a7c:	e00b      	b.n	8001a96 <DMA_CheckFifoParam+0xe6>
      break;
 8001a7e:	bf00      	nop
 8001a80:	e00a      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      break;
 8001a82:	bf00      	nop
 8001a84:	e008      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      break;
 8001a86:	bf00      	nop
 8001a88:	e006      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      break;
 8001a8a:	bf00      	nop
 8001a8c:	e004      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      break;
 8001a8e:	bf00      	nop
 8001a90:	e002      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      break;   
 8001a92:	bf00      	nop
 8001a94:	e000      	b.n	8001a98 <DMA_CheckFifoParam+0xe8>
      break;
 8001a96:	bf00      	nop
    }
  } 
  
  return status; 
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop

08001aa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b089      	sub	sp, #36	; 0x24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
 8001ac2:	e159      	b.n	8001d78 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	f040 8148 	bne.w	8001d72 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f003 0303 	and.w	r3, r3, #3
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d005      	beq.n	8001afa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d130      	bne.n	8001b5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	2203      	movs	r2, #3
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	68da      	ldr	r2, [r3, #12]
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b30:	2201      	movs	r2, #1
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	091b      	lsrs	r3, r3, #4
 8001b46:	f003 0201 	and.w	r2, r3, #1
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 0303 	and.w	r3, r3, #3
 8001b64:	2b03      	cmp	r3, #3
 8001b66:	d017      	beq.n	8001b98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	2203      	movs	r2, #3
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	689a      	ldr	r2, [r3, #8]
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 0303 	and.w	r3, r3, #3
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d123      	bne.n	8001bec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	08da      	lsrs	r2, r3, #3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3208      	adds	r2, #8
 8001bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	f003 0307 	and.w	r3, r3, #7
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	220f      	movs	r2, #15
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	691a      	ldr	r2, [r3, #16]
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	08da      	lsrs	r2, r3, #3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	3208      	adds	r2, #8
 8001be6:	69b9      	ldr	r1, [r7, #24]
 8001be8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	2203      	movs	r2, #3
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4013      	ands	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0203 	and.w	r2, r3, #3
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 80a2 	beq.w	8001d72 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	4b57      	ldr	r3, [pc, #348]	; (8001d90 <HAL_GPIO_Init+0x2e8>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c36:	4a56      	ldr	r2, [pc, #344]	; (8001d90 <HAL_GPIO_Init+0x2e8>)
 8001c38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c3e:	4b54      	ldr	r3, [pc, #336]	; (8001d90 <HAL_GPIO_Init+0x2e8>)
 8001c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c4a:	4a52      	ldr	r2, [pc, #328]	; (8001d94 <HAL_GPIO_Init+0x2ec>)
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	089b      	lsrs	r3, r3, #2
 8001c50:	3302      	adds	r3, #2
 8001c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	f003 0303 	and.w	r3, r3, #3
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	220f      	movs	r2, #15
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a49      	ldr	r2, [pc, #292]	; (8001d98 <HAL_GPIO_Init+0x2f0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d019      	beq.n	8001caa <HAL_GPIO_Init+0x202>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a48      	ldr	r2, [pc, #288]	; (8001d9c <HAL_GPIO_Init+0x2f4>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d013      	beq.n	8001ca6 <HAL_GPIO_Init+0x1fe>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a47      	ldr	r2, [pc, #284]	; (8001da0 <HAL_GPIO_Init+0x2f8>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d00d      	beq.n	8001ca2 <HAL_GPIO_Init+0x1fa>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a46      	ldr	r2, [pc, #280]	; (8001da4 <HAL_GPIO_Init+0x2fc>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d007      	beq.n	8001c9e <HAL_GPIO_Init+0x1f6>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a45      	ldr	r2, [pc, #276]	; (8001da8 <HAL_GPIO_Init+0x300>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d101      	bne.n	8001c9a <HAL_GPIO_Init+0x1f2>
 8001c96:	2304      	movs	r3, #4
 8001c98:	e008      	b.n	8001cac <HAL_GPIO_Init+0x204>
 8001c9a:	2307      	movs	r3, #7
 8001c9c:	e006      	b.n	8001cac <HAL_GPIO_Init+0x204>
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e004      	b.n	8001cac <HAL_GPIO_Init+0x204>
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	e002      	b.n	8001cac <HAL_GPIO_Init+0x204>
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e000      	b.n	8001cac <HAL_GPIO_Init+0x204>
 8001caa:	2300      	movs	r3, #0
 8001cac:	69fa      	ldr	r2, [r7, #28]
 8001cae:	f002 0203 	and.w	r2, r2, #3
 8001cb2:	0092      	lsls	r2, r2, #2
 8001cb4:	4093      	lsls	r3, r2
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cbc:	4935      	ldr	r1, [pc, #212]	; (8001d94 <HAL_GPIO_Init+0x2ec>)
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	089b      	lsrs	r3, r3, #2
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cca:	4b38      	ldr	r3, [pc, #224]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d003      	beq.n	8001cee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cee:	4a2f      	ldr	r2, [pc, #188]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4013      	ands	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d003      	beq.n	8001d18 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d18:	4a24      	ldr	r2, [pc, #144]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d1e:	4b23      	ldr	r3, [pc, #140]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d42:	4a1a      	ldr	r2, [pc, #104]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d48:	4b18      	ldr	r3, [pc, #96]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4013      	ands	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d6c:	4a0f      	ldr	r2, [pc, #60]	; (8001dac <HAL_GPIO_Init+0x304>)
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	3301      	adds	r3, #1
 8001d76:	61fb      	str	r3, [r7, #28]
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	2b0f      	cmp	r3, #15
 8001d7c:	f67f aea2 	bls.w	8001ac4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d80:	bf00      	nop
 8001d82:	bf00      	nop
 8001d84:	3724      	adds	r7, #36	; 0x24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40013800 	.word	0x40013800
 8001d98:	40020000 	.word	0x40020000
 8001d9c:	40020400 	.word	0x40020400
 8001da0:	40020800 	.word	0x40020800
 8001da4:	40020c00 	.word	0x40020c00
 8001da8:	40021000 	.word	0x40021000
 8001dac:	40013c00 	.word	0x40013c00

08001db0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	887b      	ldrh	r3, [r7, #2]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d002      	beq.n	8001dce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	73fb      	strb	r3, [r7, #15]
 8001dcc:	e001      	b.n	8001dd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	807b      	strh	r3, [r7, #2]
 8001dec:	4613      	mov	r3, r2
 8001dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001df0:	787b      	ldrb	r3, [r7, #1]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001df6:	887a      	ldrh	r2, [r7, #2]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dfc:	e003      	b.n	8001e06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dfe:	887b      	ldrh	r3, [r7, #2]
 8001e00:	041a      	lsls	r2, r3, #16
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	619a      	str	r2, [r3, #24]
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e267      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d075      	beq.n	8001f1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e32:	4b88      	ldr	r3, [pc, #544]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 030c 	and.w	r3, r3, #12
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	d00c      	beq.n	8001e58 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e3e:	4b85      	ldr	r3, [pc, #532]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e46:	2b08      	cmp	r3, #8
 8001e48:	d112      	bne.n	8001e70 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e4a:	4b82      	ldr	r3, [pc, #520]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e56:	d10b      	bne.n	8001e70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e58:	4b7e      	ldr	r3, [pc, #504]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d05b      	beq.n	8001f1c <HAL_RCC_OscConfig+0x108>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d157      	bne.n	8001f1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e242      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e78:	d106      	bne.n	8001e88 <HAL_RCC_OscConfig+0x74>
 8001e7a:	4b76      	ldr	r3, [pc, #472]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a75      	ldr	r2, [pc, #468]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	e01d      	b.n	8001ec4 <HAL_RCC_OscConfig+0xb0>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e90:	d10c      	bne.n	8001eac <HAL_RCC_OscConfig+0x98>
 8001e92:	4b70      	ldr	r3, [pc, #448]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a6f      	ldr	r2, [pc, #444]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001e98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	4b6d      	ldr	r3, [pc, #436]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a6c      	ldr	r2, [pc, #432]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	e00b      	b.n	8001ec4 <HAL_RCC_OscConfig+0xb0>
 8001eac:	4b69      	ldr	r3, [pc, #420]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a68      	ldr	r2, [pc, #416]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eb6:	6013      	str	r3, [r2, #0]
 8001eb8:	4b66      	ldr	r3, [pc, #408]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a65      	ldr	r2, [pc, #404]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001ebe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ec2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d013      	beq.n	8001ef4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7ff f952 	bl	8001174 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed4:	f7ff f94e 	bl	8001174 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b64      	cmp	r3, #100	; 0x64
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e207      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee6:	4b5b      	ldr	r3, [pc, #364]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d0f0      	beq.n	8001ed4 <HAL_RCC_OscConfig+0xc0>
 8001ef2:	e014      	b.n	8001f1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff f93e 	bl	8001174 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001efc:	f7ff f93a 	bl	8001174 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b64      	cmp	r3, #100	; 0x64
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e1f3      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0e:	4b51      	ldr	r3, [pc, #324]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f0      	bne.n	8001efc <HAL_RCC_OscConfig+0xe8>
 8001f1a:	e000      	b.n	8001f1e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d063      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f2a:	4b4a      	ldr	r3, [pc, #296]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00b      	beq.n	8001f4e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f36:	4b47      	ldr	r3, [pc, #284]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d11c      	bne.n	8001f7c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f42:	4b44      	ldr	r3, [pc, #272]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d116      	bne.n	8001f7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f4e:	4b41      	ldr	r3, [pc, #260]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d005      	beq.n	8001f66 <HAL_RCC_OscConfig+0x152>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d001      	beq.n	8001f66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e1c7      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f66:	4b3b      	ldr	r3, [pc, #236]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	4937      	ldr	r1, [pc, #220]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f7a:	e03a      	b.n	8001ff2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d020      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f84:	4b34      	ldr	r3, [pc, #208]	; (8002058 <HAL_RCC_OscConfig+0x244>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8a:	f7ff f8f3 	bl	8001174 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f92:	f7ff f8ef 	bl	8001174 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e1a8      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa4:	4b2b      	ldr	r3, [pc, #172]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0f0      	beq.n	8001f92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb0:	4b28      	ldr	r3, [pc, #160]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	4925      	ldr	r1, [pc, #148]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	600b      	str	r3, [r1, #0]
 8001fc4:	e015      	b.n	8001ff2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fc6:	4b24      	ldr	r3, [pc, #144]	; (8002058 <HAL_RCC_OscConfig+0x244>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fcc:	f7ff f8d2 	bl	8001174 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fd4:	f7ff f8ce 	bl	8001174 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e187      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fe6:	4b1b      	ldr	r3, [pc, #108]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1f0      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d036      	beq.n	800206c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d016      	beq.n	8002034 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002006:	4b15      	ldr	r3, [pc, #84]	; (800205c <HAL_RCC_OscConfig+0x248>)
 8002008:	2201      	movs	r2, #1
 800200a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800200c:	f7ff f8b2 	bl	8001174 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002014:	f7ff f8ae 	bl	8001174 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e167      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002026:	4b0b      	ldr	r3, [pc, #44]	; (8002054 <HAL_RCC_OscConfig+0x240>)
 8002028:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d0f0      	beq.n	8002014 <HAL_RCC_OscConfig+0x200>
 8002032:	e01b      	b.n	800206c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002034:	4b09      	ldr	r3, [pc, #36]	; (800205c <HAL_RCC_OscConfig+0x248>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800203a:	f7ff f89b 	bl	8001174 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002040:	e00e      	b.n	8002060 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002042:	f7ff f897 	bl	8001174 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d907      	bls.n	8002060 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e150      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
 8002054:	40023800 	.word	0x40023800
 8002058:	42470000 	.word	0x42470000
 800205c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002060:	4b88      	ldr	r3, [pc, #544]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002062:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d1ea      	bne.n	8002042 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	2b00      	cmp	r3, #0
 8002076:	f000 8097 	beq.w	80021a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800207a:	2300      	movs	r3, #0
 800207c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800207e:	4b81      	ldr	r3, [pc, #516]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d10f      	bne.n	80020aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	4b7d      	ldr	r3, [pc, #500]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	4a7c      	ldr	r2, [pc, #496]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002098:	6413      	str	r3, [r2, #64]	; 0x40
 800209a:	4b7a      	ldr	r3, [pc, #488]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020a6:	2301      	movs	r3, #1
 80020a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020aa:	4b77      	ldr	r3, [pc, #476]	; (8002288 <HAL_RCC_OscConfig+0x474>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d118      	bne.n	80020e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020b6:	4b74      	ldr	r3, [pc, #464]	; (8002288 <HAL_RCC_OscConfig+0x474>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a73      	ldr	r2, [pc, #460]	; (8002288 <HAL_RCC_OscConfig+0x474>)
 80020bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020c2:	f7ff f857 	bl	8001174 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ca:	f7ff f853 	bl	8001174 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e10c      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020dc:	4b6a      	ldr	r3, [pc, #424]	; (8002288 <HAL_RCC_OscConfig+0x474>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0f0      	beq.n	80020ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d106      	bne.n	80020fe <HAL_RCC_OscConfig+0x2ea>
 80020f0:	4b64      	ldr	r3, [pc, #400]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 80020f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f4:	4a63      	ldr	r2, [pc, #396]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	6713      	str	r3, [r2, #112]	; 0x70
 80020fc:	e01c      	b.n	8002138 <HAL_RCC_OscConfig+0x324>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b05      	cmp	r3, #5
 8002104:	d10c      	bne.n	8002120 <HAL_RCC_OscConfig+0x30c>
 8002106:	4b5f      	ldr	r3, [pc, #380]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210a:	4a5e      	ldr	r2, [pc, #376]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 800210c:	f043 0304 	orr.w	r3, r3, #4
 8002110:	6713      	str	r3, [r2, #112]	; 0x70
 8002112:	4b5c      	ldr	r3, [pc, #368]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002116:	4a5b      	ldr	r2, [pc, #364]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	6713      	str	r3, [r2, #112]	; 0x70
 800211e:	e00b      	b.n	8002138 <HAL_RCC_OscConfig+0x324>
 8002120:	4b58      	ldr	r3, [pc, #352]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002124:	4a57      	ldr	r2, [pc, #348]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002126:	f023 0301 	bic.w	r3, r3, #1
 800212a:	6713      	str	r3, [r2, #112]	; 0x70
 800212c:	4b55      	ldr	r3, [pc, #340]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 800212e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002130:	4a54      	ldr	r2, [pc, #336]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002132:	f023 0304 	bic.w	r3, r3, #4
 8002136:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d015      	beq.n	800216c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002140:	f7ff f818 	bl	8001174 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002146:	e00a      	b.n	800215e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002148:	f7ff f814 	bl	8001174 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	f241 3288 	movw	r2, #5000	; 0x1388
 8002156:	4293      	cmp	r3, r2
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e0cb      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215e:	4b49      	ldr	r3, [pc, #292]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0ee      	beq.n	8002148 <HAL_RCC_OscConfig+0x334>
 800216a:	e014      	b.n	8002196 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216c:	f7ff f802 	bl	8001174 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002172:	e00a      	b.n	800218a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002174:	f7fe fffe 	bl	8001174 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002182:	4293      	cmp	r3, r2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e0b5      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218a:	4b3e      	ldr	r3, [pc, #248]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 800218c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1ee      	bne.n	8002174 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002196:	7dfb      	ldrb	r3, [r7, #23]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d105      	bne.n	80021a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800219c:	4b39      	ldr	r3, [pc, #228]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 800219e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a0:	4a38      	ldr	r2, [pc, #224]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 80021a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 80a1 	beq.w	80022f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021b2:	4b34      	ldr	r3, [pc, #208]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f003 030c 	and.w	r3, r3, #12
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d05c      	beq.n	8002278 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d141      	bne.n	800224a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c6:	4b31      	ldr	r3, [pc, #196]	; (800228c <HAL_RCC_OscConfig+0x478>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021cc:	f7fe ffd2 	bl	8001174 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d4:	f7fe ffce 	bl	8001174 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e087      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021e6:	4b27      	ldr	r3, [pc, #156]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f0      	bne.n	80021d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69da      	ldr	r2, [r3, #28]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002200:	019b      	lsls	r3, r3, #6
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002208:	085b      	lsrs	r3, r3, #1
 800220a:	3b01      	subs	r3, #1
 800220c:	041b      	lsls	r3, r3, #16
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002214:	061b      	lsls	r3, r3, #24
 8002216:	491b      	ldr	r1, [pc, #108]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 8002218:	4313      	orrs	r3, r2
 800221a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800221c:	4b1b      	ldr	r3, [pc, #108]	; (800228c <HAL_RCC_OscConfig+0x478>)
 800221e:	2201      	movs	r2, #1
 8002220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002222:	f7fe ffa7 	bl	8001174 <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800222a:	f7fe ffa3 	bl	8001174 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e05c      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0f0      	beq.n	800222a <HAL_RCC_OscConfig+0x416>
 8002248:	e054      	b.n	80022f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800224a:	4b10      	ldr	r3, [pc, #64]	; (800228c <HAL_RCC_OscConfig+0x478>)
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002250:	f7fe ff90 	bl	8001174 <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002258:	f7fe ff8c 	bl	8001174 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e045      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226a:	4b06      	ldr	r3, [pc, #24]	; (8002284 <HAL_RCC_OscConfig+0x470>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1f0      	bne.n	8002258 <HAL_RCC_OscConfig+0x444>
 8002276:	e03d      	b.n	80022f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d107      	bne.n	8002290 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e038      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
 8002284:	40023800 	.word	0x40023800
 8002288:	40007000 	.word	0x40007000
 800228c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002290:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <HAL_RCC_OscConfig+0x4ec>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d028      	beq.n	80022f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d121      	bne.n	80022f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d11a      	bne.n	80022f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022c0:	4013      	ands	r3, r2
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d111      	bne.n	80022f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d6:	085b      	lsrs	r3, r3, #1
 80022d8:	3b01      	subs	r3, #1
 80022da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022dc:	429a      	cmp	r2, r3
 80022de:	d107      	bne.n	80022f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d001      	beq.n	80022f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e000      	b.n	80022f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023800 	.word	0x40023800

08002304 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0cc      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002318:	4b68      	ldr	r3, [pc, #416]	; (80024bc <HAL_RCC_ClockConfig+0x1b8>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d90c      	bls.n	8002340 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4b65      	ldr	r3, [pc, #404]	; (80024bc <HAL_RCC_ClockConfig+0x1b8>)
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800232e:	4b63      	ldr	r3, [pc, #396]	; (80024bc <HAL_RCC_ClockConfig+0x1b8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	d001      	beq.n	8002340 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0b8      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d020      	beq.n	800238e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	d005      	beq.n	8002364 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002358:	4b59      	ldr	r3, [pc, #356]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	4a58      	ldr	r2, [pc, #352]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 800235e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002362:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002370:	4b53      	ldr	r3, [pc, #332]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4a52      	ldr	r2, [pc, #328]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800237a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800237c:	4b50      	ldr	r3, [pc, #320]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	494d      	ldr	r1, [pc, #308]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 800238a:	4313      	orrs	r3, r2
 800238c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b00      	cmp	r3, #0
 8002398:	d044      	beq.n	8002424 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d107      	bne.n	80023b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a2:	4b47      	ldr	r3, [pc, #284]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d119      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e07f      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d003      	beq.n	80023c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023c2:	4b3f      	ldr	r3, [pc, #252]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d109      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e06f      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d2:	4b3b      	ldr	r3, [pc, #236]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e067      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023e2:	4b37      	ldr	r3, [pc, #220]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f023 0203 	bic.w	r2, r3, #3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	4934      	ldr	r1, [pc, #208]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023f4:	f7fe febe 	bl	8001174 <HAL_GetTick>
 80023f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fa:	e00a      	b.n	8002412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023fc:	f7fe feba 	bl	8001174 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	f241 3288 	movw	r2, #5000	; 0x1388
 800240a:	4293      	cmp	r3, r2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e04f      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	4b2b      	ldr	r3, [pc, #172]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 020c 	and.w	r2, r3, #12
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	429a      	cmp	r2, r3
 8002422:	d1eb      	bne.n	80023fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002424:	4b25      	ldr	r3, [pc, #148]	; (80024bc <HAL_RCC_ClockConfig+0x1b8>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	429a      	cmp	r2, r3
 8002430:	d20c      	bcs.n	800244c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002432:	4b22      	ldr	r3, [pc, #136]	; (80024bc <HAL_RCC_ClockConfig+0x1b8>)
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800243a:	4b20      	ldr	r3, [pc, #128]	; (80024bc <HAL_RCC_ClockConfig+0x1b8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	429a      	cmp	r2, r3
 8002446:	d001      	beq.n	800244c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e032      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	2b00      	cmp	r3, #0
 8002456:	d008      	beq.n	800246a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002458:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	4916      	ldr	r1, [pc, #88]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002466:	4313      	orrs	r3, r2
 8002468:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0308 	and.w	r3, r3, #8
 8002472:	2b00      	cmp	r3, #0
 8002474:	d009      	beq.n	800248a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002476:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	490e      	ldr	r1, [pc, #56]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002486:	4313      	orrs	r3, r2
 8002488:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800248a:	f000 f821 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 800248e:	4602      	mov	r2, r0
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	091b      	lsrs	r3, r3, #4
 8002496:	f003 030f 	and.w	r3, r3, #15
 800249a:	490a      	ldr	r1, [pc, #40]	; (80024c4 <HAL_RCC_ClockConfig+0x1c0>)
 800249c:	5ccb      	ldrb	r3, [r1, r3]
 800249e:	fa22 f303 	lsr.w	r3, r2, r3
 80024a2:	4a09      	ldr	r2, [pc, #36]	; (80024c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024a6:	4b09      	ldr	r3, [pc, #36]	; (80024cc <HAL_RCC_ClockConfig+0x1c8>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fe fe1e 	bl	80010ec <HAL_InitTick>

  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40023c00 	.word	0x40023c00
 80024c0:	40023800 	.word	0x40023800
 80024c4:	08004e34 	.word	0x08004e34
 80024c8:	20000000 	.word	0x20000000
 80024cc:	20000004 	.word	0x20000004

080024d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024d4:	b094      	sub	sp, #80	; 0x50
 80024d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024e8:	4b79      	ldr	r3, [pc, #484]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 030c 	and.w	r3, r3, #12
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d00d      	beq.n	8002510 <HAL_RCC_GetSysClockFreq+0x40>
 80024f4:	2b08      	cmp	r3, #8
 80024f6:	f200 80e1 	bhi.w	80026bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <HAL_RCC_GetSysClockFreq+0x34>
 80024fe:	2b04      	cmp	r3, #4
 8002500:	d003      	beq.n	800250a <HAL_RCC_GetSysClockFreq+0x3a>
 8002502:	e0db      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002504:	4b73      	ldr	r3, [pc, #460]	; (80026d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002506:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002508:	e0db      	b.n	80026c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800250a:	4b73      	ldr	r3, [pc, #460]	; (80026d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800250c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800250e:	e0d8      	b.n	80026c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002510:	4b6f      	ldr	r3, [pc, #444]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002518:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800251a:	4b6d      	ldr	r3, [pc, #436]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d063      	beq.n	80025ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002526:	4b6a      	ldr	r3, [pc, #424]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	099b      	lsrs	r3, r3, #6
 800252c:	2200      	movs	r2, #0
 800252e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002530:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002538:	633b      	str	r3, [r7, #48]	; 0x30
 800253a:	2300      	movs	r3, #0
 800253c:	637b      	str	r3, [r7, #52]	; 0x34
 800253e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002542:	4622      	mov	r2, r4
 8002544:	462b      	mov	r3, r5
 8002546:	f04f 0000 	mov.w	r0, #0
 800254a:	f04f 0100 	mov.w	r1, #0
 800254e:	0159      	lsls	r1, r3, #5
 8002550:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002554:	0150      	lsls	r0, r2, #5
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4621      	mov	r1, r4
 800255c:	1a51      	subs	r1, r2, r1
 800255e:	6139      	str	r1, [r7, #16]
 8002560:	4629      	mov	r1, r5
 8002562:	eb63 0301 	sbc.w	r3, r3, r1
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002574:	4659      	mov	r1, fp
 8002576:	018b      	lsls	r3, r1, #6
 8002578:	4651      	mov	r1, sl
 800257a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800257e:	4651      	mov	r1, sl
 8002580:	018a      	lsls	r2, r1, #6
 8002582:	4651      	mov	r1, sl
 8002584:	ebb2 0801 	subs.w	r8, r2, r1
 8002588:	4659      	mov	r1, fp
 800258a:	eb63 0901 	sbc.w	r9, r3, r1
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800259a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800259e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025a2:	4690      	mov	r8, r2
 80025a4:	4699      	mov	r9, r3
 80025a6:	4623      	mov	r3, r4
 80025a8:	eb18 0303 	adds.w	r3, r8, r3
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	462b      	mov	r3, r5
 80025b0:	eb49 0303 	adc.w	r3, r9, r3
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	f04f 0200 	mov.w	r2, #0
 80025ba:	f04f 0300 	mov.w	r3, #0
 80025be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80025c2:	4629      	mov	r1, r5
 80025c4:	024b      	lsls	r3, r1, #9
 80025c6:	4621      	mov	r1, r4
 80025c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025cc:	4621      	mov	r1, r4
 80025ce:	024a      	lsls	r2, r1, #9
 80025d0:	4610      	mov	r0, r2
 80025d2:	4619      	mov	r1, r3
 80025d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025d6:	2200      	movs	r2, #0
 80025d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80025da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80025dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025e0:	f7fd fe56 	bl	8000290 <__aeabi_uldivmod>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	4613      	mov	r3, r2
 80025ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025ec:	e058      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ee:	4b38      	ldr	r3, [pc, #224]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	099b      	lsrs	r3, r3, #6
 80025f4:	2200      	movs	r2, #0
 80025f6:	4618      	mov	r0, r3
 80025f8:	4611      	mov	r1, r2
 80025fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80025fe:	623b      	str	r3, [r7, #32]
 8002600:	2300      	movs	r3, #0
 8002602:	627b      	str	r3, [r7, #36]	; 0x24
 8002604:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002608:	4642      	mov	r2, r8
 800260a:	464b      	mov	r3, r9
 800260c:	f04f 0000 	mov.w	r0, #0
 8002610:	f04f 0100 	mov.w	r1, #0
 8002614:	0159      	lsls	r1, r3, #5
 8002616:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800261a:	0150      	lsls	r0, r2, #5
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	4641      	mov	r1, r8
 8002622:	ebb2 0a01 	subs.w	sl, r2, r1
 8002626:	4649      	mov	r1, r9
 8002628:	eb63 0b01 	sbc.w	fp, r3, r1
 800262c:	f04f 0200 	mov.w	r2, #0
 8002630:	f04f 0300 	mov.w	r3, #0
 8002634:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002638:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800263c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002640:	ebb2 040a 	subs.w	r4, r2, sl
 8002644:	eb63 050b 	sbc.w	r5, r3, fp
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	00eb      	lsls	r3, r5, #3
 8002652:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002656:	00e2      	lsls	r2, r4, #3
 8002658:	4614      	mov	r4, r2
 800265a:	461d      	mov	r5, r3
 800265c:	4643      	mov	r3, r8
 800265e:	18e3      	adds	r3, r4, r3
 8002660:	603b      	str	r3, [r7, #0]
 8002662:	464b      	mov	r3, r9
 8002664:	eb45 0303 	adc.w	r3, r5, r3
 8002668:	607b      	str	r3, [r7, #4]
 800266a:	f04f 0200 	mov.w	r2, #0
 800266e:	f04f 0300 	mov.w	r3, #0
 8002672:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002676:	4629      	mov	r1, r5
 8002678:	028b      	lsls	r3, r1, #10
 800267a:	4621      	mov	r1, r4
 800267c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002680:	4621      	mov	r1, r4
 8002682:	028a      	lsls	r2, r1, #10
 8002684:	4610      	mov	r0, r2
 8002686:	4619      	mov	r1, r3
 8002688:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800268a:	2200      	movs	r2, #0
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	61fa      	str	r2, [r7, #28]
 8002690:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002694:	f7fd fdfc 	bl	8000290 <__aeabi_uldivmod>
 8002698:	4602      	mov	r2, r0
 800269a:	460b      	mov	r3, r1
 800269c:	4613      	mov	r3, r2
 800269e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026a0:	4b0b      	ldr	r3, [pc, #44]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	0c1b      	lsrs	r3, r3, #16
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	3301      	adds	r3, #1
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80026b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026ba:	e002      	b.n	80026c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026bc:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80026be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3750      	adds	r7, #80	; 0x50
 80026c8:	46bd      	mov	sp, r7
 80026ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026ce:	bf00      	nop
 80026d0:	40023800 	.word	0x40023800
 80026d4:	00f42400 	.word	0x00f42400
 80026d8:	007a1200 	.word	0x007a1200

080026dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026e0:	4b03      	ldr	r3, [pc, #12]	; (80026f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026e2:	681b      	ldr	r3, [r3, #0]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	20000000 	.word	0x20000000

080026f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026f8:	f7ff fff0 	bl	80026dc <HAL_RCC_GetHCLKFreq>
 80026fc:	4602      	mov	r2, r0
 80026fe:	4b05      	ldr	r3, [pc, #20]	; (8002714 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	0a9b      	lsrs	r3, r3, #10
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	4903      	ldr	r1, [pc, #12]	; (8002718 <HAL_RCC_GetPCLK1Freq+0x24>)
 800270a:	5ccb      	ldrb	r3, [r1, r3]
 800270c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002710:	4618      	mov	r0, r3
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40023800 	.word	0x40023800
 8002718:	08004e44 	.word	0x08004e44

0800271c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002720:	f7ff ffdc 	bl	80026dc <HAL_RCC_GetHCLKFreq>
 8002724:	4602      	mov	r2, r0
 8002726:	4b05      	ldr	r3, [pc, #20]	; (800273c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	0b5b      	lsrs	r3, r3, #13
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	4903      	ldr	r1, [pc, #12]	; (8002740 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002732:	5ccb      	ldrb	r3, [r1, r3]
 8002734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002738:	4618      	mov	r0, r3
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40023800 	.word	0x40023800
 8002740:	08004e44 	.word	0x08004e44

08002744 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e042      	b.n	80027dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d106      	bne.n	8002770 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7fe fa78 	bl	8000c60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2224      	movs	r2, #36	; 0x24
 8002774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68da      	ldr	r2, [r3, #12]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002786:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 fe55 	bl	8003438 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	691a      	ldr	r2, [r3, #16]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800279c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	695a      	ldr	r2, [r3, #20]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2220      	movs	r2, #32
 80027c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08a      	sub	sp, #40	; 0x28
 80027e8:	af02      	add	r7, sp, #8
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	603b      	str	r3, [r7, #0]
 80027f0:	4613      	mov	r3, r2
 80027f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b20      	cmp	r3, #32
 8002802:	d175      	bne.n	80028f0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d002      	beq.n	8002810 <HAL_UART_Transmit+0x2c>
 800280a:	88fb      	ldrh	r3, [r7, #6]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d101      	bne.n	8002814 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e06e      	b.n	80028f2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2221      	movs	r2, #33	; 0x21
 800281e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002822:	f7fe fca7 	bl	8001174 <HAL_GetTick>
 8002826:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	88fa      	ldrh	r2, [r7, #6]
 800282c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	88fa      	ldrh	r2, [r7, #6]
 8002832:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800283c:	d108      	bne.n	8002850 <HAL_UART_Transmit+0x6c>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d104      	bne.n	8002850 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	e003      	b.n	8002858 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002854:	2300      	movs	r3, #0
 8002856:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002858:	e02e      	b.n	80028b8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2200      	movs	r2, #0
 8002862:	2180      	movs	r1, #128	; 0x80
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f000 fbb7 	bl	8002fd8 <UART_WaitOnFlagUntilTimeout>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2220      	movs	r2, #32
 8002874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e03a      	b.n	80028f2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10b      	bne.n	800289a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	881b      	ldrh	r3, [r3, #0]
 8002886:	461a      	mov	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002890:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	3302      	adds	r3, #2
 8002896:	61bb      	str	r3, [r7, #24]
 8002898:	e007      	b.n	80028aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	781a      	ldrb	r2, [r3, #0]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	3301      	adds	r3, #1
 80028a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	3b01      	subs	r3, #1
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028bc:	b29b      	uxth	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1cb      	bne.n	800285a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	2200      	movs	r2, #0
 80028ca:	2140      	movs	r1, #64	; 0x40
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f000 fb83 	bl	8002fd8 <UART_WaitOnFlagUntilTimeout>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e006      	b.n	80028f2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2220      	movs	r2, #32
 80028e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80028ec:	2300      	movs	r3, #0
 80028ee:	e000      	b.n	80028f2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028f0:	2302      	movs	r3, #2
  }
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3720      	adds	r7, #32
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b08a      	sub	sp, #40	; 0x28
 80028fe:	af02      	add	r7, sp, #8
 8002900:	60f8      	str	r0, [r7, #12]
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	603b      	str	r3, [r7, #0]
 8002906:	4613      	mov	r3, r2
 8002908:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800290a:	2300      	movs	r3, #0
 800290c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b20      	cmp	r3, #32
 8002918:	f040 8081 	bne.w	8002a1e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <HAL_UART_Receive+0x2e>
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e079      	b.n	8002a20 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2222      	movs	r2, #34	; 0x22
 8002936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002940:	f7fe fc18 	bl	8001174 <HAL_GetTick>
 8002944:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	88fa      	ldrh	r2, [r7, #6]
 800294a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	88fa      	ldrh	r2, [r7, #6]
 8002950:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800295a:	d108      	bne.n	800296e <HAL_UART_Receive+0x74>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d104      	bne.n	800296e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002964:	2300      	movs	r3, #0
 8002966:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	61bb      	str	r3, [r7, #24]
 800296c:	e003      	b.n	8002976 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002976:	e047      	b.n	8002a08 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2200      	movs	r2, #0
 8002980:	2120      	movs	r1, #32
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f000 fb28 	bl	8002fd8 <UART_WaitOnFlagUntilTimeout>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2220      	movs	r2, #32
 8002992:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e042      	b.n	8002a20 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10c      	bne.n	80029ba <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	3302      	adds	r3, #2
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	e01f      	b.n	80029fa <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029c2:	d007      	beq.n	80029d4 <HAL_UART_Receive+0xda>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10a      	bne.n	80029e2 <HAL_UART_Receive+0xe8>
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d106      	bne.n	80029e2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	b2da      	uxtb	r2, r3
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	701a      	strb	r2, [r3, #0]
 80029e0:	e008      	b.n	80029f4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	3301      	adds	r3, #1
 80029f8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	3b01      	subs	r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1b2      	bne.n	8002978 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2220      	movs	r2, #32
 8002a16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e000      	b.n	8002a20 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002a1e:	2302      	movs	r3, #2
  }
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3720      	adds	r7, #32
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	4613      	mov	r3, r2
 8002a34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d112      	bne.n	8002a68 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d002      	beq.n	8002a4e <HAL_UART_Receive_IT+0x26>
 8002a48:	88fb      	ldrh	r3, [r7, #6]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e00b      	b.n	8002a6a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	68b9      	ldr	r1, [r7, #8]
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 fb13 	bl	800308a <UART_Start_Receive_IT>
 8002a64:	4603      	mov	r3, r0
 8002a66:	e000      	b.n	8002a6a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b0ba      	sub	sp, #232	; 0xe8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002ab2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d10f      	bne.n	8002ada <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002abe:	f003 0320 	and.w	r3, r3, #32
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d009      	beq.n	8002ada <HAL_UART_IRQHandler+0x66>
 8002ac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002aca:	f003 0320 	and.w	r3, r3, #32
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 fbf2 	bl	80032bc <UART_Receive_IT>
      return;
 8002ad8:	e25b      	b.n	8002f92 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 80de 	beq.w	8002ca0 <HAL_UART_IRQHandler+0x22c>
 8002ae4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d106      	bne.n	8002afe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002af4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 80d1 	beq.w	8002ca0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00b      	beq.n	8002b22 <HAL_UART_IRQHandler+0xae>
 8002b0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d005      	beq.n	8002b22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1a:	f043 0201 	orr.w	r2, r3, #1
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00b      	beq.n	8002b46 <HAL_UART_IRQHandler+0xd2>
 8002b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d005      	beq.n	8002b46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	f043 0202 	orr.w	r2, r3, #2
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00b      	beq.n	8002b6a <HAL_UART_IRQHandler+0xf6>
 8002b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d005      	beq.n	8002b6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b62:	f043 0204 	orr.w	r2, r3, #4
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d011      	beq.n	8002b9a <HAL_UART_IRQHandler+0x126>
 8002b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d105      	bne.n	8002b8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b92:	f043 0208 	orr.w	r2, r3, #8
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f000 81f2 	beq.w	8002f88 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d008      	beq.n	8002bc2 <HAL_UART_IRQHandler+0x14e>
 8002bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bb4:	f003 0320 	and.w	r3, r3, #32
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d002      	beq.n	8002bc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f000 fb7d 	bl	80032bc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bcc:	2b40      	cmp	r3, #64	; 0x40
 8002bce:	bf0c      	ite	eq
 8002bd0:	2301      	moveq	r3, #1
 8002bd2:	2300      	movne	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d103      	bne.n	8002bee <HAL_UART_IRQHandler+0x17a>
 8002be6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d04f      	beq.n	8002c8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 fa85 	bl	80030fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bfe:	2b40      	cmp	r3, #64	; 0x40
 8002c00:	d141      	bne.n	8002c86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	3314      	adds	r3, #20
 8002c08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c10:	e853 3f00 	ldrex	r3, [r3]
 8002c14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	3314      	adds	r3, #20
 8002c2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002c2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002c32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002c3e:	e841 2300 	strex	r3, r2, [r1]
 8002c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002c46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1d9      	bne.n	8002c02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d013      	beq.n	8002c7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c5a:	4a7e      	ldr	r2, [pc, #504]	; (8002e54 <HAL_UART_IRQHandler+0x3e0>)
 8002c5c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fe fcc2 	bl	80015ec <HAL_DMA_Abort_IT>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d016      	beq.n	8002c9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c78:	4610      	mov	r0, r2
 8002c7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c7c:	e00e      	b.n	8002c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f994 	bl	8002fac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c84:	e00a      	b.n	8002c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 f990 	bl	8002fac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c8c:	e006      	b.n	8002c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 f98c 	bl	8002fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002c9a:	e175      	b.n	8002f88 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c9c:	bf00      	nop
    return;
 8002c9e:	e173      	b.n	8002f88 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	f040 814f 	bne.w	8002f48 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cae:	f003 0310 	and.w	r3, r3, #16
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 8148 	beq.w	8002f48 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cbc:	f003 0310 	and.w	r3, r3, #16
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 8141 	beq.w	8002f48 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60bb      	str	r3, [r7, #8]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	60bb      	str	r3, [r7, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	60bb      	str	r3, [r7, #8]
 8002cda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ce6:	2b40      	cmp	r3, #64	; 0x40
 8002ce8:	f040 80b6 	bne.w	8002e58 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002cf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 8145 	beq.w	8002f8c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	f080 813e 	bcs.w	8002f8c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d16:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d22:	f000 8088 	beq.w	8002e36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	330c      	adds	r3, #12
 8002d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d34:	e853 3f00 	ldrex	r3, [r3]
 8002d38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002d3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	330c      	adds	r3, #12
 8002d4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002d52:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002d5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d62:	e841 2300 	strex	r3, r2, [r1]
 8002d66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002d6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1d9      	bne.n	8002d26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3314      	adds	r3, #20
 8002d78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d7c:	e853 3f00 	ldrex	r3, [r3]
 8002d80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002d82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d84:	f023 0301 	bic.w	r3, r3, #1
 8002d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	3314      	adds	r3, #20
 8002d92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002d96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002d9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002d9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002da2:	e841 2300 	strex	r3, r2, [r1]
 8002da6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002da8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1e1      	bne.n	8002d72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	3314      	adds	r3, #20
 8002db4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002db8:	e853 3f00 	ldrex	r3, [r3]
 8002dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002dc4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	3314      	adds	r3, #20
 8002dce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002dd2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002dd4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002dd8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002dda:	e841 2300 	strex	r3, r2, [r1]
 8002dde:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002de0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1e3      	bne.n	8002dae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2220      	movs	r2, #32
 8002dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	330c      	adds	r3, #12
 8002dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dfe:	e853 3f00 	ldrex	r3, [r3]
 8002e02:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e06:	f023 0310 	bic.w	r3, r3, #16
 8002e0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	330c      	adds	r3, #12
 8002e14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002e18:	65ba      	str	r2, [r7, #88]	; 0x58
 8002e1a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e20:	e841 2300 	strex	r3, r2, [r1]
 8002e24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1e3      	bne.n	8002df4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7fe fb6b 	bl	800150c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2202      	movs	r2, #2
 8002e3a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f8b7 	bl	8002fc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e52:	e09b      	b.n	8002f8c <HAL_UART_IRQHandler+0x518>
 8002e54:	080031c5 	.word	0x080031c5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 808e 	beq.w	8002f90 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002e74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 8089 	beq.w	8002f90 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	330c      	adds	r3, #12
 8002e84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e88:	e853 3f00 	ldrex	r3, [r3]
 8002e8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002e94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	330c      	adds	r3, #12
 8002e9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002ea2:	647a      	str	r2, [r7, #68]	; 0x44
 8002ea4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ea8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002eaa:	e841 2300 	strex	r3, r2, [r1]
 8002eae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1e3      	bne.n	8002e7e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3314      	adds	r3, #20
 8002ebc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	e853 3f00 	ldrex	r3, [r3]
 8002ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8002ec6:	6a3b      	ldr	r3, [r7, #32]
 8002ec8:	f023 0301 	bic.w	r3, r3, #1
 8002ecc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3314      	adds	r3, #20
 8002ed6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002eda:	633a      	str	r2, [r7, #48]	; 0x30
 8002edc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ede:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ee0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ee2:	e841 2300 	strex	r3, r2, [r1]
 8002ee6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1e3      	bne.n	8002eb6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	330c      	adds	r3, #12
 8002f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	e853 3f00 	ldrex	r3, [r3]
 8002f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f023 0310 	bic.w	r3, r3, #16
 8002f12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	330c      	adds	r3, #12
 8002f1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002f20:	61fa      	str	r2, [r7, #28]
 8002f22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f24:	69b9      	ldr	r1, [r7, #24]
 8002f26:	69fa      	ldr	r2, [r7, #28]
 8002f28:	e841 2300 	strex	r3, r2, [r1]
 8002f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1e3      	bne.n	8002efc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2202      	movs	r2, #2
 8002f38:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f3e:	4619      	mov	r1, r3
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f83d 	bl	8002fc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f46:	e023      	b.n	8002f90 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d009      	beq.n	8002f68 <HAL_UART_IRQHandler+0x4f4>
 8002f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 f943 	bl	80031ec <UART_Transmit_IT>
    return;
 8002f66:	e014      	b.n	8002f92 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00e      	beq.n	8002f92 <HAL_UART_IRQHandler+0x51e>
 8002f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d008      	beq.n	8002f92 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 f983 	bl	800328c <UART_EndTransmit_IT>
    return;
 8002f86:	e004      	b.n	8002f92 <HAL_UART_IRQHandler+0x51e>
    return;
 8002f88:	bf00      	nop
 8002f8a:	e002      	b.n	8002f92 <HAL_UART_IRQHandler+0x51e>
      return;
 8002f8c:	bf00      	nop
 8002f8e:	e000      	b.n	8002f92 <HAL_UART_IRQHandler+0x51e>
      return;
 8002f90:	bf00      	nop
  }
}
 8002f92:	37e8      	adds	r7, #232	; 0xe8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	603b      	str	r3, [r7, #0]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fe8:	e03b      	b.n	8003062 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fea:	6a3b      	ldr	r3, [r7, #32]
 8002fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff0:	d037      	beq.n	8003062 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff2:	f7fe f8bf 	bl	8001174 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	6a3a      	ldr	r2, [r7, #32]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d302      	bcc.n	8003008 <UART_WaitOnFlagUntilTimeout+0x30>
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e03a      	b.n	8003082 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f003 0304 	and.w	r3, r3, #4
 8003016:	2b00      	cmp	r3, #0
 8003018:	d023      	beq.n	8003062 <UART_WaitOnFlagUntilTimeout+0x8a>
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	2b80      	cmp	r3, #128	; 0x80
 800301e:	d020      	beq.n	8003062 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2b40      	cmp	r3, #64	; 0x40
 8003024:	d01d      	beq.n	8003062 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0308 	and.w	r3, r3, #8
 8003030:	2b08      	cmp	r3, #8
 8003032:	d116      	bne.n	8003062 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	617b      	str	r3, [r7, #20]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 f857 	bl	80030fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2208      	movs	r2, #8
 8003054:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e00f      	b.n	8003082 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	4013      	ands	r3, r2
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	429a      	cmp	r2, r3
 8003070:	bf0c      	ite	eq
 8003072:	2301      	moveq	r3, #1
 8003074:	2300      	movne	r3, #0
 8003076:	b2db      	uxtb	r3, r3
 8003078:	461a      	mov	r2, r3
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	429a      	cmp	r2, r3
 800307e:	d0b4      	beq.n	8002fea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800308a:	b480      	push	{r7}
 800308c:	b085      	sub	sp, #20
 800308e:	af00      	add	r7, sp, #0
 8003090:	60f8      	str	r0, [r7, #12]
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	4613      	mov	r3, r2
 8003096:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	88fa      	ldrh	r2, [r7, #6]
 80030a2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	88fa      	ldrh	r2, [r7, #6]
 80030a8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2222      	movs	r2, #34	; 0x22
 80030b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d007      	beq.n	80030d0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030ce:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	695a      	ldr	r2, [r3, #20]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0201 	orr.w	r2, r2, #1
 80030de:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68da      	ldr	r2, [r3, #12]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0220 	orr.w	r2, r2, #32
 80030ee:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030fe:	b480      	push	{r7}
 8003100:	b095      	sub	sp, #84	; 0x54
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	330c      	adds	r3, #12
 800310c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800310e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003110:	e853 3f00 	ldrex	r3, [r3]
 8003114:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003118:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800311c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	330c      	adds	r3, #12
 8003124:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003126:	643a      	str	r2, [r7, #64]	; 0x40
 8003128:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800312c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800312e:	e841 2300 	strex	r3, r2, [r1]
 8003132:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1e5      	bne.n	8003106 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	3314      	adds	r3, #20
 8003140:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003142:	6a3b      	ldr	r3, [r7, #32]
 8003144:	e853 3f00 	ldrex	r3, [r3]
 8003148:	61fb      	str	r3, [r7, #28]
   return(result);
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	f023 0301 	bic.w	r3, r3, #1
 8003150:	64bb      	str	r3, [r7, #72]	; 0x48
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	3314      	adds	r3, #20
 8003158:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800315a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800315c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800315e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003162:	e841 2300 	strex	r3, r2, [r1]
 8003166:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1e5      	bne.n	800313a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	2b01      	cmp	r3, #1
 8003174:	d119      	bne.n	80031aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	330c      	adds	r3, #12
 800317c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	e853 3f00 	ldrex	r3, [r3]
 8003184:	60bb      	str	r3, [r7, #8]
   return(result);
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	f023 0310 	bic.w	r3, r3, #16
 800318c:	647b      	str	r3, [r7, #68]	; 0x44
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	330c      	adds	r3, #12
 8003194:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003196:	61ba      	str	r2, [r7, #24]
 8003198:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319a:	6979      	ldr	r1, [r7, #20]
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	e841 2300 	strex	r3, r2, [r1]
 80031a2:	613b      	str	r3, [r7, #16]
   return(result);
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1e5      	bne.n	8003176 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2220      	movs	r2, #32
 80031ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80031b8:	bf00      	nop
 80031ba:	3754      	adds	r7, #84	; 0x54
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f7ff fee4 	bl	8002fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031e4:	bf00      	nop
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b21      	cmp	r3, #33	; 0x21
 80031fe:	d13e      	bne.n	800327e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003208:	d114      	bne.n	8003234 <UART_Transmit_IT+0x48>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d110      	bne.n	8003234 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003226:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a1b      	ldr	r3, [r3, #32]
 800322c:	1c9a      	adds	r2, r3, #2
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	621a      	str	r2, [r3, #32]
 8003232:	e008      	b.n	8003246 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	1c59      	adds	r1, r3, #1
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6211      	str	r1, [r2, #32]
 800323e:	781a      	ldrb	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800324a:	b29b      	uxth	r3, r3
 800324c:	3b01      	subs	r3, #1
 800324e:	b29b      	uxth	r3, r3
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	4619      	mov	r1, r3
 8003254:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003256:	2b00      	cmp	r3, #0
 8003258:	d10f      	bne.n	800327a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003268:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003278:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800327a:	2300      	movs	r3, #0
 800327c:	e000      	b.n	8003280 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800327e:	2302      	movs	r3, #2
  }
}
 8003280:	4618      	mov	r0, r3
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032a2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f7ff fe73 	bl	8002f98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b08c      	sub	sp, #48	; 0x30
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2b22      	cmp	r3, #34	; 0x22
 80032ce:	f040 80ae 	bne.w	800342e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032da:	d117      	bne.n	800330c <UART_Receive_IT+0x50>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d113      	bne.n	800330c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80032e4:	2300      	movs	r3, #0
 80032e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ec:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003304:	1c9a      	adds	r2, r3, #2
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	629a      	str	r2, [r3, #40]	; 0x28
 800330a:	e026      	b.n	800335a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003312:	2300      	movs	r3, #0
 8003314:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800331e:	d007      	beq.n	8003330 <UART_Receive_IT+0x74>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10a      	bne.n	800333e <UART_Receive_IT+0x82>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d106      	bne.n	800333e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	b2da      	uxtb	r2, r3
 8003338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800333a:	701a      	strb	r2, [r3, #0]
 800333c:	e008      	b.n	8003350 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800334a:	b2da      	uxtb	r2, r3
 800334c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800335e:	b29b      	uxth	r3, r3
 8003360:	3b01      	subs	r3, #1
 8003362:	b29b      	uxth	r3, r3
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	4619      	mov	r1, r3
 8003368:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800336a:	2b00      	cmp	r3, #0
 800336c:	d15d      	bne.n	800342a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68da      	ldr	r2, [r3, #12]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0220 	bic.w	r2, r2, #32
 800337c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800338c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695a      	ldr	r2, [r3, #20]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0201 	bic.w	r2, r2, #1
 800339c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2220      	movs	r2, #32
 80033a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d135      	bne.n	8003420 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	330c      	adds	r3, #12
 80033c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	e853 3f00 	ldrex	r3, [r3]
 80033c8:	613b      	str	r3, [r7, #16]
   return(result);
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	f023 0310 	bic.w	r3, r3, #16
 80033d0:	627b      	str	r3, [r7, #36]	; 0x24
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	330c      	adds	r3, #12
 80033d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033da:	623a      	str	r2, [r7, #32]
 80033dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033de:	69f9      	ldr	r1, [r7, #28]
 80033e0:	6a3a      	ldr	r2, [r7, #32]
 80033e2:	e841 2300 	strex	r3, r2, [r1]
 80033e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1e5      	bne.n	80033ba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0310 	and.w	r3, r3, #16
 80033f8:	2b10      	cmp	r3, #16
 80033fa:	d10a      	bne.n	8003412 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033fc:	2300      	movs	r3, #0
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003416:	4619      	mov	r1, r3
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f7ff fdd1 	bl	8002fc0 <HAL_UARTEx_RxEventCallback>
 800341e:	e002      	b.n	8003426 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f7fd f8b3 	bl	800058c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003426:	2300      	movs	r3, #0
 8003428:	e002      	b.n	8003430 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800342a:	2300      	movs	r3, #0
 800342c:	e000      	b.n	8003430 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800342e:	2302      	movs	r3, #2
  }
}
 8003430:	4618      	mov	r0, r3
 8003432:	3730      	adds	r7, #48	; 0x30
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003438:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800343c:	b0c0      	sub	sp, #256	; 0x100
 800343e:	af00      	add	r7, sp, #0
 8003440:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003454:	68d9      	ldr	r1, [r3, #12]
 8003456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	ea40 0301 	orr.w	r3, r0, r1
 8003460:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	431a      	orrs	r2, r3
 8003470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	431a      	orrs	r2, r3
 8003478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800347c:	69db      	ldr	r3, [r3, #28]
 800347e:	4313      	orrs	r3, r2
 8003480:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003490:	f021 010c 	bic.w	r1, r1, #12
 8003494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800349e:	430b      	orrs	r3, r1
 80034a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80034ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b2:	6999      	ldr	r1, [r3, #24]
 80034b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	ea40 0301 	orr.w	r3, r0, r1
 80034be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	4b8f      	ldr	r3, [pc, #572]	; (8003704 <UART_SetConfig+0x2cc>)
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d005      	beq.n	80034d8 <UART_SetConfig+0xa0>
 80034cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	4b8d      	ldr	r3, [pc, #564]	; (8003708 <UART_SetConfig+0x2d0>)
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d104      	bne.n	80034e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80034d8:	f7ff f920 	bl	800271c <HAL_RCC_GetPCLK2Freq>
 80034dc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80034e0:	e003      	b.n	80034ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80034e2:	f7ff f907 	bl	80026f4 <HAL_RCC_GetPCLK1Freq>
 80034e6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034f4:	f040 810c 	bne.w	8003710 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034fc:	2200      	movs	r2, #0
 80034fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003502:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003506:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800350a:	4622      	mov	r2, r4
 800350c:	462b      	mov	r3, r5
 800350e:	1891      	adds	r1, r2, r2
 8003510:	65b9      	str	r1, [r7, #88]	; 0x58
 8003512:	415b      	adcs	r3, r3
 8003514:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003516:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800351a:	4621      	mov	r1, r4
 800351c:	eb12 0801 	adds.w	r8, r2, r1
 8003520:	4629      	mov	r1, r5
 8003522:	eb43 0901 	adc.w	r9, r3, r1
 8003526:	f04f 0200 	mov.w	r2, #0
 800352a:	f04f 0300 	mov.w	r3, #0
 800352e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003532:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003536:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800353a:	4690      	mov	r8, r2
 800353c:	4699      	mov	r9, r3
 800353e:	4623      	mov	r3, r4
 8003540:	eb18 0303 	adds.w	r3, r8, r3
 8003544:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003548:	462b      	mov	r3, r5
 800354a:	eb49 0303 	adc.w	r3, r9, r3
 800354e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800355e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003562:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003566:	460b      	mov	r3, r1
 8003568:	18db      	adds	r3, r3, r3
 800356a:	653b      	str	r3, [r7, #80]	; 0x50
 800356c:	4613      	mov	r3, r2
 800356e:	eb42 0303 	adc.w	r3, r2, r3
 8003572:	657b      	str	r3, [r7, #84]	; 0x54
 8003574:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003578:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800357c:	f7fc fe88 	bl	8000290 <__aeabi_uldivmod>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4b61      	ldr	r3, [pc, #388]	; (800370c <UART_SetConfig+0x2d4>)
 8003586:	fba3 2302 	umull	r2, r3, r3, r2
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	011c      	lsls	r4, r3, #4
 800358e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003592:	2200      	movs	r2, #0
 8003594:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003598:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800359c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80035a0:	4642      	mov	r2, r8
 80035a2:	464b      	mov	r3, r9
 80035a4:	1891      	adds	r1, r2, r2
 80035a6:	64b9      	str	r1, [r7, #72]	; 0x48
 80035a8:	415b      	adcs	r3, r3
 80035aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80035b0:	4641      	mov	r1, r8
 80035b2:	eb12 0a01 	adds.w	sl, r2, r1
 80035b6:	4649      	mov	r1, r9
 80035b8:	eb43 0b01 	adc.w	fp, r3, r1
 80035bc:	f04f 0200 	mov.w	r2, #0
 80035c0:	f04f 0300 	mov.w	r3, #0
 80035c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035d0:	4692      	mov	sl, r2
 80035d2:	469b      	mov	fp, r3
 80035d4:	4643      	mov	r3, r8
 80035d6:	eb1a 0303 	adds.w	r3, sl, r3
 80035da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80035de:	464b      	mov	r3, r9
 80035e0:	eb4b 0303 	adc.w	r3, fp, r3
 80035e4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80035e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80035f4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80035f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80035fc:	460b      	mov	r3, r1
 80035fe:	18db      	adds	r3, r3, r3
 8003600:	643b      	str	r3, [r7, #64]	; 0x40
 8003602:	4613      	mov	r3, r2
 8003604:	eb42 0303 	adc.w	r3, r2, r3
 8003608:	647b      	str	r3, [r7, #68]	; 0x44
 800360a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800360e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003612:	f7fc fe3d 	bl	8000290 <__aeabi_uldivmod>
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4611      	mov	r1, r2
 800361c:	4b3b      	ldr	r3, [pc, #236]	; (800370c <UART_SetConfig+0x2d4>)
 800361e:	fba3 2301 	umull	r2, r3, r3, r1
 8003622:	095b      	lsrs	r3, r3, #5
 8003624:	2264      	movs	r2, #100	; 0x64
 8003626:	fb02 f303 	mul.w	r3, r2, r3
 800362a:	1acb      	subs	r3, r1, r3
 800362c:	00db      	lsls	r3, r3, #3
 800362e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003632:	4b36      	ldr	r3, [pc, #216]	; (800370c <UART_SetConfig+0x2d4>)
 8003634:	fba3 2302 	umull	r2, r3, r3, r2
 8003638:	095b      	lsrs	r3, r3, #5
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003640:	441c      	add	r4, r3
 8003642:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003646:	2200      	movs	r2, #0
 8003648:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800364c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003650:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003654:	4642      	mov	r2, r8
 8003656:	464b      	mov	r3, r9
 8003658:	1891      	adds	r1, r2, r2
 800365a:	63b9      	str	r1, [r7, #56]	; 0x38
 800365c:	415b      	adcs	r3, r3
 800365e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003660:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003664:	4641      	mov	r1, r8
 8003666:	1851      	adds	r1, r2, r1
 8003668:	6339      	str	r1, [r7, #48]	; 0x30
 800366a:	4649      	mov	r1, r9
 800366c:	414b      	adcs	r3, r1
 800366e:	637b      	str	r3, [r7, #52]	; 0x34
 8003670:	f04f 0200 	mov.w	r2, #0
 8003674:	f04f 0300 	mov.w	r3, #0
 8003678:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800367c:	4659      	mov	r1, fp
 800367e:	00cb      	lsls	r3, r1, #3
 8003680:	4651      	mov	r1, sl
 8003682:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003686:	4651      	mov	r1, sl
 8003688:	00ca      	lsls	r2, r1, #3
 800368a:	4610      	mov	r0, r2
 800368c:	4619      	mov	r1, r3
 800368e:	4603      	mov	r3, r0
 8003690:	4642      	mov	r2, r8
 8003692:	189b      	adds	r3, r3, r2
 8003694:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003698:	464b      	mov	r3, r9
 800369a:	460a      	mov	r2, r1
 800369c:	eb42 0303 	adc.w	r3, r2, r3
 80036a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80036a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80036b0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80036b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80036b8:	460b      	mov	r3, r1
 80036ba:	18db      	adds	r3, r3, r3
 80036bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80036be:	4613      	mov	r3, r2
 80036c0:	eb42 0303 	adc.w	r3, r2, r3
 80036c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80036ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80036ce:	f7fc fddf 	bl	8000290 <__aeabi_uldivmod>
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	4b0d      	ldr	r3, [pc, #52]	; (800370c <UART_SetConfig+0x2d4>)
 80036d8:	fba3 1302 	umull	r1, r3, r3, r2
 80036dc:	095b      	lsrs	r3, r3, #5
 80036de:	2164      	movs	r1, #100	; 0x64
 80036e0:	fb01 f303 	mul.w	r3, r1, r3
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	3332      	adds	r3, #50	; 0x32
 80036ea:	4a08      	ldr	r2, [pc, #32]	; (800370c <UART_SetConfig+0x2d4>)
 80036ec:	fba2 2303 	umull	r2, r3, r2, r3
 80036f0:	095b      	lsrs	r3, r3, #5
 80036f2:	f003 0207 	and.w	r2, r3, #7
 80036f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4422      	add	r2, r4
 80036fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003700:	e106      	b.n	8003910 <UART_SetConfig+0x4d8>
 8003702:	bf00      	nop
 8003704:	40011000 	.word	0x40011000
 8003708:	40011400 	.word	0x40011400
 800370c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003710:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003714:	2200      	movs	r2, #0
 8003716:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800371a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800371e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003722:	4642      	mov	r2, r8
 8003724:	464b      	mov	r3, r9
 8003726:	1891      	adds	r1, r2, r2
 8003728:	6239      	str	r1, [r7, #32]
 800372a:	415b      	adcs	r3, r3
 800372c:	627b      	str	r3, [r7, #36]	; 0x24
 800372e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003732:	4641      	mov	r1, r8
 8003734:	1854      	adds	r4, r2, r1
 8003736:	4649      	mov	r1, r9
 8003738:	eb43 0501 	adc.w	r5, r3, r1
 800373c:	f04f 0200 	mov.w	r2, #0
 8003740:	f04f 0300 	mov.w	r3, #0
 8003744:	00eb      	lsls	r3, r5, #3
 8003746:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800374a:	00e2      	lsls	r2, r4, #3
 800374c:	4614      	mov	r4, r2
 800374e:	461d      	mov	r5, r3
 8003750:	4643      	mov	r3, r8
 8003752:	18e3      	adds	r3, r4, r3
 8003754:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003758:	464b      	mov	r3, r9
 800375a:	eb45 0303 	adc.w	r3, r5, r3
 800375e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800376e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003772:	f04f 0200 	mov.w	r2, #0
 8003776:	f04f 0300 	mov.w	r3, #0
 800377a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800377e:	4629      	mov	r1, r5
 8003780:	008b      	lsls	r3, r1, #2
 8003782:	4621      	mov	r1, r4
 8003784:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003788:	4621      	mov	r1, r4
 800378a:	008a      	lsls	r2, r1, #2
 800378c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003790:	f7fc fd7e 	bl	8000290 <__aeabi_uldivmod>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4b60      	ldr	r3, [pc, #384]	; (800391c <UART_SetConfig+0x4e4>)
 800379a:	fba3 2302 	umull	r2, r3, r3, r2
 800379e:	095b      	lsrs	r3, r3, #5
 80037a0:	011c      	lsls	r4, r3, #4
 80037a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037a6:	2200      	movs	r2, #0
 80037a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80037ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80037b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80037b4:	4642      	mov	r2, r8
 80037b6:	464b      	mov	r3, r9
 80037b8:	1891      	adds	r1, r2, r2
 80037ba:	61b9      	str	r1, [r7, #24]
 80037bc:	415b      	adcs	r3, r3
 80037be:	61fb      	str	r3, [r7, #28]
 80037c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037c4:	4641      	mov	r1, r8
 80037c6:	1851      	adds	r1, r2, r1
 80037c8:	6139      	str	r1, [r7, #16]
 80037ca:	4649      	mov	r1, r9
 80037cc:	414b      	adcs	r3, r1
 80037ce:	617b      	str	r3, [r7, #20]
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037dc:	4659      	mov	r1, fp
 80037de:	00cb      	lsls	r3, r1, #3
 80037e0:	4651      	mov	r1, sl
 80037e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037e6:	4651      	mov	r1, sl
 80037e8:	00ca      	lsls	r2, r1, #3
 80037ea:	4610      	mov	r0, r2
 80037ec:	4619      	mov	r1, r3
 80037ee:	4603      	mov	r3, r0
 80037f0:	4642      	mov	r2, r8
 80037f2:	189b      	adds	r3, r3, r2
 80037f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80037f8:	464b      	mov	r3, r9
 80037fa:	460a      	mov	r2, r1
 80037fc:	eb42 0303 	adc.w	r3, r2, r3
 8003800:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	67bb      	str	r3, [r7, #120]	; 0x78
 800380e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003810:	f04f 0200 	mov.w	r2, #0
 8003814:	f04f 0300 	mov.w	r3, #0
 8003818:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800381c:	4649      	mov	r1, r9
 800381e:	008b      	lsls	r3, r1, #2
 8003820:	4641      	mov	r1, r8
 8003822:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003826:	4641      	mov	r1, r8
 8003828:	008a      	lsls	r2, r1, #2
 800382a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800382e:	f7fc fd2f 	bl	8000290 <__aeabi_uldivmod>
 8003832:	4602      	mov	r2, r0
 8003834:	460b      	mov	r3, r1
 8003836:	4611      	mov	r1, r2
 8003838:	4b38      	ldr	r3, [pc, #224]	; (800391c <UART_SetConfig+0x4e4>)
 800383a:	fba3 2301 	umull	r2, r3, r3, r1
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	2264      	movs	r2, #100	; 0x64
 8003842:	fb02 f303 	mul.w	r3, r2, r3
 8003846:	1acb      	subs	r3, r1, r3
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	3332      	adds	r3, #50	; 0x32
 800384c:	4a33      	ldr	r2, [pc, #204]	; (800391c <UART_SetConfig+0x4e4>)
 800384e:	fba2 2303 	umull	r2, r3, r2, r3
 8003852:	095b      	lsrs	r3, r3, #5
 8003854:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003858:	441c      	add	r4, r3
 800385a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800385e:	2200      	movs	r2, #0
 8003860:	673b      	str	r3, [r7, #112]	; 0x70
 8003862:	677a      	str	r2, [r7, #116]	; 0x74
 8003864:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003868:	4642      	mov	r2, r8
 800386a:	464b      	mov	r3, r9
 800386c:	1891      	adds	r1, r2, r2
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	415b      	adcs	r3, r3
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003878:	4641      	mov	r1, r8
 800387a:	1851      	adds	r1, r2, r1
 800387c:	6039      	str	r1, [r7, #0]
 800387e:	4649      	mov	r1, r9
 8003880:	414b      	adcs	r3, r1
 8003882:	607b      	str	r3, [r7, #4]
 8003884:	f04f 0200 	mov.w	r2, #0
 8003888:	f04f 0300 	mov.w	r3, #0
 800388c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003890:	4659      	mov	r1, fp
 8003892:	00cb      	lsls	r3, r1, #3
 8003894:	4651      	mov	r1, sl
 8003896:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800389a:	4651      	mov	r1, sl
 800389c:	00ca      	lsls	r2, r1, #3
 800389e:	4610      	mov	r0, r2
 80038a0:	4619      	mov	r1, r3
 80038a2:	4603      	mov	r3, r0
 80038a4:	4642      	mov	r2, r8
 80038a6:	189b      	adds	r3, r3, r2
 80038a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80038aa:	464b      	mov	r3, r9
 80038ac:	460a      	mov	r2, r1
 80038ae:	eb42 0303 	adc.w	r3, r2, r3
 80038b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80038b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	663b      	str	r3, [r7, #96]	; 0x60
 80038be:	667a      	str	r2, [r7, #100]	; 0x64
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80038cc:	4649      	mov	r1, r9
 80038ce:	008b      	lsls	r3, r1, #2
 80038d0:	4641      	mov	r1, r8
 80038d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038d6:	4641      	mov	r1, r8
 80038d8:	008a      	lsls	r2, r1, #2
 80038da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80038de:	f7fc fcd7 	bl	8000290 <__aeabi_uldivmod>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4b0d      	ldr	r3, [pc, #52]	; (800391c <UART_SetConfig+0x4e4>)
 80038e8:	fba3 1302 	umull	r1, r3, r3, r2
 80038ec:	095b      	lsrs	r3, r3, #5
 80038ee:	2164      	movs	r1, #100	; 0x64
 80038f0:	fb01 f303 	mul.w	r3, r1, r3
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	3332      	adds	r3, #50	; 0x32
 80038fa:	4a08      	ldr	r2, [pc, #32]	; (800391c <UART_SetConfig+0x4e4>)
 80038fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	f003 020f 	and.w	r2, r3, #15
 8003906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4422      	add	r2, r4
 800390e:	609a      	str	r2, [r3, #8]
}
 8003910:	bf00      	nop
 8003912:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003916:	46bd      	mov	sp, r7
 8003918:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800391c:	51eb851f 	.word	0x51eb851f

08003920 <malloc>:
 8003920:	4b02      	ldr	r3, [pc, #8]	; (800392c <malloc+0xc>)
 8003922:	4601      	mov	r1, r0
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	f000 b823 	b.w	8003970 <_malloc_r>
 800392a:	bf00      	nop
 800392c:	20000064 	.word	0x20000064

08003930 <sbrk_aligned>:
 8003930:	b570      	push	{r4, r5, r6, lr}
 8003932:	4e0e      	ldr	r6, [pc, #56]	; (800396c <sbrk_aligned+0x3c>)
 8003934:	460c      	mov	r4, r1
 8003936:	6831      	ldr	r1, [r6, #0]
 8003938:	4605      	mov	r5, r0
 800393a:	b911      	cbnz	r1, 8003942 <sbrk_aligned+0x12>
 800393c:	f000 fbdc 	bl	80040f8 <_sbrk_r>
 8003940:	6030      	str	r0, [r6, #0]
 8003942:	4621      	mov	r1, r4
 8003944:	4628      	mov	r0, r5
 8003946:	f000 fbd7 	bl	80040f8 <_sbrk_r>
 800394a:	1c43      	adds	r3, r0, #1
 800394c:	d00a      	beq.n	8003964 <sbrk_aligned+0x34>
 800394e:	1cc4      	adds	r4, r0, #3
 8003950:	f024 0403 	bic.w	r4, r4, #3
 8003954:	42a0      	cmp	r0, r4
 8003956:	d007      	beq.n	8003968 <sbrk_aligned+0x38>
 8003958:	1a21      	subs	r1, r4, r0
 800395a:	4628      	mov	r0, r5
 800395c:	f000 fbcc 	bl	80040f8 <_sbrk_r>
 8003960:	3001      	adds	r0, #1
 8003962:	d101      	bne.n	8003968 <sbrk_aligned+0x38>
 8003964:	f04f 34ff 	mov.w	r4, #4294967295
 8003968:	4620      	mov	r0, r4
 800396a:	bd70      	pop	{r4, r5, r6, pc}
 800396c:	200002b4 	.word	0x200002b4

08003970 <_malloc_r>:
 8003970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003974:	1ccd      	adds	r5, r1, #3
 8003976:	f025 0503 	bic.w	r5, r5, #3
 800397a:	3508      	adds	r5, #8
 800397c:	2d0c      	cmp	r5, #12
 800397e:	bf38      	it	cc
 8003980:	250c      	movcc	r5, #12
 8003982:	2d00      	cmp	r5, #0
 8003984:	4607      	mov	r7, r0
 8003986:	db01      	blt.n	800398c <_malloc_r+0x1c>
 8003988:	42a9      	cmp	r1, r5
 800398a:	d905      	bls.n	8003998 <_malloc_r+0x28>
 800398c:	230c      	movs	r3, #12
 800398e:	603b      	str	r3, [r7, #0]
 8003990:	2600      	movs	r6, #0
 8003992:	4630      	mov	r0, r6
 8003994:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003998:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003a6c <_malloc_r+0xfc>
 800399c:	f000 f868 	bl	8003a70 <__malloc_lock>
 80039a0:	f8d8 3000 	ldr.w	r3, [r8]
 80039a4:	461c      	mov	r4, r3
 80039a6:	bb5c      	cbnz	r4, 8003a00 <_malloc_r+0x90>
 80039a8:	4629      	mov	r1, r5
 80039aa:	4638      	mov	r0, r7
 80039ac:	f7ff ffc0 	bl	8003930 <sbrk_aligned>
 80039b0:	1c43      	adds	r3, r0, #1
 80039b2:	4604      	mov	r4, r0
 80039b4:	d155      	bne.n	8003a62 <_malloc_r+0xf2>
 80039b6:	f8d8 4000 	ldr.w	r4, [r8]
 80039ba:	4626      	mov	r6, r4
 80039bc:	2e00      	cmp	r6, #0
 80039be:	d145      	bne.n	8003a4c <_malloc_r+0xdc>
 80039c0:	2c00      	cmp	r4, #0
 80039c2:	d048      	beq.n	8003a56 <_malloc_r+0xe6>
 80039c4:	6823      	ldr	r3, [r4, #0]
 80039c6:	4631      	mov	r1, r6
 80039c8:	4638      	mov	r0, r7
 80039ca:	eb04 0903 	add.w	r9, r4, r3
 80039ce:	f000 fb93 	bl	80040f8 <_sbrk_r>
 80039d2:	4581      	cmp	r9, r0
 80039d4:	d13f      	bne.n	8003a56 <_malloc_r+0xe6>
 80039d6:	6821      	ldr	r1, [r4, #0]
 80039d8:	1a6d      	subs	r5, r5, r1
 80039da:	4629      	mov	r1, r5
 80039dc:	4638      	mov	r0, r7
 80039de:	f7ff ffa7 	bl	8003930 <sbrk_aligned>
 80039e2:	3001      	adds	r0, #1
 80039e4:	d037      	beq.n	8003a56 <_malloc_r+0xe6>
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	442b      	add	r3, r5
 80039ea:	6023      	str	r3, [r4, #0]
 80039ec:	f8d8 3000 	ldr.w	r3, [r8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d038      	beq.n	8003a66 <_malloc_r+0xf6>
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	42a2      	cmp	r2, r4
 80039f8:	d12b      	bne.n	8003a52 <_malloc_r+0xe2>
 80039fa:	2200      	movs	r2, #0
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	e00f      	b.n	8003a20 <_malloc_r+0xb0>
 8003a00:	6822      	ldr	r2, [r4, #0]
 8003a02:	1b52      	subs	r2, r2, r5
 8003a04:	d41f      	bmi.n	8003a46 <_malloc_r+0xd6>
 8003a06:	2a0b      	cmp	r2, #11
 8003a08:	d917      	bls.n	8003a3a <_malloc_r+0xca>
 8003a0a:	1961      	adds	r1, r4, r5
 8003a0c:	42a3      	cmp	r3, r4
 8003a0e:	6025      	str	r5, [r4, #0]
 8003a10:	bf18      	it	ne
 8003a12:	6059      	strne	r1, [r3, #4]
 8003a14:	6863      	ldr	r3, [r4, #4]
 8003a16:	bf08      	it	eq
 8003a18:	f8c8 1000 	streq.w	r1, [r8]
 8003a1c:	5162      	str	r2, [r4, r5]
 8003a1e:	604b      	str	r3, [r1, #4]
 8003a20:	4638      	mov	r0, r7
 8003a22:	f104 060b 	add.w	r6, r4, #11
 8003a26:	f000 f829 	bl	8003a7c <__malloc_unlock>
 8003a2a:	f026 0607 	bic.w	r6, r6, #7
 8003a2e:	1d23      	adds	r3, r4, #4
 8003a30:	1af2      	subs	r2, r6, r3
 8003a32:	d0ae      	beq.n	8003992 <_malloc_r+0x22>
 8003a34:	1b9b      	subs	r3, r3, r6
 8003a36:	50a3      	str	r3, [r4, r2]
 8003a38:	e7ab      	b.n	8003992 <_malloc_r+0x22>
 8003a3a:	42a3      	cmp	r3, r4
 8003a3c:	6862      	ldr	r2, [r4, #4]
 8003a3e:	d1dd      	bne.n	80039fc <_malloc_r+0x8c>
 8003a40:	f8c8 2000 	str.w	r2, [r8]
 8003a44:	e7ec      	b.n	8003a20 <_malloc_r+0xb0>
 8003a46:	4623      	mov	r3, r4
 8003a48:	6864      	ldr	r4, [r4, #4]
 8003a4a:	e7ac      	b.n	80039a6 <_malloc_r+0x36>
 8003a4c:	4634      	mov	r4, r6
 8003a4e:	6876      	ldr	r6, [r6, #4]
 8003a50:	e7b4      	b.n	80039bc <_malloc_r+0x4c>
 8003a52:	4613      	mov	r3, r2
 8003a54:	e7cc      	b.n	80039f0 <_malloc_r+0x80>
 8003a56:	230c      	movs	r3, #12
 8003a58:	603b      	str	r3, [r7, #0]
 8003a5a:	4638      	mov	r0, r7
 8003a5c:	f000 f80e 	bl	8003a7c <__malloc_unlock>
 8003a60:	e797      	b.n	8003992 <_malloc_r+0x22>
 8003a62:	6025      	str	r5, [r4, #0]
 8003a64:	e7dc      	b.n	8003a20 <_malloc_r+0xb0>
 8003a66:	605b      	str	r3, [r3, #4]
 8003a68:	deff      	udf	#255	; 0xff
 8003a6a:	bf00      	nop
 8003a6c:	200002b0 	.word	0x200002b0

08003a70 <__malloc_lock>:
 8003a70:	4801      	ldr	r0, [pc, #4]	; (8003a78 <__malloc_lock+0x8>)
 8003a72:	f000 bb8e 	b.w	8004192 <__retarget_lock_acquire_recursive>
 8003a76:	bf00      	nop
 8003a78:	200003f8 	.word	0x200003f8

08003a7c <__malloc_unlock>:
 8003a7c:	4801      	ldr	r0, [pc, #4]	; (8003a84 <__malloc_unlock+0x8>)
 8003a7e:	f000 bb89 	b.w	8004194 <__retarget_lock_release_recursive>
 8003a82:	bf00      	nop
 8003a84:	200003f8 	.word	0x200003f8

08003a88 <std>:
 8003a88:	2300      	movs	r3, #0
 8003a8a:	b510      	push	{r4, lr}
 8003a8c:	4604      	mov	r4, r0
 8003a8e:	e9c0 3300 	strd	r3, r3, [r0]
 8003a92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a96:	6083      	str	r3, [r0, #8]
 8003a98:	8181      	strh	r1, [r0, #12]
 8003a9a:	6643      	str	r3, [r0, #100]	; 0x64
 8003a9c:	81c2      	strh	r2, [r0, #14]
 8003a9e:	6183      	str	r3, [r0, #24]
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	2208      	movs	r2, #8
 8003aa4:	305c      	adds	r0, #92	; 0x5c
 8003aa6:	f000 fac5 	bl	8004034 <memset>
 8003aaa:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <std+0x58>)
 8003aac:	6263      	str	r3, [r4, #36]	; 0x24
 8003aae:	4b0d      	ldr	r3, [pc, #52]	; (8003ae4 <std+0x5c>)
 8003ab0:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ab2:	4b0d      	ldr	r3, [pc, #52]	; (8003ae8 <std+0x60>)
 8003ab4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	; (8003aec <std+0x64>)
 8003ab8:	6323      	str	r3, [r4, #48]	; 0x30
 8003aba:	4b0d      	ldr	r3, [pc, #52]	; (8003af0 <std+0x68>)
 8003abc:	6224      	str	r4, [r4, #32]
 8003abe:	429c      	cmp	r4, r3
 8003ac0:	d006      	beq.n	8003ad0 <std+0x48>
 8003ac2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003ac6:	4294      	cmp	r4, r2
 8003ac8:	d002      	beq.n	8003ad0 <std+0x48>
 8003aca:	33d0      	adds	r3, #208	; 0xd0
 8003acc:	429c      	cmp	r4, r3
 8003ace:	d105      	bne.n	8003adc <std+0x54>
 8003ad0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ad8:	f000 bb5a 	b.w	8004190 <__retarget_lock_init_recursive>
 8003adc:	bd10      	pop	{r4, pc}
 8003ade:	bf00      	nop
 8003ae0:	08003e85 	.word	0x08003e85
 8003ae4:	08003ea7 	.word	0x08003ea7
 8003ae8:	08003edf 	.word	0x08003edf
 8003aec:	08003f03 	.word	0x08003f03
 8003af0:	200002b8 	.word	0x200002b8

08003af4 <stdio_exit_handler>:
 8003af4:	4a02      	ldr	r2, [pc, #8]	; (8003b00 <stdio_exit_handler+0xc>)
 8003af6:	4903      	ldr	r1, [pc, #12]	; (8003b04 <stdio_exit_handler+0x10>)
 8003af8:	4803      	ldr	r0, [pc, #12]	; (8003b08 <stdio_exit_handler+0x14>)
 8003afa:	f000 b869 	b.w	8003bd0 <_fwalk_sglue>
 8003afe:	bf00      	nop
 8003b00:	2000000c 	.word	0x2000000c
 8003b04:	08004b95 	.word	0x08004b95
 8003b08:	20000018 	.word	0x20000018

08003b0c <cleanup_stdio>:
 8003b0c:	6841      	ldr	r1, [r0, #4]
 8003b0e:	4b0c      	ldr	r3, [pc, #48]	; (8003b40 <cleanup_stdio+0x34>)
 8003b10:	4299      	cmp	r1, r3
 8003b12:	b510      	push	{r4, lr}
 8003b14:	4604      	mov	r4, r0
 8003b16:	d001      	beq.n	8003b1c <cleanup_stdio+0x10>
 8003b18:	f001 f83c 	bl	8004b94 <_fflush_r>
 8003b1c:	68a1      	ldr	r1, [r4, #8]
 8003b1e:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <cleanup_stdio+0x38>)
 8003b20:	4299      	cmp	r1, r3
 8003b22:	d002      	beq.n	8003b2a <cleanup_stdio+0x1e>
 8003b24:	4620      	mov	r0, r4
 8003b26:	f001 f835 	bl	8004b94 <_fflush_r>
 8003b2a:	68e1      	ldr	r1, [r4, #12]
 8003b2c:	4b06      	ldr	r3, [pc, #24]	; (8003b48 <cleanup_stdio+0x3c>)
 8003b2e:	4299      	cmp	r1, r3
 8003b30:	d004      	beq.n	8003b3c <cleanup_stdio+0x30>
 8003b32:	4620      	mov	r0, r4
 8003b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b38:	f001 b82c 	b.w	8004b94 <_fflush_r>
 8003b3c:	bd10      	pop	{r4, pc}
 8003b3e:	bf00      	nop
 8003b40:	200002b8 	.word	0x200002b8
 8003b44:	20000320 	.word	0x20000320
 8003b48:	20000388 	.word	0x20000388

08003b4c <global_stdio_init.part.0>:
 8003b4c:	b510      	push	{r4, lr}
 8003b4e:	4b0b      	ldr	r3, [pc, #44]	; (8003b7c <global_stdio_init.part.0+0x30>)
 8003b50:	4c0b      	ldr	r4, [pc, #44]	; (8003b80 <global_stdio_init.part.0+0x34>)
 8003b52:	4a0c      	ldr	r2, [pc, #48]	; (8003b84 <global_stdio_init.part.0+0x38>)
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	4620      	mov	r0, r4
 8003b58:	2200      	movs	r2, #0
 8003b5a:	2104      	movs	r1, #4
 8003b5c:	f7ff ff94 	bl	8003a88 <std>
 8003b60:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003b64:	2201      	movs	r2, #1
 8003b66:	2109      	movs	r1, #9
 8003b68:	f7ff ff8e 	bl	8003a88 <std>
 8003b6c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003b70:	2202      	movs	r2, #2
 8003b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b76:	2112      	movs	r1, #18
 8003b78:	f7ff bf86 	b.w	8003a88 <std>
 8003b7c:	200003f0 	.word	0x200003f0
 8003b80:	200002b8 	.word	0x200002b8
 8003b84:	08003af5 	.word	0x08003af5

08003b88 <__sfp_lock_acquire>:
 8003b88:	4801      	ldr	r0, [pc, #4]	; (8003b90 <__sfp_lock_acquire+0x8>)
 8003b8a:	f000 bb02 	b.w	8004192 <__retarget_lock_acquire_recursive>
 8003b8e:	bf00      	nop
 8003b90:	200003f9 	.word	0x200003f9

08003b94 <__sfp_lock_release>:
 8003b94:	4801      	ldr	r0, [pc, #4]	; (8003b9c <__sfp_lock_release+0x8>)
 8003b96:	f000 bafd 	b.w	8004194 <__retarget_lock_release_recursive>
 8003b9a:	bf00      	nop
 8003b9c:	200003f9 	.word	0x200003f9

08003ba0 <__sinit>:
 8003ba0:	b510      	push	{r4, lr}
 8003ba2:	4604      	mov	r4, r0
 8003ba4:	f7ff fff0 	bl	8003b88 <__sfp_lock_acquire>
 8003ba8:	6a23      	ldr	r3, [r4, #32]
 8003baa:	b11b      	cbz	r3, 8003bb4 <__sinit+0x14>
 8003bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bb0:	f7ff bff0 	b.w	8003b94 <__sfp_lock_release>
 8003bb4:	4b04      	ldr	r3, [pc, #16]	; (8003bc8 <__sinit+0x28>)
 8003bb6:	6223      	str	r3, [r4, #32]
 8003bb8:	4b04      	ldr	r3, [pc, #16]	; (8003bcc <__sinit+0x2c>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1f5      	bne.n	8003bac <__sinit+0xc>
 8003bc0:	f7ff ffc4 	bl	8003b4c <global_stdio_init.part.0>
 8003bc4:	e7f2      	b.n	8003bac <__sinit+0xc>
 8003bc6:	bf00      	nop
 8003bc8:	08003b0d 	.word	0x08003b0d
 8003bcc:	200003f0 	.word	0x200003f0

08003bd0 <_fwalk_sglue>:
 8003bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bd4:	4607      	mov	r7, r0
 8003bd6:	4688      	mov	r8, r1
 8003bd8:	4614      	mov	r4, r2
 8003bda:	2600      	movs	r6, #0
 8003bdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003be0:	f1b9 0901 	subs.w	r9, r9, #1
 8003be4:	d505      	bpl.n	8003bf2 <_fwalk_sglue+0x22>
 8003be6:	6824      	ldr	r4, [r4, #0]
 8003be8:	2c00      	cmp	r4, #0
 8003bea:	d1f7      	bne.n	8003bdc <_fwalk_sglue+0xc>
 8003bec:	4630      	mov	r0, r6
 8003bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bf2:	89ab      	ldrh	r3, [r5, #12]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d907      	bls.n	8003c08 <_fwalk_sglue+0x38>
 8003bf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	d003      	beq.n	8003c08 <_fwalk_sglue+0x38>
 8003c00:	4629      	mov	r1, r5
 8003c02:	4638      	mov	r0, r7
 8003c04:	47c0      	blx	r8
 8003c06:	4306      	orrs	r6, r0
 8003c08:	3568      	adds	r5, #104	; 0x68
 8003c0a:	e7e9      	b.n	8003be0 <_fwalk_sglue+0x10>

08003c0c <iprintf>:
 8003c0c:	b40f      	push	{r0, r1, r2, r3}
 8003c0e:	b507      	push	{r0, r1, r2, lr}
 8003c10:	4906      	ldr	r1, [pc, #24]	; (8003c2c <iprintf+0x20>)
 8003c12:	ab04      	add	r3, sp, #16
 8003c14:	6808      	ldr	r0, [r1, #0]
 8003c16:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c1a:	6881      	ldr	r1, [r0, #8]
 8003c1c:	9301      	str	r3, [sp, #4]
 8003c1e:	f000 fc89 	bl	8004534 <_vfiprintf_r>
 8003c22:	b003      	add	sp, #12
 8003c24:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c28:	b004      	add	sp, #16
 8003c2a:	4770      	bx	lr
 8003c2c:	20000064 	.word	0x20000064

08003c30 <_puts_r>:
 8003c30:	6a03      	ldr	r3, [r0, #32]
 8003c32:	b570      	push	{r4, r5, r6, lr}
 8003c34:	6884      	ldr	r4, [r0, #8]
 8003c36:	4605      	mov	r5, r0
 8003c38:	460e      	mov	r6, r1
 8003c3a:	b90b      	cbnz	r3, 8003c40 <_puts_r+0x10>
 8003c3c:	f7ff ffb0 	bl	8003ba0 <__sinit>
 8003c40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c42:	07db      	lsls	r3, r3, #31
 8003c44:	d405      	bmi.n	8003c52 <_puts_r+0x22>
 8003c46:	89a3      	ldrh	r3, [r4, #12]
 8003c48:	0598      	lsls	r0, r3, #22
 8003c4a:	d402      	bmi.n	8003c52 <_puts_r+0x22>
 8003c4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c4e:	f000 faa0 	bl	8004192 <__retarget_lock_acquire_recursive>
 8003c52:	89a3      	ldrh	r3, [r4, #12]
 8003c54:	0719      	lsls	r1, r3, #28
 8003c56:	d513      	bpl.n	8003c80 <_puts_r+0x50>
 8003c58:	6923      	ldr	r3, [r4, #16]
 8003c5a:	b18b      	cbz	r3, 8003c80 <_puts_r+0x50>
 8003c5c:	3e01      	subs	r6, #1
 8003c5e:	68a3      	ldr	r3, [r4, #8]
 8003c60:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c64:	3b01      	subs	r3, #1
 8003c66:	60a3      	str	r3, [r4, #8]
 8003c68:	b9e9      	cbnz	r1, 8003ca6 <_puts_r+0x76>
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	da2e      	bge.n	8003ccc <_puts_r+0x9c>
 8003c6e:	4622      	mov	r2, r4
 8003c70:	210a      	movs	r1, #10
 8003c72:	4628      	mov	r0, r5
 8003c74:	f000 f949 	bl	8003f0a <__swbuf_r>
 8003c78:	3001      	adds	r0, #1
 8003c7a:	d007      	beq.n	8003c8c <_puts_r+0x5c>
 8003c7c:	250a      	movs	r5, #10
 8003c7e:	e007      	b.n	8003c90 <_puts_r+0x60>
 8003c80:	4621      	mov	r1, r4
 8003c82:	4628      	mov	r0, r5
 8003c84:	f000 f97e 	bl	8003f84 <__swsetup_r>
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	d0e7      	beq.n	8003c5c <_puts_r+0x2c>
 8003c8c:	f04f 35ff 	mov.w	r5, #4294967295
 8003c90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c92:	07da      	lsls	r2, r3, #31
 8003c94:	d405      	bmi.n	8003ca2 <_puts_r+0x72>
 8003c96:	89a3      	ldrh	r3, [r4, #12]
 8003c98:	059b      	lsls	r3, r3, #22
 8003c9a:	d402      	bmi.n	8003ca2 <_puts_r+0x72>
 8003c9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c9e:	f000 fa79 	bl	8004194 <__retarget_lock_release_recursive>
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	bd70      	pop	{r4, r5, r6, pc}
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	da04      	bge.n	8003cb4 <_puts_r+0x84>
 8003caa:	69a2      	ldr	r2, [r4, #24]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	dc06      	bgt.n	8003cbe <_puts_r+0x8e>
 8003cb0:	290a      	cmp	r1, #10
 8003cb2:	d004      	beq.n	8003cbe <_puts_r+0x8e>
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	6022      	str	r2, [r4, #0]
 8003cba:	7019      	strb	r1, [r3, #0]
 8003cbc:	e7cf      	b.n	8003c5e <_puts_r+0x2e>
 8003cbe:	4622      	mov	r2, r4
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	f000 f922 	bl	8003f0a <__swbuf_r>
 8003cc6:	3001      	adds	r0, #1
 8003cc8:	d1c9      	bne.n	8003c5e <_puts_r+0x2e>
 8003cca:	e7df      	b.n	8003c8c <_puts_r+0x5c>
 8003ccc:	6823      	ldr	r3, [r4, #0]
 8003cce:	250a      	movs	r5, #10
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	6022      	str	r2, [r4, #0]
 8003cd4:	701d      	strb	r5, [r3, #0]
 8003cd6:	e7db      	b.n	8003c90 <_puts_r+0x60>

08003cd8 <puts>:
 8003cd8:	4b02      	ldr	r3, [pc, #8]	; (8003ce4 <puts+0xc>)
 8003cda:	4601      	mov	r1, r0
 8003cdc:	6818      	ldr	r0, [r3, #0]
 8003cde:	f7ff bfa7 	b.w	8003c30 <_puts_r>
 8003ce2:	bf00      	nop
 8003ce4:	20000064 	.word	0x20000064

08003ce8 <setvbuf>:
 8003ce8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003cec:	461d      	mov	r5, r3
 8003cee:	4b54      	ldr	r3, [pc, #336]	; (8003e40 <setvbuf+0x158>)
 8003cf0:	681f      	ldr	r7, [r3, #0]
 8003cf2:	4604      	mov	r4, r0
 8003cf4:	460e      	mov	r6, r1
 8003cf6:	4690      	mov	r8, r2
 8003cf8:	b127      	cbz	r7, 8003d04 <setvbuf+0x1c>
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	b913      	cbnz	r3, 8003d04 <setvbuf+0x1c>
 8003cfe:	4638      	mov	r0, r7
 8003d00:	f7ff ff4e 	bl	8003ba0 <__sinit>
 8003d04:	f1b8 0f02 	cmp.w	r8, #2
 8003d08:	d006      	beq.n	8003d18 <setvbuf+0x30>
 8003d0a:	f1b8 0f01 	cmp.w	r8, #1
 8003d0e:	f200 8094 	bhi.w	8003e3a <setvbuf+0x152>
 8003d12:	2d00      	cmp	r5, #0
 8003d14:	f2c0 8091 	blt.w	8003e3a <setvbuf+0x152>
 8003d18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d1a:	07da      	lsls	r2, r3, #31
 8003d1c:	d405      	bmi.n	8003d2a <setvbuf+0x42>
 8003d1e:	89a3      	ldrh	r3, [r4, #12]
 8003d20:	059b      	lsls	r3, r3, #22
 8003d22:	d402      	bmi.n	8003d2a <setvbuf+0x42>
 8003d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d26:	f000 fa34 	bl	8004192 <__retarget_lock_acquire_recursive>
 8003d2a:	4621      	mov	r1, r4
 8003d2c:	4638      	mov	r0, r7
 8003d2e:	f000 ff31 	bl	8004b94 <_fflush_r>
 8003d32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d34:	b141      	cbz	r1, 8003d48 <setvbuf+0x60>
 8003d36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d3a:	4299      	cmp	r1, r3
 8003d3c:	d002      	beq.n	8003d44 <setvbuf+0x5c>
 8003d3e:	4638      	mov	r0, r7
 8003d40:	f000 fa2a 	bl	8004198 <_free_r>
 8003d44:	2300      	movs	r3, #0
 8003d46:	6363      	str	r3, [r4, #52]	; 0x34
 8003d48:	2300      	movs	r3, #0
 8003d4a:	61a3      	str	r3, [r4, #24]
 8003d4c:	6063      	str	r3, [r4, #4]
 8003d4e:	89a3      	ldrh	r3, [r4, #12]
 8003d50:	0618      	lsls	r0, r3, #24
 8003d52:	d503      	bpl.n	8003d5c <setvbuf+0x74>
 8003d54:	6921      	ldr	r1, [r4, #16]
 8003d56:	4638      	mov	r0, r7
 8003d58:	f000 fa1e 	bl	8004198 <_free_r>
 8003d5c:	89a3      	ldrh	r3, [r4, #12]
 8003d5e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003d62:	f023 0303 	bic.w	r3, r3, #3
 8003d66:	f1b8 0f02 	cmp.w	r8, #2
 8003d6a:	81a3      	strh	r3, [r4, #12]
 8003d6c:	d05f      	beq.n	8003e2e <setvbuf+0x146>
 8003d6e:	ab01      	add	r3, sp, #4
 8003d70:	466a      	mov	r2, sp
 8003d72:	4621      	mov	r1, r4
 8003d74:	4638      	mov	r0, r7
 8003d76:	f000 ff35 	bl	8004be4 <__swhatbuf_r>
 8003d7a:	89a3      	ldrh	r3, [r4, #12]
 8003d7c:	4318      	orrs	r0, r3
 8003d7e:	81a0      	strh	r0, [r4, #12]
 8003d80:	bb2d      	cbnz	r5, 8003dce <setvbuf+0xe6>
 8003d82:	9d00      	ldr	r5, [sp, #0]
 8003d84:	4628      	mov	r0, r5
 8003d86:	f7ff fdcb 	bl	8003920 <malloc>
 8003d8a:	4606      	mov	r6, r0
 8003d8c:	2800      	cmp	r0, #0
 8003d8e:	d150      	bne.n	8003e32 <setvbuf+0x14a>
 8003d90:	f8dd 9000 	ldr.w	r9, [sp]
 8003d94:	45a9      	cmp	r9, r5
 8003d96:	d13e      	bne.n	8003e16 <setvbuf+0x12e>
 8003d98:	f04f 35ff 	mov.w	r5, #4294967295
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	60a2      	str	r2, [r4, #8]
 8003da0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003da4:	6022      	str	r2, [r4, #0]
 8003da6:	6122      	str	r2, [r4, #16]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dae:	6162      	str	r2, [r4, #20]
 8003db0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003db2:	f043 0302 	orr.w	r3, r3, #2
 8003db6:	07d1      	lsls	r1, r2, #31
 8003db8:	81a3      	strh	r3, [r4, #12]
 8003dba:	d404      	bmi.n	8003dc6 <setvbuf+0xde>
 8003dbc:	059b      	lsls	r3, r3, #22
 8003dbe:	d402      	bmi.n	8003dc6 <setvbuf+0xde>
 8003dc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003dc2:	f000 f9e7 	bl	8004194 <__retarget_lock_release_recursive>
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	b003      	add	sp, #12
 8003dca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003dce:	2e00      	cmp	r6, #0
 8003dd0:	d0d8      	beq.n	8003d84 <setvbuf+0x9c>
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	b913      	cbnz	r3, 8003ddc <setvbuf+0xf4>
 8003dd6:	4638      	mov	r0, r7
 8003dd8:	f7ff fee2 	bl	8003ba0 <__sinit>
 8003ddc:	f1b8 0f01 	cmp.w	r8, #1
 8003de0:	bf08      	it	eq
 8003de2:	89a3      	ldrheq	r3, [r4, #12]
 8003de4:	6026      	str	r6, [r4, #0]
 8003de6:	bf04      	itt	eq
 8003de8:	f043 0301 	orreq.w	r3, r3, #1
 8003dec:	81a3      	strheq	r3, [r4, #12]
 8003dee:	89a3      	ldrh	r3, [r4, #12]
 8003df0:	f013 0208 	ands.w	r2, r3, #8
 8003df4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003df8:	d01d      	beq.n	8003e36 <setvbuf+0x14e>
 8003dfa:	07da      	lsls	r2, r3, #31
 8003dfc:	bf41      	itttt	mi
 8003dfe:	2200      	movmi	r2, #0
 8003e00:	426d      	negmi	r5, r5
 8003e02:	60a2      	strmi	r2, [r4, #8]
 8003e04:	61a5      	strmi	r5, [r4, #24]
 8003e06:	bf58      	it	pl
 8003e08:	60a5      	strpl	r5, [r4, #8]
 8003e0a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003e0c:	f015 0501 	ands.w	r5, r5, #1
 8003e10:	d0d4      	beq.n	8003dbc <setvbuf+0xd4>
 8003e12:	2500      	movs	r5, #0
 8003e14:	e7d7      	b.n	8003dc6 <setvbuf+0xde>
 8003e16:	4648      	mov	r0, r9
 8003e18:	f7ff fd82 	bl	8003920 <malloc>
 8003e1c:	4606      	mov	r6, r0
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	d0ba      	beq.n	8003d98 <setvbuf+0xb0>
 8003e22:	89a3      	ldrh	r3, [r4, #12]
 8003e24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e28:	81a3      	strh	r3, [r4, #12]
 8003e2a:	464d      	mov	r5, r9
 8003e2c:	e7d1      	b.n	8003dd2 <setvbuf+0xea>
 8003e2e:	2500      	movs	r5, #0
 8003e30:	e7b4      	b.n	8003d9c <setvbuf+0xb4>
 8003e32:	46a9      	mov	r9, r5
 8003e34:	e7f5      	b.n	8003e22 <setvbuf+0x13a>
 8003e36:	60a2      	str	r2, [r4, #8]
 8003e38:	e7e7      	b.n	8003e0a <setvbuf+0x122>
 8003e3a:	f04f 35ff 	mov.w	r5, #4294967295
 8003e3e:	e7c2      	b.n	8003dc6 <setvbuf+0xde>
 8003e40:	20000064 	.word	0x20000064

08003e44 <siprintf>:
 8003e44:	b40e      	push	{r1, r2, r3}
 8003e46:	b500      	push	{lr}
 8003e48:	b09c      	sub	sp, #112	; 0x70
 8003e4a:	ab1d      	add	r3, sp, #116	; 0x74
 8003e4c:	9002      	str	r0, [sp, #8]
 8003e4e:	9006      	str	r0, [sp, #24]
 8003e50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003e54:	4809      	ldr	r0, [pc, #36]	; (8003e7c <siprintf+0x38>)
 8003e56:	9107      	str	r1, [sp, #28]
 8003e58:	9104      	str	r1, [sp, #16]
 8003e5a:	4909      	ldr	r1, [pc, #36]	; (8003e80 <siprintf+0x3c>)
 8003e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e60:	9105      	str	r1, [sp, #20]
 8003e62:	6800      	ldr	r0, [r0, #0]
 8003e64:	9301      	str	r3, [sp, #4]
 8003e66:	a902      	add	r1, sp, #8
 8003e68:	f000 fa3c 	bl	80042e4 <_svfiprintf_r>
 8003e6c:	9b02      	ldr	r3, [sp, #8]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	701a      	strb	r2, [r3, #0]
 8003e72:	b01c      	add	sp, #112	; 0x70
 8003e74:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e78:	b003      	add	sp, #12
 8003e7a:	4770      	bx	lr
 8003e7c:	20000064 	.word	0x20000064
 8003e80:	ffff0208 	.word	0xffff0208

08003e84 <__sread>:
 8003e84:	b510      	push	{r4, lr}
 8003e86:	460c      	mov	r4, r1
 8003e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e8c:	f000 f922 	bl	80040d4 <_read_r>
 8003e90:	2800      	cmp	r0, #0
 8003e92:	bfab      	itete	ge
 8003e94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003e96:	89a3      	ldrhlt	r3, [r4, #12]
 8003e98:	181b      	addge	r3, r3, r0
 8003e9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003e9e:	bfac      	ite	ge
 8003ea0:	6563      	strge	r3, [r4, #84]	; 0x54
 8003ea2:	81a3      	strhlt	r3, [r4, #12]
 8003ea4:	bd10      	pop	{r4, pc}

08003ea6 <__swrite>:
 8003ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003eaa:	461f      	mov	r7, r3
 8003eac:	898b      	ldrh	r3, [r1, #12]
 8003eae:	05db      	lsls	r3, r3, #23
 8003eb0:	4605      	mov	r5, r0
 8003eb2:	460c      	mov	r4, r1
 8003eb4:	4616      	mov	r6, r2
 8003eb6:	d505      	bpl.n	8003ec4 <__swrite+0x1e>
 8003eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f000 f8f6 	bl	80040b0 <_lseek_r>
 8003ec4:	89a3      	ldrh	r3, [r4, #12]
 8003ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003eca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ece:	81a3      	strh	r3, [r4, #12]
 8003ed0:	4632      	mov	r2, r6
 8003ed2:	463b      	mov	r3, r7
 8003ed4:	4628      	mov	r0, r5
 8003ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003eda:	f000 b91d 	b.w	8004118 <_write_r>

08003ede <__sseek>:
 8003ede:	b510      	push	{r4, lr}
 8003ee0:	460c      	mov	r4, r1
 8003ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ee6:	f000 f8e3 	bl	80040b0 <_lseek_r>
 8003eea:	1c43      	adds	r3, r0, #1
 8003eec:	89a3      	ldrh	r3, [r4, #12]
 8003eee:	bf15      	itete	ne
 8003ef0:	6560      	strne	r0, [r4, #84]	; 0x54
 8003ef2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003ef6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003efa:	81a3      	strheq	r3, [r4, #12]
 8003efc:	bf18      	it	ne
 8003efe:	81a3      	strhne	r3, [r4, #12]
 8003f00:	bd10      	pop	{r4, pc}

08003f02 <__sclose>:
 8003f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f06:	f000 b8c3 	b.w	8004090 <_close_r>

08003f0a <__swbuf_r>:
 8003f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f0c:	460e      	mov	r6, r1
 8003f0e:	4614      	mov	r4, r2
 8003f10:	4605      	mov	r5, r0
 8003f12:	b118      	cbz	r0, 8003f1c <__swbuf_r+0x12>
 8003f14:	6a03      	ldr	r3, [r0, #32]
 8003f16:	b90b      	cbnz	r3, 8003f1c <__swbuf_r+0x12>
 8003f18:	f7ff fe42 	bl	8003ba0 <__sinit>
 8003f1c:	69a3      	ldr	r3, [r4, #24]
 8003f1e:	60a3      	str	r3, [r4, #8]
 8003f20:	89a3      	ldrh	r3, [r4, #12]
 8003f22:	071a      	lsls	r2, r3, #28
 8003f24:	d525      	bpl.n	8003f72 <__swbuf_r+0x68>
 8003f26:	6923      	ldr	r3, [r4, #16]
 8003f28:	b31b      	cbz	r3, 8003f72 <__swbuf_r+0x68>
 8003f2a:	6823      	ldr	r3, [r4, #0]
 8003f2c:	6922      	ldr	r2, [r4, #16]
 8003f2e:	1a98      	subs	r0, r3, r2
 8003f30:	6963      	ldr	r3, [r4, #20]
 8003f32:	b2f6      	uxtb	r6, r6
 8003f34:	4283      	cmp	r3, r0
 8003f36:	4637      	mov	r7, r6
 8003f38:	dc04      	bgt.n	8003f44 <__swbuf_r+0x3a>
 8003f3a:	4621      	mov	r1, r4
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	f000 fe29 	bl	8004b94 <_fflush_r>
 8003f42:	b9e0      	cbnz	r0, 8003f7e <__swbuf_r+0x74>
 8003f44:	68a3      	ldr	r3, [r4, #8]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	60a3      	str	r3, [r4, #8]
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	6022      	str	r2, [r4, #0]
 8003f50:	701e      	strb	r6, [r3, #0]
 8003f52:	6962      	ldr	r2, [r4, #20]
 8003f54:	1c43      	adds	r3, r0, #1
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d004      	beq.n	8003f64 <__swbuf_r+0x5a>
 8003f5a:	89a3      	ldrh	r3, [r4, #12]
 8003f5c:	07db      	lsls	r3, r3, #31
 8003f5e:	d506      	bpl.n	8003f6e <__swbuf_r+0x64>
 8003f60:	2e0a      	cmp	r6, #10
 8003f62:	d104      	bne.n	8003f6e <__swbuf_r+0x64>
 8003f64:	4621      	mov	r1, r4
 8003f66:	4628      	mov	r0, r5
 8003f68:	f000 fe14 	bl	8004b94 <_fflush_r>
 8003f6c:	b938      	cbnz	r0, 8003f7e <__swbuf_r+0x74>
 8003f6e:	4638      	mov	r0, r7
 8003f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f72:	4621      	mov	r1, r4
 8003f74:	4628      	mov	r0, r5
 8003f76:	f000 f805 	bl	8003f84 <__swsetup_r>
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	d0d5      	beq.n	8003f2a <__swbuf_r+0x20>
 8003f7e:	f04f 37ff 	mov.w	r7, #4294967295
 8003f82:	e7f4      	b.n	8003f6e <__swbuf_r+0x64>

08003f84 <__swsetup_r>:
 8003f84:	b538      	push	{r3, r4, r5, lr}
 8003f86:	4b2a      	ldr	r3, [pc, #168]	; (8004030 <__swsetup_r+0xac>)
 8003f88:	4605      	mov	r5, r0
 8003f8a:	6818      	ldr	r0, [r3, #0]
 8003f8c:	460c      	mov	r4, r1
 8003f8e:	b118      	cbz	r0, 8003f98 <__swsetup_r+0x14>
 8003f90:	6a03      	ldr	r3, [r0, #32]
 8003f92:	b90b      	cbnz	r3, 8003f98 <__swsetup_r+0x14>
 8003f94:	f7ff fe04 	bl	8003ba0 <__sinit>
 8003f98:	89a3      	ldrh	r3, [r4, #12]
 8003f9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003f9e:	0718      	lsls	r0, r3, #28
 8003fa0:	d422      	bmi.n	8003fe8 <__swsetup_r+0x64>
 8003fa2:	06d9      	lsls	r1, r3, #27
 8003fa4:	d407      	bmi.n	8003fb6 <__swsetup_r+0x32>
 8003fa6:	2309      	movs	r3, #9
 8003fa8:	602b      	str	r3, [r5, #0]
 8003faa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003fae:	81a3      	strh	r3, [r4, #12]
 8003fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb4:	e034      	b.n	8004020 <__swsetup_r+0x9c>
 8003fb6:	0758      	lsls	r0, r3, #29
 8003fb8:	d512      	bpl.n	8003fe0 <__swsetup_r+0x5c>
 8003fba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003fbc:	b141      	cbz	r1, 8003fd0 <__swsetup_r+0x4c>
 8003fbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fc2:	4299      	cmp	r1, r3
 8003fc4:	d002      	beq.n	8003fcc <__swsetup_r+0x48>
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	f000 f8e6 	bl	8004198 <_free_r>
 8003fcc:	2300      	movs	r3, #0
 8003fce:	6363      	str	r3, [r4, #52]	; 0x34
 8003fd0:	89a3      	ldrh	r3, [r4, #12]
 8003fd2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003fd6:	81a3      	strh	r3, [r4, #12]
 8003fd8:	2300      	movs	r3, #0
 8003fda:	6063      	str	r3, [r4, #4]
 8003fdc:	6923      	ldr	r3, [r4, #16]
 8003fde:	6023      	str	r3, [r4, #0]
 8003fe0:	89a3      	ldrh	r3, [r4, #12]
 8003fe2:	f043 0308 	orr.w	r3, r3, #8
 8003fe6:	81a3      	strh	r3, [r4, #12]
 8003fe8:	6923      	ldr	r3, [r4, #16]
 8003fea:	b94b      	cbnz	r3, 8004000 <__swsetup_r+0x7c>
 8003fec:	89a3      	ldrh	r3, [r4, #12]
 8003fee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ff2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ff6:	d003      	beq.n	8004000 <__swsetup_r+0x7c>
 8003ff8:	4621      	mov	r1, r4
 8003ffa:	4628      	mov	r0, r5
 8003ffc:	f000 fe18 	bl	8004c30 <__smakebuf_r>
 8004000:	89a0      	ldrh	r0, [r4, #12]
 8004002:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004006:	f010 0301 	ands.w	r3, r0, #1
 800400a:	d00a      	beq.n	8004022 <__swsetup_r+0x9e>
 800400c:	2300      	movs	r3, #0
 800400e:	60a3      	str	r3, [r4, #8]
 8004010:	6963      	ldr	r3, [r4, #20]
 8004012:	425b      	negs	r3, r3
 8004014:	61a3      	str	r3, [r4, #24]
 8004016:	6923      	ldr	r3, [r4, #16]
 8004018:	b943      	cbnz	r3, 800402c <__swsetup_r+0xa8>
 800401a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800401e:	d1c4      	bne.n	8003faa <__swsetup_r+0x26>
 8004020:	bd38      	pop	{r3, r4, r5, pc}
 8004022:	0781      	lsls	r1, r0, #30
 8004024:	bf58      	it	pl
 8004026:	6963      	ldrpl	r3, [r4, #20]
 8004028:	60a3      	str	r3, [r4, #8]
 800402a:	e7f4      	b.n	8004016 <__swsetup_r+0x92>
 800402c:	2000      	movs	r0, #0
 800402e:	e7f7      	b.n	8004020 <__swsetup_r+0x9c>
 8004030:	20000064 	.word	0x20000064

08004034 <memset>:
 8004034:	4402      	add	r2, r0
 8004036:	4603      	mov	r3, r0
 8004038:	4293      	cmp	r3, r2
 800403a:	d100      	bne.n	800403e <memset+0xa>
 800403c:	4770      	bx	lr
 800403e:	f803 1b01 	strb.w	r1, [r3], #1
 8004042:	e7f9      	b.n	8004038 <memset+0x4>

08004044 <strncmp>:
 8004044:	b510      	push	{r4, lr}
 8004046:	b16a      	cbz	r2, 8004064 <strncmp+0x20>
 8004048:	3901      	subs	r1, #1
 800404a:	1884      	adds	r4, r0, r2
 800404c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004050:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004054:	429a      	cmp	r2, r3
 8004056:	d103      	bne.n	8004060 <strncmp+0x1c>
 8004058:	42a0      	cmp	r0, r4
 800405a:	d001      	beq.n	8004060 <strncmp+0x1c>
 800405c:	2a00      	cmp	r2, #0
 800405e:	d1f5      	bne.n	800404c <strncmp+0x8>
 8004060:	1ad0      	subs	r0, r2, r3
 8004062:	bd10      	pop	{r4, pc}
 8004064:	4610      	mov	r0, r2
 8004066:	e7fc      	b.n	8004062 <strncmp+0x1e>

08004068 <strncpy>:
 8004068:	b510      	push	{r4, lr}
 800406a:	3901      	subs	r1, #1
 800406c:	4603      	mov	r3, r0
 800406e:	b132      	cbz	r2, 800407e <strncpy+0x16>
 8004070:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004074:	f803 4b01 	strb.w	r4, [r3], #1
 8004078:	3a01      	subs	r2, #1
 800407a:	2c00      	cmp	r4, #0
 800407c:	d1f7      	bne.n	800406e <strncpy+0x6>
 800407e:	441a      	add	r2, r3
 8004080:	2100      	movs	r1, #0
 8004082:	4293      	cmp	r3, r2
 8004084:	d100      	bne.n	8004088 <strncpy+0x20>
 8004086:	bd10      	pop	{r4, pc}
 8004088:	f803 1b01 	strb.w	r1, [r3], #1
 800408c:	e7f9      	b.n	8004082 <strncpy+0x1a>
	...

08004090 <_close_r>:
 8004090:	b538      	push	{r3, r4, r5, lr}
 8004092:	4d06      	ldr	r5, [pc, #24]	; (80040ac <_close_r+0x1c>)
 8004094:	2300      	movs	r3, #0
 8004096:	4604      	mov	r4, r0
 8004098:	4608      	mov	r0, r1
 800409a:	602b      	str	r3, [r5, #0]
 800409c:	f7fc ff5d 	bl	8000f5a <_close>
 80040a0:	1c43      	adds	r3, r0, #1
 80040a2:	d102      	bne.n	80040aa <_close_r+0x1a>
 80040a4:	682b      	ldr	r3, [r5, #0]
 80040a6:	b103      	cbz	r3, 80040aa <_close_r+0x1a>
 80040a8:	6023      	str	r3, [r4, #0]
 80040aa:	bd38      	pop	{r3, r4, r5, pc}
 80040ac:	200003f4 	.word	0x200003f4

080040b0 <_lseek_r>:
 80040b0:	b538      	push	{r3, r4, r5, lr}
 80040b2:	4d07      	ldr	r5, [pc, #28]	; (80040d0 <_lseek_r+0x20>)
 80040b4:	4604      	mov	r4, r0
 80040b6:	4608      	mov	r0, r1
 80040b8:	4611      	mov	r1, r2
 80040ba:	2200      	movs	r2, #0
 80040bc:	602a      	str	r2, [r5, #0]
 80040be:	461a      	mov	r2, r3
 80040c0:	f7fc ff72 	bl	8000fa8 <_lseek>
 80040c4:	1c43      	adds	r3, r0, #1
 80040c6:	d102      	bne.n	80040ce <_lseek_r+0x1e>
 80040c8:	682b      	ldr	r3, [r5, #0]
 80040ca:	b103      	cbz	r3, 80040ce <_lseek_r+0x1e>
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	bd38      	pop	{r3, r4, r5, pc}
 80040d0:	200003f4 	.word	0x200003f4

080040d4 <_read_r>:
 80040d4:	b538      	push	{r3, r4, r5, lr}
 80040d6:	4d07      	ldr	r5, [pc, #28]	; (80040f4 <_read_r+0x20>)
 80040d8:	4604      	mov	r4, r0
 80040da:	4608      	mov	r0, r1
 80040dc:	4611      	mov	r1, r2
 80040de:	2200      	movs	r2, #0
 80040e0:	602a      	str	r2, [r5, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	f7fc ff00 	bl	8000ee8 <_read>
 80040e8:	1c43      	adds	r3, r0, #1
 80040ea:	d102      	bne.n	80040f2 <_read_r+0x1e>
 80040ec:	682b      	ldr	r3, [r5, #0]
 80040ee:	b103      	cbz	r3, 80040f2 <_read_r+0x1e>
 80040f0:	6023      	str	r3, [r4, #0]
 80040f2:	bd38      	pop	{r3, r4, r5, pc}
 80040f4:	200003f4 	.word	0x200003f4

080040f8 <_sbrk_r>:
 80040f8:	b538      	push	{r3, r4, r5, lr}
 80040fa:	4d06      	ldr	r5, [pc, #24]	; (8004114 <_sbrk_r+0x1c>)
 80040fc:	2300      	movs	r3, #0
 80040fe:	4604      	mov	r4, r0
 8004100:	4608      	mov	r0, r1
 8004102:	602b      	str	r3, [r5, #0]
 8004104:	f7fc ff5e 	bl	8000fc4 <_sbrk>
 8004108:	1c43      	adds	r3, r0, #1
 800410a:	d102      	bne.n	8004112 <_sbrk_r+0x1a>
 800410c:	682b      	ldr	r3, [r5, #0]
 800410e:	b103      	cbz	r3, 8004112 <_sbrk_r+0x1a>
 8004110:	6023      	str	r3, [r4, #0]
 8004112:	bd38      	pop	{r3, r4, r5, pc}
 8004114:	200003f4 	.word	0x200003f4

08004118 <_write_r>:
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	4d07      	ldr	r5, [pc, #28]	; (8004138 <_write_r+0x20>)
 800411c:	4604      	mov	r4, r0
 800411e:	4608      	mov	r0, r1
 8004120:	4611      	mov	r1, r2
 8004122:	2200      	movs	r2, #0
 8004124:	602a      	str	r2, [r5, #0]
 8004126:	461a      	mov	r2, r3
 8004128:	f7fc fefb 	bl	8000f22 <_write>
 800412c:	1c43      	adds	r3, r0, #1
 800412e:	d102      	bne.n	8004136 <_write_r+0x1e>
 8004130:	682b      	ldr	r3, [r5, #0]
 8004132:	b103      	cbz	r3, 8004136 <_write_r+0x1e>
 8004134:	6023      	str	r3, [r4, #0]
 8004136:	bd38      	pop	{r3, r4, r5, pc}
 8004138:	200003f4 	.word	0x200003f4

0800413c <__errno>:
 800413c:	4b01      	ldr	r3, [pc, #4]	; (8004144 <__errno+0x8>)
 800413e:	6818      	ldr	r0, [r3, #0]
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	20000064 	.word	0x20000064

08004148 <__libc_init_array>:
 8004148:	b570      	push	{r4, r5, r6, lr}
 800414a:	4d0d      	ldr	r5, [pc, #52]	; (8004180 <__libc_init_array+0x38>)
 800414c:	4c0d      	ldr	r4, [pc, #52]	; (8004184 <__libc_init_array+0x3c>)
 800414e:	1b64      	subs	r4, r4, r5
 8004150:	10a4      	asrs	r4, r4, #2
 8004152:	2600      	movs	r6, #0
 8004154:	42a6      	cmp	r6, r4
 8004156:	d109      	bne.n	800416c <__libc_init_array+0x24>
 8004158:	4d0b      	ldr	r5, [pc, #44]	; (8004188 <__libc_init_array+0x40>)
 800415a:	4c0c      	ldr	r4, [pc, #48]	; (800418c <__libc_init_array+0x44>)
 800415c:	f000 fe26 	bl	8004dac <_init>
 8004160:	1b64      	subs	r4, r4, r5
 8004162:	10a4      	asrs	r4, r4, #2
 8004164:	2600      	movs	r6, #0
 8004166:	42a6      	cmp	r6, r4
 8004168:	d105      	bne.n	8004176 <__libc_init_array+0x2e>
 800416a:	bd70      	pop	{r4, r5, r6, pc}
 800416c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004170:	4798      	blx	r3
 8004172:	3601      	adds	r6, #1
 8004174:	e7ee      	b.n	8004154 <__libc_init_array+0xc>
 8004176:	f855 3b04 	ldr.w	r3, [r5], #4
 800417a:	4798      	blx	r3
 800417c:	3601      	adds	r6, #1
 800417e:	e7f2      	b.n	8004166 <__libc_init_array+0x1e>
 8004180:	08004e90 	.word	0x08004e90
 8004184:	08004e90 	.word	0x08004e90
 8004188:	08004e90 	.word	0x08004e90
 800418c:	08004e94 	.word	0x08004e94

08004190 <__retarget_lock_init_recursive>:
 8004190:	4770      	bx	lr

08004192 <__retarget_lock_acquire_recursive>:
 8004192:	4770      	bx	lr

08004194 <__retarget_lock_release_recursive>:
 8004194:	4770      	bx	lr
	...

08004198 <_free_r>:
 8004198:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800419a:	2900      	cmp	r1, #0
 800419c:	d044      	beq.n	8004228 <_free_r+0x90>
 800419e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041a2:	9001      	str	r0, [sp, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f1a1 0404 	sub.w	r4, r1, #4
 80041aa:	bfb8      	it	lt
 80041ac:	18e4      	addlt	r4, r4, r3
 80041ae:	f7ff fc5f 	bl	8003a70 <__malloc_lock>
 80041b2:	4a1e      	ldr	r2, [pc, #120]	; (800422c <_free_r+0x94>)
 80041b4:	9801      	ldr	r0, [sp, #4]
 80041b6:	6813      	ldr	r3, [r2, #0]
 80041b8:	b933      	cbnz	r3, 80041c8 <_free_r+0x30>
 80041ba:	6063      	str	r3, [r4, #4]
 80041bc:	6014      	str	r4, [r2, #0]
 80041be:	b003      	add	sp, #12
 80041c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80041c4:	f7ff bc5a 	b.w	8003a7c <__malloc_unlock>
 80041c8:	42a3      	cmp	r3, r4
 80041ca:	d908      	bls.n	80041de <_free_r+0x46>
 80041cc:	6825      	ldr	r5, [r4, #0]
 80041ce:	1961      	adds	r1, r4, r5
 80041d0:	428b      	cmp	r3, r1
 80041d2:	bf01      	itttt	eq
 80041d4:	6819      	ldreq	r1, [r3, #0]
 80041d6:	685b      	ldreq	r3, [r3, #4]
 80041d8:	1949      	addeq	r1, r1, r5
 80041da:	6021      	streq	r1, [r4, #0]
 80041dc:	e7ed      	b.n	80041ba <_free_r+0x22>
 80041de:	461a      	mov	r2, r3
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	b10b      	cbz	r3, 80041e8 <_free_r+0x50>
 80041e4:	42a3      	cmp	r3, r4
 80041e6:	d9fa      	bls.n	80041de <_free_r+0x46>
 80041e8:	6811      	ldr	r1, [r2, #0]
 80041ea:	1855      	adds	r5, r2, r1
 80041ec:	42a5      	cmp	r5, r4
 80041ee:	d10b      	bne.n	8004208 <_free_r+0x70>
 80041f0:	6824      	ldr	r4, [r4, #0]
 80041f2:	4421      	add	r1, r4
 80041f4:	1854      	adds	r4, r2, r1
 80041f6:	42a3      	cmp	r3, r4
 80041f8:	6011      	str	r1, [r2, #0]
 80041fa:	d1e0      	bne.n	80041be <_free_r+0x26>
 80041fc:	681c      	ldr	r4, [r3, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	6053      	str	r3, [r2, #4]
 8004202:	440c      	add	r4, r1
 8004204:	6014      	str	r4, [r2, #0]
 8004206:	e7da      	b.n	80041be <_free_r+0x26>
 8004208:	d902      	bls.n	8004210 <_free_r+0x78>
 800420a:	230c      	movs	r3, #12
 800420c:	6003      	str	r3, [r0, #0]
 800420e:	e7d6      	b.n	80041be <_free_r+0x26>
 8004210:	6825      	ldr	r5, [r4, #0]
 8004212:	1961      	adds	r1, r4, r5
 8004214:	428b      	cmp	r3, r1
 8004216:	bf04      	itt	eq
 8004218:	6819      	ldreq	r1, [r3, #0]
 800421a:	685b      	ldreq	r3, [r3, #4]
 800421c:	6063      	str	r3, [r4, #4]
 800421e:	bf04      	itt	eq
 8004220:	1949      	addeq	r1, r1, r5
 8004222:	6021      	streq	r1, [r4, #0]
 8004224:	6054      	str	r4, [r2, #4]
 8004226:	e7ca      	b.n	80041be <_free_r+0x26>
 8004228:	b003      	add	sp, #12
 800422a:	bd30      	pop	{r4, r5, pc}
 800422c:	200002b0 	.word	0x200002b0

08004230 <__ssputs_r>:
 8004230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004234:	688e      	ldr	r6, [r1, #8]
 8004236:	461f      	mov	r7, r3
 8004238:	42be      	cmp	r6, r7
 800423a:	680b      	ldr	r3, [r1, #0]
 800423c:	4682      	mov	sl, r0
 800423e:	460c      	mov	r4, r1
 8004240:	4690      	mov	r8, r2
 8004242:	d82c      	bhi.n	800429e <__ssputs_r+0x6e>
 8004244:	898a      	ldrh	r2, [r1, #12]
 8004246:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800424a:	d026      	beq.n	800429a <__ssputs_r+0x6a>
 800424c:	6965      	ldr	r5, [r4, #20]
 800424e:	6909      	ldr	r1, [r1, #16]
 8004250:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004254:	eba3 0901 	sub.w	r9, r3, r1
 8004258:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800425c:	1c7b      	adds	r3, r7, #1
 800425e:	444b      	add	r3, r9
 8004260:	106d      	asrs	r5, r5, #1
 8004262:	429d      	cmp	r5, r3
 8004264:	bf38      	it	cc
 8004266:	461d      	movcc	r5, r3
 8004268:	0553      	lsls	r3, r2, #21
 800426a:	d527      	bpl.n	80042bc <__ssputs_r+0x8c>
 800426c:	4629      	mov	r1, r5
 800426e:	f7ff fb7f 	bl	8003970 <_malloc_r>
 8004272:	4606      	mov	r6, r0
 8004274:	b360      	cbz	r0, 80042d0 <__ssputs_r+0xa0>
 8004276:	6921      	ldr	r1, [r4, #16]
 8004278:	464a      	mov	r2, r9
 800427a:	f000 fd51 	bl	8004d20 <memcpy>
 800427e:	89a3      	ldrh	r3, [r4, #12]
 8004280:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004284:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004288:	81a3      	strh	r3, [r4, #12]
 800428a:	6126      	str	r6, [r4, #16]
 800428c:	6165      	str	r5, [r4, #20]
 800428e:	444e      	add	r6, r9
 8004290:	eba5 0509 	sub.w	r5, r5, r9
 8004294:	6026      	str	r6, [r4, #0]
 8004296:	60a5      	str	r5, [r4, #8]
 8004298:	463e      	mov	r6, r7
 800429a:	42be      	cmp	r6, r7
 800429c:	d900      	bls.n	80042a0 <__ssputs_r+0x70>
 800429e:	463e      	mov	r6, r7
 80042a0:	6820      	ldr	r0, [r4, #0]
 80042a2:	4632      	mov	r2, r6
 80042a4:	4641      	mov	r1, r8
 80042a6:	f000 fcff 	bl	8004ca8 <memmove>
 80042aa:	68a3      	ldr	r3, [r4, #8]
 80042ac:	1b9b      	subs	r3, r3, r6
 80042ae:	60a3      	str	r3, [r4, #8]
 80042b0:	6823      	ldr	r3, [r4, #0]
 80042b2:	4433      	add	r3, r6
 80042b4:	6023      	str	r3, [r4, #0]
 80042b6:	2000      	movs	r0, #0
 80042b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042bc:	462a      	mov	r2, r5
 80042be:	f000 fd3d 	bl	8004d3c <_realloc_r>
 80042c2:	4606      	mov	r6, r0
 80042c4:	2800      	cmp	r0, #0
 80042c6:	d1e0      	bne.n	800428a <__ssputs_r+0x5a>
 80042c8:	6921      	ldr	r1, [r4, #16]
 80042ca:	4650      	mov	r0, sl
 80042cc:	f7ff ff64 	bl	8004198 <_free_r>
 80042d0:	230c      	movs	r3, #12
 80042d2:	f8ca 3000 	str.w	r3, [sl]
 80042d6:	89a3      	ldrh	r3, [r4, #12]
 80042d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042dc:	81a3      	strh	r3, [r4, #12]
 80042de:	f04f 30ff 	mov.w	r0, #4294967295
 80042e2:	e7e9      	b.n	80042b8 <__ssputs_r+0x88>

080042e4 <_svfiprintf_r>:
 80042e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e8:	4698      	mov	r8, r3
 80042ea:	898b      	ldrh	r3, [r1, #12]
 80042ec:	061b      	lsls	r3, r3, #24
 80042ee:	b09d      	sub	sp, #116	; 0x74
 80042f0:	4607      	mov	r7, r0
 80042f2:	460d      	mov	r5, r1
 80042f4:	4614      	mov	r4, r2
 80042f6:	d50e      	bpl.n	8004316 <_svfiprintf_r+0x32>
 80042f8:	690b      	ldr	r3, [r1, #16]
 80042fa:	b963      	cbnz	r3, 8004316 <_svfiprintf_r+0x32>
 80042fc:	2140      	movs	r1, #64	; 0x40
 80042fe:	f7ff fb37 	bl	8003970 <_malloc_r>
 8004302:	6028      	str	r0, [r5, #0]
 8004304:	6128      	str	r0, [r5, #16]
 8004306:	b920      	cbnz	r0, 8004312 <_svfiprintf_r+0x2e>
 8004308:	230c      	movs	r3, #12
 800430a:	603b      	str	r3, [r7, #0]
 800430c:	f04f 30ff 	mov.w	r0, #4294967295
 8004310:	e0d0      	b.n	80044b4 <_svfiprintf_r+0x1d0>
 8004312:	2340      	movs	r3, #64	; 0x40
 8004314:	616b      	str	r3, [r5, #20]
 8004316:	2300      	movs	r3, #0
 8004318:	9309      	str	r3, [sp, #36]	; 0x24
 800431a:	2320      	movs	r3, #32
 800431c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004320:	f8cd 800c 	str.w	r8, [sp, #12]
 8004324:	2330      	movs	r3, #48	; 0x30
 8004326:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80044cc <_svfiprintf_r+0x1e8>
 800432a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800432e:	f04f 0901 	mov.w	r9, #1
 8004332:	4623      	mov	r3, r4
 8004334:	469a      	mov	sl, r3
 8004336:	f813 2b01 	ldrb.w	r2, [r3], #1
 800433a:	b10a      	cbz	r2, 8004340 <_svfiprintf_r+0x5c>
 800433c:	2a25      	cmp	r2, #37	; 0x25
 800433e:	d1f9      	bne.n	8004334 <_svfiprintf_r+0x50>
 8004340:	ebba 0b04 	subs.w	fp, sl, r4
 8004344:	d00b      	beq.n	800435e <_svfiprintf_r+0x7a>
 8004346:	465b      	mov	r3, fp
 8004348:	4622      	mov	r2, r4
 800434a:	4629      	mov	r1, r5
 800434c:	4638      	mov	r0, r7
 800434e:	f7ff ff6f 	bl	8004230 <__ssputs_r>
 8004352:	3001      	adds	r0, #1
 8004354:	f000 80a9 	beq.w	80044aa <_svfiprintf_r+0x1c6>
 8004358:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800435a:	445a      	add	r2, fp
 800435c:	9209      	str	r2, [sp, #36]	; 0x24
 800435e:	f89a 3000 	ldrb.w	r3, [sl]
 8004362:	2b00      	cmp	r3, #0
 8004364:	f000 80a1 	beq.w	80044aa <_svfiprintf_r+0x1c6>
 8004368:	2300      	movs	r3, #0
 800436a:	f04f 32ff 	mov.w	r2, #4294967295
 800436e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004372:	f10a 0a01 	add.w	sl, sl, #1
 8004376:	9304      	str	r3, [sp, #16]
 8004378:	9307      	str	r3, [sp, #28]
 800437a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800437e:	931a      	str	r3, [sp, #104]	; 0x68
 8004380:	4654      	mov	r4, sl
 8004382:	2205      	movs	r2, #5
 8004384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004388:	4850      	ldr	r0, [pc, #320]	; (80044cc <_svfiprintf_r+0x1e8>)
 800438a:	f7fb ff31 	bl	80001f0 <memchr>
 800438e:	9a04      	ldr	r2, [sp, #16]
 8004390:	b9d8      	cbnz	r0, 80043ca <_svfiprintf_r+0xe6>
 8004392:	06d0      	lsls	r0, r2, #27
 8004394:	bf44      	itt	mi
 8004396:	2320      	movmi	r3, #32
 8004398:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800439c:	0711      	lsls	r1, r2, #28
 800439e:	bf44      	itt	mi
 80043a0:	232b      	movmi	r3, #43	; 0x2b
 80043a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043a6:	f89a 3000 	ldrb.w	r3, [sl]
 80043aa:	2b2a      	cmp	r3, #42	; 0x2a
 80043ac:	d015      	beq.n	80043da <_svfiprintf_r+0xf6>
 80043ae:	9a07      	ldr	r2, [sp, #28]
 80043b0:	4654      	mov	r4, sl
 80043b2:	2000      	movs	r0, #0
 80043b4:	f04f 0c0a 	mov.w	ip, #10
 80043b8:	4621      	mov	r1, r4
 80043ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043be:	3b30      	subs	r3, #48	; 0x30
 80043c0:	2b09      	cmp	r3, #9
 80043c2:	d94d      	bls.n	8004460 <_svfiprintf_r+0x17c>
 80043c4:	b1b0      	cbz	r0, 80043f4 <_svfiprintf_r+0x110>
 80043c6:	9207      	str	r2, [sp, #28]
 80043c8:	e014      	b.n	80043f4 <_svfiprintf_r+0x110>
 80043ca:	eba0 0308 	sub.w	r3, r0, r8
 80043ce:	fa09 f303 	lsl.w	r3, r9, r3
 80043d2:	4313      	orrs	r3, r2
 80043d4:	9304      	str	r3, [sp, #16]
 80043d6:	46a2      	mov	sl, r4
 80043d8:	e7d2      	b.n	8004380 <_svfiprintf_r+0x9c>
 80043da:	9b03      	ldr	r3, [sp, #12]
 80043dc:	1d19      	adds	r1, r3, #4
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	9103      	str	r1, [sp, #12]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	bfbb      	ittet	lt
 80043e6:	425b      	neglt	r3, r3
 80043e8:	f042 0202 	orrlt.w	r2, r2, #2
 80043ec:	9307      	strge	r3, [sp, #28]
 80043ee:	9307      	strlt	r3, [sp, #28]
 80043f0:	bfb8      	it	lt
 80043f2:	9204      	strlt	r2, [sp, #16]
 80043f4:	7823      	ldrb	r3, [r4, #0]
 80043f6:	2b2e      	cmp	r3, #46	; 0x2e
 80043f8:	d10c      	bne.n	8004414 <_svfiprintf_r+0x130>
 80043fa:	7863      	ldrb	r3, [r4, #1]
 80043fc:	2b2a      	cmp	r3, #42	; 0x2a
 80043fe:	d134      	bne.n	800446a <_svfiprintf_r+0x186>
 8004400:	9b03      	ldr	r3, [sp, #12]
 8004402:	1d1a      	adds	r2, r3, #4
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	9203      	str	r2, [sp, #12]
 8004408:	2b00      	cmp	r3, #0
 800440a:	bfb8      	it	lt
 800440c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004410:	3402      	adds	r4, #2
 8004412:	9305      	str	r3, [sp, #20]
 8004414:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80044dc <_svfiprintf_r+0x1f8>
 8004418:	7821      	ldrb	r1, [r4, #0]
 800441a:	2203      	movs	r2, #3
 800441c:	4650      	mov	r0, sl
 800441e:	f7fb fee7 	bl	80001f0 <memchr>
 8004422:	b138      	cbz	r0, 8004434 <_svfiprintf_r+0x150>
 8004424:	9b04      	ldr	r3, [sp, #16]
 8004426:	eba0 000a 	sub.w	r0, r0, sl
 800442a:	2240      	movs	r2, #64	; 0x40
 800442c:	4082      	lsls	r2, r0
 800442e:	4313      	orrs	r3, r2
 8004430:	3401      	adds	r4, #1
 8004432:	9304      	str	r3, [sp, #16]
 8004434:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004438:	4825      	ldr	r0, [pc, #148]	; (80044d0 <_svfiprintf_r+0x1ec>)
 800443a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800443e:	2206      	movs	r2, #6
 8004440:	f7fb fed6 	bl	80001f0 <memchr>
 8004444:	2800      	cmp	r0, #0
 8004446:	d038      	beq.n	80044ba <_svfiprintf_r+0x1d6>
 8004448:	4b22      	ldr	r3, [pc, #136]	; (80044d4 <_svfiprintf_r+0x1f0>)
 800444a:	bb1b      	cbnz	r3, 8004494 <_svfiprintf_r+0x1b0>
 800444c:	9b03      	ldr	r3, [sp, #12]
 800444e:	3307      	adds	r3, #7
 8004450:	f023 0307 	bic.w	r3, r3, #7
 8004454:	3308      	adds	r3, #8
 8004456:	9303      	str	r3, [sp, #12]
 8004458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800445a:	4433      	add	r3, r6
 800445c:	9309      	str	r3, [sp, #36]	; 0x24
 800445e:	e768      	b.n	8004332 <_svfiprintf_r+0x4e>
 8004460:	fb0c 3202 	mla	r2, ip, r2, r3
 8004464:	460c      	mov	r4, r1
 8004466:	2001      	movs	r0, #1
 8004468:	e7a6      	b.n	80043b8 <_svfiprintf_r+0xd4>
 800446a:	2300      	movs	r3, #0
 800446c:	3401      	adds	r4, #1
 800446e:	9305      	str	r3, [sp, #20]
 8004470:	4619      	mov	r1, r3
 8004472:	f04f 0c0a 	mov.w	ip, #10
 8004476:	4620      	mov	r0, r4
 8004478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800447c:	3a30      	subs	r2, #48	; 0x30
 800447e:	2a09      	cmp	r2, #9
 8004480:	d903      	bls.n	800448a <_svfiprintf_r+0x1a6>
 8004482:	2b00      	cmp	r3, #0
 8004484:	d0c6      	beq.n	8004414 <_svfiprintf_r+0x130>
 8004486:	9105      	str	r1, [sp, #20]
 8004488:	e7c4      	b.n	8004414 <_svfiprintf_r+0x130>
 800448a:	fb0c 2101 	mla	r1, ip, r1, r2
 800448e:	4604      	mov	r4, r0
 8004490:	2301      	movs	r3, #1
 8004492:	e7f0      	b.n	8004476 <_svfiprintf_r+0x192>
 8004494:	ab03      	add	r3, sp, #12
 8004496:	9300      	str	r3, [sp, #0]
 8004498:	462a      	mov	r2, r5
 800449a:	4b0f      	ldr	r3, [pc, #60]	; (80044d8 <_svfiprintf_r+0x1f4>)
 800449c:	a904      	add	r1, sp, #16
 800449e:	4638      	mov	r0, r7
 80044a0:	f3af 8000 	nop.w
 80044a4:	1c42      	adds	r2, r0, #1
 80044a6:	4606      	mov	r6, r0
 80044a8:	d1d6      	bne.n	8004458 <_svfiprintf_r+0x174>
 80044aa:	89ab      	ldrh	r3, [r5, #12]
 80044ac:	065b      	lsls	r3, r3, #25
 80044ae:	f53f af2d 	bmi.w	800430c <_svfiprintf_r+0x28>
 80044b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044b4:	b01d      	add	sp, #116	; 0x74
 80044b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ba:	ab03      	add	r3, sp, #12
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	462a      	mov	r2, r5
 80044c0:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <_svfiprintf_r+0x1f4>)
 80044c2:	a904      	add	r1, sp, #16
 80044c4:	4638      	mov	r0, r7
 80044c6:	f000 f9bd 	bl	8004844 <_printf_i>
 80044ca:	e7eb      	b.n	80044a4 <_svfiprintf_r+0x1c0>
 80044cc:	08004e54 	.word	0x08004e54
 80044d0:	08004e5e 	.word	0x08004e5e
 80044d4:	00000000 	.word	0x00000000
 80044d8:	08004231 	.word	0x08004231
 80044dc:	08004e5a 	.word	0x08004e5a

080044e0 <__sfputc_r>:
 80044e0:	6893      	ldr	r3, [r2, #8]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	b410      	push	{r4}
 80044e8:	6093      	str	r3, [r2, #8]
 80044ea:	da08      	bge.n	80044fe <__sfputc_r+0x1e>
 80044ec:	6994      	ldr	r4, [r2, #24]
 80044ee:	42a3      	cmp	r3, r4
 80044f0:	db01      	blt.n	80044f6 <__sfputc_r+0x16>
 80044f2:	290a      	cmp	r1, #10
 80044f4:	d103      	bne.n	80044fe <__sfputc_r+0x1e>
 80044f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044fa:	f7ff bd06 	b.w	8003f0a <__swbuf_r>
 80044fe:	6813      	ldr	r3, [r2, #0]
 8004500:	1c58      	adds	r0, r3, #1
 8004502:	6010      	str	r0, [r2, #0]
 8004504:	7019      	strb	r1, [r3, #0]
 8004506:	4608      	mov	r0, r1
 8004508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800450c:	4770      	bx	lr

0800450e <__sfputs_r>:
 800450e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004510:	4606      	mov	r6, r0
 8004512:	460f      	mov	r7, r1
 8004514:	4614      	mov	r4, r2
 8004516:	18d5      	adds	r5, r2, r3
 8004518:	42ac      	cmp	r4, r5
 800451a:	d101      	bne.n	8004520 <__sfputs_r+0x12>
 800451c:	2000      	movs	r0, #0
 800451e:	e007      	b.n	8004530 <__sfputs_r+0x22>
 8004520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004524:	463a      	mov	r2, r7
 8004526:	4630      	mov	r0, r6
 8004528:	f7ff ffda 	bl	80044e0 <__sfputc_r>
 800452c:	1c43      	adds	r3, r0, #1
 800452e:	d1f3      	bne.n	8004518 <__sfputs_r+0xa>
 8004530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004534 <_vfiprintf_r>:
 8004534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004538:	460d      	mov	r5, r1
 800453a:	b09d      	sub	sp, #116	; 0x74
 800453c:	4614      	mov	r4, r2
 800453e:	4698      	mov	r8, r3
 8004540:	4606      	mov	r6, r0
 8004542:	b118      	cbz	r0, 800454c <_vfiprintf_r+0x18>
 8004544:	6a03      	ldr	r3, [r0, #32]
 8004546:	b90b      	cbnz	r3, 800454c <_vfiprintf_r+0x18>
 8004548:	f7ff fb2a 	bl	8003ba0 <__sinit>
 800454c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800454e:	07d9      	lsls	r1, r3, #31
 8004550:	d405      	bmi.n	800455e <_vfiprintf_r+0x2a>
 8004552:	89ab      	ldrh	r3, [r5, #12]
 8004554:	059a      	lsls	r2, r3, #22
 8004556:	d402      	bmi.n	800455e <_vfiprintf_r+0x2a>
 8004558:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800455a:	f7ff fe1a 	bl	8004192 <__retarget_lock_acquire_recursive>
 800455e:	89ab      	ldrh	r3, [r5, #12]
 8004560:	071b      	lsls	r3, r3, #28
 8004562:	d501      	bpl.n	8004568 <_vfiprintf_r+0x34>
 8004564:	692b      	ldr	r3, [r5, #16]
 8004566:	b99b      	cbnz	r3, 8004590 <_vfiprintf_r+0x5c>
 8004568:	4629      	mov	r1, r5
 800456a:	4630      	mov	r0, r6
 800456c:	f7ff fd0a 	bl	8003f84 <__swsetup_r>
 8004570:	b170      	cbz	r0, 8004590 <_vfiprintf_r+0x5c>
 8004572:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004574:	07dc      	lsls	r4, r3, #31
 8004576:	d504      	bpl.n	8004582 <_vfiprintf_r+0x4e>
 8004578:	f04f 30ff 	mov.w	r0, #4294967295
 800457c:	b01d      	add	sp, #116	; 0x74
 800457e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004582:	89ab      	ldrh	r3, [r5, #12]
 8004584:	0598      	lsls	r0, r3, #22
 8004586:	d4f7      	bmi.n	8004578 <_vfiprintf_r+0x44>
 8004588:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800458a:	f7ff fe03 	bl	8004194 <__retarget_lock_release_recursive>
 800458e:	e7f3      	b.n	8004578 <_vfiprintf_r+0x44>
 8004590:	2300      	movs	r3, #0
 8004592:	9309      	str	r3, [sp, #36]	; 0x24
 8004594:	2320      	movs	r3, #32
 8004596:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800459a:	f8cd 800c 	str.w	r8, [sp, #12]
 800459e:	2330      	movs	r3, #48	; 0x30
 80045a0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004754 <_vfiprintf_r+0x220>
 80045a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80045a8:	f04f 0901 	mov.w	r9, #1
 80045ac:	4623      	mov	r3, r4
 80045ae:	469a      	mov	sl, r3
 80045b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045b4:	b10a      	cbz	r2, 80045ba <_vfiprintf_r+0x86>
 80045b6:	2a25      	cmp	r2, #37	; 0x25
 80045b8:	d1f9      	bne.n	80045ae <_vfiprintf_r+0x7a>
 80045ba:	ebba 0b04 	subs.w	fp, sl, r4
 80045be:	d00b      	beq.n	80045d8 <_vfiprintf_r+0xa4>
 80045c0:	465b      	mov	r3, fp
 80045c2:	4622      	mov	r2, r4
 80045c4:	4629      	mov	r1, r5
 80045c6:	4630      	mov	r0, r6
 80045c8:	f7ff ffa1 	bl	800450e <__sfputs_r>
 80045cc:	3001      	adds	r0, #1
 80045ce:	f000 80a9 	beq.w	8004724 <_vfiprintf_r+0x1f0>
 80045d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045d4:	445a      	add	r2, fp
 80045d6:	9209      	str	r2, [sp, #36]	; 0x24
 80045d8:	f89a 3000 	ldrb.w	r3, [sl]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80a1 	beq.w	8004724 <_vfiprintf_r+0x1f0>
 80045e2:	2300      	movs	r3, #0
 80045e4:	f04f 32ff 	mov.w	r2, #4294967295
 80045e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045ec:	f10a 0a01 	add.w	sl, sl, #1
 80045f0:	9304      	str	r3, [sp, #16]
 80045f2:	9307      	str	r3, [sp, #28]
 80045f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045f8:	931a      	str	r3, [sp, #104]	; 0x68
 80045fa:	4654      	mov	r4, sl
 80045fc:	2205      	movs	r2, #5
 80045fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004602:	4854      	ldr	r0, [pc, #336]	; (8004754 <_vfiprintf_r+0x220>)
 8004604:	f7fb fdf4 	bl	80001f0 <memchr>
 8004608:	9a04      	ldr	r2, [sp, #16]
 800460a:	b9d8      	cbnz	r0, 8004644 <_vfiprintf_r+0x110>
 800460c:	06d1      	lsls	r1, r2, #27
 800460e:	bf44      	itt	mi
 8004610:	2320      	movmi	r3, #32
 8004612:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004616:	0713      	lsls	r3, r2, #28
 8004618:	bf44      	itt	mi
 800461a:	232b      	movmi	r3, #43	; 0x2b
 800461c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004620:	f89a 3000 	ldrb.w	r3, [sl]
 8004624:	2b2a      	cmp	r3, #42	; 0x2a
 8004626:	d015      	beq.n	8004654 <_vfiprintf_r+0x120>
 8004628:	9a07      	ldr	r2, [sp, #28]
 800462a:	4654      	mov	r4, sl
 800462c:	2000      	movs	r0, #0
 800462e:	f04f 0c0a 	mov.w	ip, #10
 8004632:	4621      	mov	r1, r4
 8004634:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004638:	3b30      	subs	r3, #48	; 0x30
 800463a:	2b09      	cmp	r3, #9
 800463c:	d94d      	bls.n	80046da <_vfiprintf_r+0x1a6>
 800463e:	b1b0      	cbz	r0, 800466e <_vfiprintf_r+0x13a>
 8004640:	9207      	str	r2, [sp, #28]
 8004642:	e014      	b.n	800466e <_vfiprintf_r+0x13a>
 8004644:	eba0 0308 	sub.w	r3, r0, r8
 8004648:	fa09 f303 	lsl.w	r3, r9, r3
 800464c:	4313      	orrs	r3, r2
 800464e:	9304      	str	r3, [sp, #16]
 8004650:	46a2      	mov	sl, r4
 8004652:	e7d2      	b.n	80045fa <_vfiprintf_r+0xc6>
 8004654:	9b03      	ldr	r3, [sp, #12]
 8004656:	1d19      	adds	r1, r3, #4
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	9103      	str	r1, [sp, #12]
 800465c:	2b00      	cmp	r3, #0
 800465e:	bfbb      	ittet	lt
 8004660:	425b      	neglt	r3, r3
 8004662:	f042 0202 	orrlt.w	r2, r2, #2
 8004666:	9307      	strge	r3, [sp, #28]
 8004668:	9307      	strlt	r3, [sp, #28]
 800466a:	bfb8      	it	lt
 800466c:	9204      	strlt	r2, [sp, #16]
 800466e:	7823      	ldrb	r3, [r4, #0]
 8004670:	2b2e      	cmp	r3, #46	; 0x2e
 8004672:	d10c      	bne.n	800468e <_vfiprintf_r+0x15a>
 8004674:	7863      	ldrb	r3, [r4, #1]
 8004676:	2b2a      	cmp	r3, #42	; 0x2a
 8004678:	d134      	bne.n	80046e4 <_vfiprintf_r+0x1b0>
 800467a:	9b03      	ldr	r3, [sp, #12]
 800467c:	1d1a      	adds	r2, r3, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	9203      	str	r2, [sp, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	bfb8      	it	lt
 8004686:	f04f 33ff 	movlt.w	r3, #4294967295
 800468a:	3402      	adds	r4, #2
 800468c:	9305      	str	r3, [sp, #20]
 800468e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004764 <_vfiprintf_r+0x230>
 8004692:	7821      	ldrb	r1, [r4, #0]
 8004694:	2203      	movs	r2, #3
 8004696:	4650      	mov	r0, sl
 8004698:	f7fb fdaa 	bl	80001f0 <memchr>
 800469c:	b138      	cbz	r0, 80046ae <_vfiprintf_r+0x17a>
 800469e:	9b04      	ldr	r3, [sp, #16]
 80046a0:	eba0 000a 	sub.w	r0, r0, sl
 80046a4:	2240      	movs	r2, #64	; 0x40
 80046a6:	4082      	lsls	r2, r0
 80046a8:	4313      	orrs	r3, r2
 80046aa:	3401      	adds	r4, #1
 80046ac:	9304      	str	r3, [sp, #16]
 80046ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046b2:	4829      	ldr	r0, [pc, #164]	; (8004758 <_vfiprintf_r+0x224>)
 80046b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046b8:	2206      	movs	r2, #6
 80046ba:	f7fb fd99 	bl	80001f0 <memchr>
 80046be:	2800      	cmp	r0, #0
 80046c0:	d03f      	beq.n	8004742 <_vfiprintf_r+0x20e>
 80046c2:	4b26      	ldr	r3, [pc, #152]	; (800475c <_vfiprintf_r+0x228>)
 80046c4:	bb1b      	cbnz	r3, 800470e <_vfiprintf_r+0x1da>
 80046c6:	9b03      	ldr	r3, [sp, #12]
 80046c8:	3307      	adds	r3, #7
 80046ca:	f023 0307 	bic.w	r3, r3, #7
 80046ce:	3308      	adds	r3, #8
 80046d0:	9303      	str	r3, [sp, #12]
 80046d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046d4:	443b      	add	r3, r7
 80046d6:	9309      	str	r3, [sp, #36]	; 0x24
 80046d8:	e768      	b.n	80045ac <_vfiprintf_r+0x78>
 80046da:	fb0c 3202 	mla	r2, ip, r2, r3
 80046de:	460c      	mov	r4, r1
 80046e0:	2001      	movs	r0, #1
 80046e2:	e7a6      	b.n	8004632 <_vfiprintf_r+0xfe>
 80046e4:	2300      	movs	r3, #0
 80046e6:	3401      	adds	r4, #1
 80046e8:	9305      	str	r3, [sp, #20]
 80046ea:	4619      	mov	r1, r3
 80046ec:	f04f 0c0a 	mov.w	ip, #10
 80046f0:	4620      	mov	r0, r4
 80046f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046f6:	3a30      	subs	r2, #48	; 0x30
 80046f8:	2a09      	cmp	r2, #9
 80046fa:	d903      	bls.n	8004704 <_vfiprintf_r+0x1d0>
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0c6      	beq.n	800468e <_vfiprintf_r+0x15a>
 8004700:	9105      	str	r1, [sp, #20]
 8004702:	e7c4      	b.n	800468e <_vfiprintf_r+0x15a>
 8004704:	fb0c 2101 	mla	r1, ip, r1, r2
 8004708:	4604      	mov	r4, r0
 800470a:	2301      	movs	r3, #1
 800470c:	e7f0      	b.n	80046f0 <_vfiprintf_r+0x1bc>
 800470e:	ab03      	add	r3, sp, #12
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	462a      	mov	r2, r5
 8004714:	4b12      	ldr	r3, [pc, #72]	; (8004760 <_vfiprintf_r+0x22c>)
 8004716:	a904      	add	r1, sp, #16
 8004718:	4630      	mov	r0, r6
 800471a:	f3af 8000 	nop.w
 800471e:	4607      	mov	r7, r0
 8004720:	1c78      	adds	r0, r7, #1
 8004722:	d1d6      	bne.n	80046d2 <_vfiprintf_r+0x19e>
 8004724:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004726:	07d9      	lsls	r1, r3, #31
 8004728:	d405      	bmi.n	8004736 <_vfiprintf_r+0x202>
 800472a:	89ab      	ldrh	r3, [r5, #12]
 800472c:	059a      	lsls	r2, r3, #22
 800472e:	d402      	bmi.n	8004736 <_vfiprintf_r+0x202>
 8004730:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004732:	f7ff fd2f 	bl	8004194 <__retarget_lock_release_recursive>
 8004736:	89ab      	ldrh	r3, [r5, #12]
 8004738:	065b      	lsls	r3, r3, #25
 800473a:	f53f af1d 	bmi.w	8004578 <_vfiprintf_r+0x44>
 800473e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004740:	e71c      	b.n	800457c <_vfiprintf_r+0x48>
 8004742:	ab03      	add	r3, sp, #12
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	462a      	mov	r2, r5
 8004748:	4b05      	ldr	r3, [pc, #20]	; (8004760 <_vfiprintf_r+0x22c>)
 800474a:	a904      	add	r1, sp, #16
 800474c:	4630      	mov	r0, r6
 800474e:	f000 f879 	bl	8004844 <_printf_i>
 8004752:	e7e4      	b.n	800471e <_vfiprintf_r+0x1ea>
 8004754:	08004e54 	.word	0x08004e54
 8004758:	08004e5e 	.word	0x08004e5e
 800475c:	00000000 	.word	0x00000000
 8004760:	0800450f 	.word	0x0800450f
 8004764:	08004e5a 	.word	0x08004e5a

08004768 <_printf_common>:
 8004768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800476c:	4616      	mov	r6, r2
 800476e:	4699      	mov	r9, r3
 8004770:	688a      	ldr	r2, [r1, #8]
 8004772:	690b      	ldr	r3, [r1, #16]
 8004774:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004778:	4293      	cmp	r3, r2
 800477a:	bfb8      	it	lt
 800477c:	4613      	movlt	r3, r2
 800477e:	6033      	str	r3, [r6, #0]
 8004780:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004784:	4607      	mov	r7, r0
 8004786:	460c      	mov	r4, r1
 8004788:	b10a      	cbz	r2, 800478e <_printf_common+0x26>
 800478a:	3301      	adds	r3, #1
 800478c:	6033      	str	r3, [r6, #0]
 800478e:	6823      	ldr	r3, [r4, #0]
 8004790:	0699      	lsls	r1, r3, #26
 8004792:	bf42      	ittt	mi
 8004794:	6833      	ldrmi	r3, [r6, #0]
 8004796:	3302      	addmi	r3, #2
 8004798:	6033      	strmi	r3, [r6, #0]
 800479a:	6825      	ldr	r5, [r4, #0]
 800479c:	f015 0506 	ands.w	r5, r5, #6
 80047a0:	d106      	bne.n	80047b0 <_printf_common+0x48>
 80047a2:	f104 0a19 	add.w	sl, r4, #25
 80047a6:	68e3      	ldr	r3, [r4, #12]
 80047a8:	6832      	ldr	r2, [r6, #0]
 80047aa:	1a9b      	subs	r3, r3, r2
 80047ac:	42ab      	cmp	r3, r5
 80047ae:	dc26      	bgt.n	80047fe <_printf_common+0x96>
 80047b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047b4:	1e13      	subs	r3, r2, #0
 80047b6:	6822      	ldr	r2, [r4, #0]
 80047b8:	bf18      	it	ne
 80047ba:	2301      	movne	r3, #1
 80047bc:	0692      	lsls	r2, r2, #26
 80047be:	d42b      	bmi.n	8004818 <_printf_common+0xb0>
 80047c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047c4:	4649      	mov	r1, r9
 80047c6:	4638      	mov	r0, r7
 80047c8:	47c0      	blx	r8
 80047ca:	3001      	adds	r0, #1
 80047cc:	d01e      	beq.n	800480c <_printf_common+0xa4>
 80047ce:	6823      	ldr	r3, [r4, #0]
 80047d0:	6922      	ldr	r2, [r4, #16]
 80047d2:	f003 0306 	and.w	r3, r3, #6
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	bf02      	ittt	eq
 80047da:	68e5      	ldreq	r5, [r4, #12]
 80047dc:	6833      	ldreq	r3, [r6, #0]
 80047de:	1aed      	subeq	r5, r5, r3
 80047e0:	68a3      	ldr	r3, [r4, #8]
 80047e2:	bf0c      	ite	eq
 80047e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047e8:	2500      	movne	r5, #0
 80047ea:	4293      	cmp	r3, r2
 80047ec:	bfc4      	itt	gt
 80047ee:	1a9b      	subgt	r3, r3, r2
 80047f0:	18ed      	addgt	r5, r5, r3
 80047f2:	2600      	movs	r6, #0
 80047f4:	341a      	adds	r4, #26
 80047f6:	42b5      	cmp	r5, r6
 80047f8:	d11a      	bne.n	8004830 <_printf_common+0xc8>
 80047fa:	2000      	movs	r0, #0
 80047fc:	e008      	b.n	8004810 <_printf_common+0xa8>
 80047fe:	2301      	movs	r3, #1
 8004800:	4652      	mov	r2, sl
 8004802:	4649      	mov	r1, r9
 8004804:	4638      	mov	r0, r7
 8004806:	47c0      	blx	r8
 8004808:	3001      	adds	r0, #1
 800480a:	d103      	bne.n	8004814 <_printf_common+0xac>
 800480c:	f04f 30ff 	mov.w	r0, #4294967295
 8004810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004814:	3501      	adds	r5, #1
 8004816:	e7c6      	b.n	80047a6 <_printf_common+0x3e>
 8004818:	18e1      	adds	r1, r4, r3
 800481a:	1c5a      	adds	r2, r3, #1
 800481c:	2030      	movs	r0, #48	; 0x30
 800481e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004822:	4422      	add	r2, r4
 8004824:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004828:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800482c:	3302      	adds	r3, #2
 800482e:	e7c7      	b.n	80047c0 <_printf_common+0x58>
 8004830:	2301      	movs	r3, #1
 8004832:	4622      	mov	r2, r4
 8004834:	4649      	mov	r1, r9
 8004836:	4638      	mov	r0, r7
 8004838:	47c0      	blx	r8
 800483a:	3001      	adds	r0, #1
 800483c:	d0e6      	beq.n	800480c <_printf_common+0xa4>
 800483e:	3601      	adds	r6, #1
 8004840:	e7d9      	b.n	80047f6 <_printf_common+0x8e>
	...

08004844 <_printf_i>:
 8004844:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004848:	7e0f      	ldrb	r7, [r1, #24]
 800484a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800484c:	2f78      	cmp	r7, #120	; 0x78
 800484e:	4691      	mov	r9, r2
 8004850:	4680      	mov	r8, r0
 8004852:	460c      	mov	r4, r1
 8004854:	469a      	mov	sl, r3
 8004856:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800485a:	d807      	bhi.n	800486c <_printf_i+0x28>
 800485c:	2f62      	cmp	r7, #98	; 0x62
 800485e:	d80a      	bhi.n	8004876 <_printf_i+0x32>
 8004860:	2f00      	cmp	r7, #0
 8004862:	f000 80d4 	beq.w	8004a0e <_printf_i+0x1ca>
 8004866:	2f58      	cmp	r7, #88	; 0x58
 8004868:	f000 80c0 	beq.w	80049ec <_printf_i+0x1a8>
 800486c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004870:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004874:	e03a      	b.n	80048ec <_printf_i+0xa8>
 8004876:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800487a:	2b15      	cmp	r3, #21
 800487c:	d8f6      	bhi.n	800486c <_printf_i+0x28>
 800487e:	a101      	add	r1, pc, #4	; (adr r1, 8004884 <_printf_i+0x40>)
 8004880:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004884:	080048dd 	.word	0x080048dd
 8004888:	080048f1 	.word	0x080048f1
 800488c:	0800486d 	.word	0x0800486d
 8004890:	0800486d 	.word	0x0800486d
 8004894:	0800486d 	.word	0x0800486d
 8004898:	0800486d 	.word	0x0800486d
 800489c:	080048f1 	.word	0x080048f1
 80048a0:	0800486d 	.word	0x0800486d
 80048a4:	0800486d 	.word	0x0800486d
 80048a8:	0800486d 	.word	0x0800486d
 80048ac:	0800486d 	.word	0x0800486d
 80048b0:	080049f5 	.word	0x080049f5
 80048b4:	0800491d 	.word	0x0800491d
 80048b8:	080049af 	.word	0x080049af
 80048bc:	0800486d 	.word	0x0800486d
 80048c0:	0800486d 	.word	0x0800486d
 80048c4:	08004a17 	.word	0x08004a17
 80048c8:	0800486d 	.word	0x0800486d
 80048cc:	0800491d 	.word	0x0800491d
 80048d0:	0800486d 	.word	0x0800486d
 80048d4:	0800486d 	.word	0x0800486d
 80048d8:	080049b7 	.word	0x080049b7
 80048dc:	682b      	ldr	r3, [r5, #0]
 80048de:	1d1a      	adds	r2, r3, #4
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	602a      	str	r2, [r5, #0]
 80048e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048ec:	2301      	movs	r3, #1
 80048ee:	e09f      	b.n	8004a30 <_printf_i+0x1ec>
 80048f0:	6820      	ldr	r0, [r4, #0]
 80048f2:	682b      	ldr	r3, [r5, #0]
 80048f4:	0607      	lsls	r7, r0, #24
 80048f6:	f103 0104 	add.w	r1, r3, #4
 80048fa:	6029      	str	r1, [r5, #0]
 80048fc:	d501      	bpl.n	8004902 <_printf_i+0xbe>
 80048fe:	681e      	ldr	r6, [r3, #0]
 8004900:	e003      	b.n	800490a <_printf_i+0xc6>
 8004902:	0646      	lsls	r6, r0, #25
 8004904:	d5fb      	bpl.n	80048fe <_printf_i+0xba>
 8004906:	f9b3 6000 	ldrsh.w	r6, [r3]
 800490a:	2e00      	cmp	r6, #0
 800490c:	da03      	bge.n	8004916 <_printf_i+0xd2>
 800490e:	232d      	movs	r3, #45	; 0x2d
 8004910:	4276      	negs	r6, r6
 8004912:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004916:	485a      	ldr	r0, [pc, #360]	; (8004a80 <_printf_i+0x23c>)
 8004918:	230a      	movs	r3, #10
 800491a:	e012      	b.n	8004942 <_printf_i+0xfe>
 800491c:	682b      	ldr	r3, [r5, #0]
 800491e:	6820      	ldr	r0, [r4, #0]
 8004920:	1d19      	adds	r1, r3, #4
 8004922:	6029      	str	r1, [r5, #0]
 8004924:	0605      	lsls	r5, r0, #24
 8004926:	d501      	bpl.n	800492c <_printf_i+0xe8>
 8004928:	681e      	ldr	r6, [r3, #0]
 800492a:	e002      	b.n	8004932 <_printf_i+0xee>
 800492c:	0641      	lsls	r1, r0, #25
 800492e:	d5fb      	bpl.n	8004928 <_printf_i+0xe4>
 8004930:	881e      	ldrh	r6, [r3, #0]
 8004932:	4853      	ldr	r0, [pc, #332]	; (8004a80 <_printf_i+0x23c>)
 8004934:	2f6f      	cmp	r7, #111	; 0x6f
 8004936:	bf0c      	ite	eq
 8004938:	2308      	moveq	r3, #8
 800493a:	230a      	movne	r3, #10
 800493c:	2100      	movs	r1, #0
 800493e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004942:	6865      	ldr	r5, [r4, #4]
 8004944:	60a5      	str	r5, [r4, #8]
 8004946:	2d00      	cmp	r5, #0
 8004948:	bfa2      	ittt	ge
 800494a:	6821      	ldrge	r1, [r4, #0]
 800494c:	f021 0104 	bicge.w	r1, r1, #4
 8004950:	6021      	strge	r1, [r4, #0]
 8004952:	b90e      	cbnz	r6, 8004958 <_printf_i+0x114>
 8004954:	2d00      	cmp	r5, #0
 8004956:	d04b      	beq.n	80049f0 <_printf_i+0x1ac>
 8004958:	4615      	mov	r5, r2
 800495a:	fbb6 f1f3 	udiv	r1, r6, r3
 800495e:	fb03 6711 	mls	r7, r3, r1, r6
 8004962:	5dc7      	ldrb	r7, [r0, r7]
 8004964:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004968:	4637      	mov	r7, r6
 800496a:	42bb      	cmp	r3, r7
 800496c:	460e      	mov	r6, r1
 800496e:	d9f4      	bls.n	800495a <_printf_i+0x116>
 8004970:	2b08      	cmp	r3, #8
 8004972:	d10b      	bne.n	800498c <_printf_i+0x148>
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	07de      	lsls	r6, r3, #31
 8004978:	d508      	bpl.n	800498c <_printf_i+0x148>
 800497a:	6923      	ldr	r3, [r4, #16]
 800497c:	6861      	ldr	r1, [r4, #4]
 800497e:	4299      	cmp	r1, r3
 8004980:	bfde      	ittt	le
 8004982:	2330      	movle	r3, #48	; 0x30
 8004984:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004988:	f105 35ff 	addle.w	r5, r5, #4294967295
 800498c:	1b52      	subs	r2, r2, r5
 800498e:	6122      	str	r2, [r4, #16]
 8004990:	f8cd a000 	str.w	sl, [sp]
 8004994:	464b      	mov	r3, r9
 8004996:	aa03      	add	r2, sp, #12
 8004998:	4621      	mov	r1, r4
 800499a:	4640      	mov	r0, r8
 800499c:	f7ff fee4 	bl	8004768 <_printf_common>
 80049a0:	3001      	adds	r0, #1
 80049a2:	d14a      	bne.n	8004a3a <_printf_i+0x1f6>
 80049a4:	f04f 30ff 	mov.w	r0, #4294967295
 80049a8:	b004      	add	sp, #16
 80049aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ae:	6823      	ldr	r3, [r4, #0]
 80049b0:	f043 0320 	orr.w	r3, r3, #32
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	4833      	ldr	r0, [pc, #204]	; (8004a84 <_printf_i+0x240>)
 80049b8:	2778      	movs	r7, #120	; 0x78
 80049ba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	6829      	ldr	r1, [r5, #0]
 80049c2:	061f      	lsls	r7, r3, #24
 80049c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80049c8:	d402      	bmi.n	80049d0 <_printf_i+0x18c>
 80049ca:	065f      	lsls	r7, r3, #25
 80049cc:	bf48      	it	mi
 80049ce:	b2b6      	uxthmi	r6, r6
 80049d0:	07df      	lsls	r7, r3, #31
 80049d2:	bf48      	it	mi
 80049d4:	f043 0320 	orrmi.w	r3, r3, #32
 80049d8:	6029      	str	r1, [r5, #0]
 80049da:	bf48      	it	mi
 80049dc:	6023      	strmi	r3, [r4, #0]
 80049de:	b91e      	cbnz	r6, 80049e8 <_printf_i+0x1a4>
 80049e0:	6823      	ldr	r3, [r4, #0]
 80049e2:	f023 0320 	bic.w	r3, r3, #32
 80049e6:	6023      	str	r3, [r4, #0]
 80049e8:	2310      	movs	r3, #16
 80049ea:	e7a7      	b.n	800493c <_printf_i+0xf8>
 80049ec:	4824      	ldr	r0, [pc, #144]	; (8004a80 <_printf_i+0x23c>)
 80049ee:	e7e4      	b.n	80049ba <_printf_i+0x176>
 80049f0:	4615      	mov	r5, r2
 80049f2:	e7bd      	b.n	8004970 <_printf_i+0x12c>
 80049f4:	682b      	ldr	r3, [r5, #0]
 80049f6:	6826      	ldr	r6, [r4, #0]
 80049f8:	6961      	ldr	r1, [r4, #20]
 80049fa:	1d18      	adds	r0, r3, #4
 80049fc:	6028      	str	r0, [r5, #0]
 80049fe:	0635      	lsls	r5, r6, #24
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	d501      	bpl.n	8004a08 <_printf_i+0x1c4>
 8004a04:	6019      	str	r1, [r3, #0]
 8004a06:	e002      	b.n	8004a0e <_printf_i+0x1ca>
 8004a08:	0670      	lsls	r0, r6, #25
 8004a0a:	d5fb      	bpl.n	8004a04 <_printf_i+0x1c0>
 8004a0c:	8019      	strh	r1, [r3, #0]
 8004a0e:	2300      	movs	r3, #0
 8004a10:	6123      	str	r3, [r4, #16]
 8004a12:	4615      	mov	r5, r2
 8004a14:	e7bc      	b.n	8004990 <_printf_i+0x14c>
 8004a16:	682b      	ldr	r3, [r5, #0]
 8004a18:	1d1a      	adds	r2, r3, #4
 8004a1a:	602a      	str	r2, [r5, #0]
 8004a1c:	681d      	ldr	r5, [r3, #0]
 8004a1e:	6862      	ldr	r2, [r4, #4]
 8004a20:	2100      	movs	r1, #0
 8004a22:	4628      	mov	r0, r5
 8004a24:	f7fb fbe4 	bl	80001f0 <memchr>
 8004a28:	b108      	cbz	r0, 8004a2e <_printf_i+0x1ea>
 8004a2a:	1b40      	subs	r0, r0, r5
 8004a2c:	6060      	str	r0, [r4, #4]
 8004a2e:	6863      	ldr	r3, [r4, #4]
 8004a30:	6123      	str	r3, [r4, #16]
 8004a32:	2300      	movs	r3, #0
 8004a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a38:	e7aa      	b.n	8004990 <_printf_i+0x14c>
 8004a3a:	6923      	ldr	r3, [r4, #16]
 8004a3c:	462a      	mov	r2, r5
 8004a3e:	4649      	mov	r1, r9
 8004a40:	4640      	mov	r0, r8
 8004a42:	47d0      	blx	sl
 8004a44:	3001      	adds	r0, #1
 8004a46:	d0ad      	beq.n	80049a4 <_printf_i+0x160>
 8004a48:	6823      	ldr	r3, [r4, #0]
 8004a4a:	079b      	lsls	r3, r3, #30
 8004a4c:	d413      	bmi.n	8004a76 <_printf_i+0x232>
 8004a4e:	68e0      	ldr	r0, [r4, #12]
 8004a50:	9b03      	ldr	r3, [sp, #12]
 8004a52:	4298      	cmp	r0, r3
 8004a54:	bfb8      	it	lt
 8004a56:	4618      	movlt	r0, r3
 8004a58:	e7a6      	b.n	80049a8 <_printf_i+0x164>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	4632      	mov	r2, r6
 8004a5e:	4649      	mov	r1, r9
 8004a60:	4640      	mov	r0, r8
 8004a62:	47d0      	blx	sl
 8004a64:	3001      	adds	r0, #1
 8004a66:	d09d      	beq.n	80049a4 <_printf_i+0x160>
 8004a68:	3501      	adds	r5, #1
 8004a6a:	68e3      	ldr	r3, [r4, #12]
 8004a6c:	9903      	ldr	r1, [sp, #12]
 8004a6e:	1a5b      	subs	r3, r3, r1
 8004a70:	42ab      	cmp	r3, r5
 8004a72:	dcf2      	bgt.n	8004a5a <_printf_i+0x216>
 8004a74:	e7eb      	b.n	8004a4e <_printf_i+0x20a>
 8004a76:	2500      	movs	r5, #0
 8004a78:	f104 0619 	add.w	r6, r4, #25
 8004a7c:	e7f5      	b.n	8004a6a <_printf_i+0x226>
 8004a7e:	bf00      	nop
 8004a80:	08004e65 	.word	0x08004e65
 8004a84:	08004e76 	.word	0x08004e76

08004a88 <__sflush_r>:
 8004a88:	898a      	ldrh	r2, [r1, #12]
 8004a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a8e:	4605      	mov	r5, r0
 8004a90:	0710      	lsls	r0, r2, #28
 8004a92:	460c      	mov	r4, r1
 8004a94:	d458      	bmi.n	8004b48 <__sflush_r+0xc0>
 8004a96:	684b      	ldr	r3, [r1, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	dc05      	bgt.n	8004aa8 <__sflush_r+0x20>
 8004a9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	dc02      	bgt.n	8004aa8 <__sflush_r+0x20>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004aaa:	2e00      	cmp	r6, #0
 8004aac:	d0f9      	beq.n	8004aa2 <__sflush_r+0x1a>
 8004aae:	2300      	movs	r3, #0
 8004ab0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004ab4:	682f      	ldr	r7, [r5, #0]
 8004ab6:	6a21      	ldr	r1, [r4, #32]
 8004ab8:	602b      	str	r3, [r5, #0]
 8004aba:	d032      	beq.n	8004b22 <__sflush_r+0x9a>
 8004abc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004abe:	89a3      	ldrh	r3, [r4, #12]
 8004ac0:	075a      	lsls	r2, r3, #29
 8004ac2:	d505      	bpl.n	8004ad0 <__sflush_r+0x48>
 8004ac4:	6863      	ldr	r3, [r4, #4]
 8004ac6:	1ac0      	subs	r0, r0, r3
 8004ac8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004aca:	b10b      	cbz	r3, 8004ad0 <__sflush_r+0x48>
 8004acc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ace:	1ac0      	subs	r0, r0, r3
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ad6:	6a21      	ldr	r1, [r4, #32]
 8004ad8:	4628      	mov	r0, r5
 8004ada:	47b0      	blx	r6
 8004adc:	1c43      	adds	r3, r0, #1
 8004ade:	89a3      	ldrh	r3, [r4, #12]
 8004ae0:	d106      	bne.n	8004af0 <__sflush_r+0x68>
 8004ae2:	6829      	ldr	r1, [r5, #0]
 8004ae4:	291d      	cmp	r1, #29
 8004ae6:	d82b      	bhi.n	8004b40 <__sflush_r+0xb8>
 8004ae8:	4a29      	ldr	r2, [pc, #164]	; (8004b90 <__sflush_r+0x108>)
 8004aea:	410a      	asrs	r2, r1
 8004aec:	07d6      	lsls	r6, r2, #31
 8004aee:	d427      	bmi.n	8004b40 <__sflush_r+0xb8>
 8004af0:	2200      	movs	r2, #0
 8004af2:	6062      	str	r2, [r4, #4]
 8004af4:	04d9      	lsls	r1, r3, #19
 8004af6:	6922      	ldr	r2, [r4, #16]
 8004af8:	6022      	str	r2, [r4, #0]
 8004afa:	d504      	bpl.n	8004b06 <__sflush_r+0x7e>
 8004afc:	1c42      	adds	r2, r0, #1
 8004afe:	d101      	bne.n	8004b04 <__sflush_r+0x7c>
 8004b00:	682b      	ldr	r3, [r5, #0]
 8004b02:	b903      	cbnz	r3, 8004b06 <__sflush_r+0x7e>
 8004b04:	6560      	str	r0, [r4, #84]	; 0x54
 8004b06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b08:	602f      	str	r7, [r5, #0]
 8004b0a:	2900      	cmp	r1, #0
 8004b0c:	d0c9      	beq.n	8004aa2 <__sflush_r+0x1a>
 8004b0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b12:	4299      	cmp	r1, r3
 8004b14:	d002      	beq.n	8004b1c <__sflush_r+0x94>
 8004b16:	4628      	mov	r0, r5
 8004b18:	f7ff fb3e 	bl	8004198 <_free_r>
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	6360      	str	r0, [r4, #52]	; 0x34
 8004b20:	e7c0      	b.n	8004aa4 <__sflush_r+0x1c>
 8004b22:	2301      	movs	r3, #1
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b0      	blx	r6
 8004b28:	1c41      	adds	r1, r0, #1
 8004b2a:	d1c8      	bne.n	8004abe <__sflush_r+0x36>
 8004b2c:	682b      	ldr	r3, [r5, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d0c5      	beq.n	8004abe <__sflush_r+0x36>
 8004b32:	2b1d      	cmp	r3, #29
 8004b34:	d001      	beq.n	8004b3a <__sflush_r+0xb2>
 8004b36:	2b16      	cmp	r3, #22
 8004b38:	d101      	bne.n	8004b3e <__sflush_r+0xb6>
 8004b3a:	602f      	str	r7, [r5, #0]
 8004b3c:	e7b1      	b.n	8004aa2 <__sflush_r+0x1a>
 8004b3e:	89a3      	ldrh	r3, [r4, #12]
 8004b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b44:	81a3      	strh	r3, [r4, #12]
 8004b46:	e7ad      	b.n	8004aa4 <__sflush_r+0x1c>
 8004b48:	690f      	ldr	r7, [r1, #16]
 8004b4a:	2f00      	cmp	r7, #0
 8004b4c:	d0a9      	beq.n	8004aa2 <__sflush_r+0x1a>
 8004b4e:	0793      	lsls	r3, r2, #30
 8004b50:	680e      	ldr	r6, [r1, #0]
 8004b52:	bf08      	it	eq
 8004b54:	694b      	ldreq	r3, [r1, #20]
 8004b56:	600f      	str	r7, [r1, #0]
 8004b58:	bf18      	it	ne
 8004b5a:	2300      	movne	r3, #0
 8004b5c:	eba6 0807 	sub.w	r8, r6, r7
 8004b60:	608b      	str	r3, [r1, #8]
 8004b62:	f1b8 0f00 	cmp.w	r8, #0
 8004b66:	dd9c      	ble.n	8004aa2 <__sflush_r+0x1a>
 8004b68:	6a21      	ldr	r1, [r4, #32]
 8004b6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004b6c:	4643      	mov	r3, r8
 8004b6e:	463a      	mov	r2, r7
 8004b70:	4628      	mov	r0, r5
 8004b72:	47b0      	blx	r6
 8004b74:	2800      	cmp	r0, #0
 8004b76:	dc06      	bgt.n	8004b86 <__sflush_r+0xfe>
 8004b78:	89a3      	ldrh	r3, [r4, #12]
 8004b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b7e:	81a3      	strh	r3, [r4, #12]
 8004b80:	f04f 30ff 	mov.w	r0, #4294967295
 8004b84:	e78e      	b.n	8004aa4 <__sflush_r+0x1c>
 8004b86:	4407      	add	r7, r0
 8004b88:	eba8 0800 	sub.w	r8, r8, r0
 8004b8c:	e7e9      	b.n	8004b62 <__sflush_r+0xda>
 8004b8e:	bf00      	nop
 8004b90:	dfbffffe 	.word	0xdfbffffe

08004b94 <_fflush_r>:
 8004b94:	b538      	push	{r3, r4, r5, lr}
 8004b96:	690b      	ldr	r3, [r1, #16]
 8004b98:	4605      	mov	r5, r0
 8004b9a:	460c      	mov	r4, r1
 8004b9c:	b913      	cbnz	r3, 8004ba4 <_fflush_r+0x10>
 8004b9e:	2500      	movs	r5, #0
 8004ba0:	4628      	mov	r0, r5
 8004ba2:	bd38      	pop	{r3, r4, r5, pc}
 8004ba4:	b118      	cbz	r0, 8004bae <_fflush_r+0x1a>
 8004ba6:	6a03      	ldr	r3, [r0, #32]
 8004ba8:	b90b      	cbnz	r3, 8004bae <_fflush_r+0x1a>
 8004baa:	f7fe fff9 	bl	8003ba0 <__sinit>
 8004bae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d0f3      	beq.n	8004b9e <_fflush_r+0xa>
 8004bb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004bb8:	07d0      	lsls	r0, r2, #31
 8004bba:	d404      	bmi.n	8004bc6 <_fflush_r+0x32>
 8004bbc:	0599      	lsls	r1, r3, #22
 8004bbe:	d402      	bmi.n	8004bc6 <_fflush_r+0x32>
 8004bc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004bc2:	f7ff fae6 	bl	8004192 <__retarget_lock_acquire_recursive>
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	4621      	mov	r1, r4
 8004bca:	f7ff ff5d 	bl	8004a88 <__sflush_r>
 8004bce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004bd0:	07da      	lsls	r2, r3, #31
 8004bd2:	4605      	mov	r5, r0
 8004bd4:	d4e4      	bmi.n	8004ba0 <_fflush_r+0xc>
 8004bd6:	89a3      	ldrh	r3, [r4, #12]
 8004bd8:	059b      	lsls	r3, r3, #22
 8004bda:	d4e1      	bmi.n	8004ba0 <_fflush_r+0xc>
 8004bdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004bde:	f7ff fad9 	bl	8004194 <__retarget_lock_release_recursive>
 8004be2:	e7dd      	b.n	8004ba0 <_fflush_r+0xc>

08004be4 <__swhatbuf_r>:
 8004be4:	b570      	push	{r4, r5, r6, lr}
 8004be6:	460c      	mov	r4, r1
 8004be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bec:	2900      	cmp	r1, #0
 8004bee:	b096      	sub	sp, #88	; 0x58
 8004bf0:	4615      	mov	r5, r2
 8004bf2:	461e      	mov	r6, r3
 8004bf4:	da0d      	bge.n	8004c12 <__swhatbuf_r+0x2e>
 8004bf6:	89a3      	ldrh	r3, [r4, #12]
 8004bf8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004bfc:	f04f 0100 	mov.w	r1, #0
 8004c00:	bf0c      	ite	eq
 8004c02:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004c06:	2340      	movne	r3, #64	; 0x40
 8004c08:	2000      	movs	r0, #0
 8004c0a:	6031      	str	r1, [r6, #0]
 8004c0c:	602b      	str	r3, [r5, #0]
 8004c0e:	b016      	add	sp, #88	; 0x58
 8004c10:	bd70      	pop	{r4, r5, r6, pc}
 8004c12:	466a      	mov	r2, sp
 8004c14:	f000 f862 	bl	8004cdc <_fstat_r>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	dbec      	blt.n	8004bf6 <__swhatbuf_r+0x12>
 8004c1c:	9901      	ldr	r1, [sp, #4]
 8004c1e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004c22:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004c26:	4259      	negs	r1, r3
 8004c28:	4159      	adcs	r1, r3
 8004c2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c2e:	e7eb      	b.n	8004c08 <__swhatbuf_r+0x24>

08004c30 <__smakebuf_r>:
 8004c30:	898b      	ldrh	r3, [r1, #12]
 8004c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004c34:	079d      	lsls	r5, r3, #30
 8004c36:	4606      	mov	r6, r0
 8004c38:	460c      	mov	r4, r1
 8004c3a:	d507      	bpl.n	8004c4c <__smakebuf_r+0x1c>
 8004c3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	6123      	str	r3, [r4, #16]
 8004c44:	2301      	movs	r3, #1
 8004c46:	6163      	str	r3, [r4, #20]
 8004c48:	b002      	add	sp, #8
 8004c4a:	bd70      	pop	{r4, r5, r6, pc}
 8004c4c:	ab01      	add	r3, sp, #4
 8004c4e:	466a      	mov	r2, sp
 8004c50:	f7ff ffc8 	bl	8004be4 <__swhatbuf_r>
 8004c54:	9900      	ldr	r1, [sp, #0]
 8004c56:	4605      	mov	r5, r0
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f7fe fe89 	bl	8003970 <_malloc_r>
 8004c5e:	b948      	cbnz	r0, 8004c74 <__smakebuf_r+0x44>
 8004c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c64:	059a      	lsls	r2, r3, #22
 8004c66:	d4ef      	bmi.n	8004c48 <__smakebuf_r+0x18>
 8004c68:	f023 0303 	bic.w	r3, r3, #3
 8004c6c:	f043 0302 	orr.w	r3, r3, #2
 8004c70:	81a3      	strh	r3, [r4, #12]
 8004c72:	e7e3      	b.n	8004c3c <__smakebuf_r+0xc>
 8004c74:	89a3      	ldrh	r3, [r4, #12]
 8004c76:	6020      	str	r0, [r4, #0]
 8004c78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c7c:	81a3      	strh	r3, [r4, #12]
 8004c7e:	9b00      	ldr	r3, [sp, #0]
 8004c80:	6163      	str	r3, [r4, #20]
 8004c82:	9b01      	ldr	r3, [sp, #4]
 8004c84:	6120      	str	r0, [r4, #16]
 8004c86:	b15b      	cbz	r3, 8004ca0 <__smakebuf_r+0x70>
 8004c88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c8c:	4630      	mov	r0, r6
 8004c8e:	f000 f837 	bl	8004d00 <_isatty_r>
 8004c92:	b128      	cbz	r0, 8004ca0 <__smakebuf_r+0x70>
 8004c94:	89a3      	ldrh	r3, [r4, #12]
 8004c96:	f023 0303 	bic.w	r3, r3, #3
 8004c9a:	f043 0301 	orr.w	r3, r3, #1
 8004c9e:	81a3      	strh	r3, [r4, #12]
 8004ca0:	89a3      	ldrh	r3, [r4, #12]
 8004ca2:	431d      	orrs	r5, r3
 8004ca4:	81a5      	strh	r5, [r4, #12]
 8004ca6:	e7cf      	b.n	8004c48 <__smakebuf_r+0x18>

08004ca8 <memmove>:
 8004ca8:	4288      	cmp	r0, r1
 8004caa:	b510      	push	{r4, lr}
 8004cac:	eb01 0402 	add.w	r4, r1, r2
 8004cb0:	d902      	bls.n	8004cb8 <memmove+0x10>
 8004cb2:	4284      	cmp	r4, r0
 8004cb4:	4623      	mov	r3, r4
 8004cb6:	d807      	bhi.n	8004cc8 <memmove+0x20>
 8004cb8:	1e43      	subs	r3, r0, #1
 8004cba:	42a1      	cmp	r1, r4
 8004cbc:	d008      	beq.n	8004cd0 <memmove+0x28>
 8004cbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004cc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004cc6:	e7f8      	b.n	8004cba <memmove+0x12>
 8004cc8:	4402      	add	r2, r0
 8004cca:	4601      	mov	r1, r0
 8004ccc:	428a      	cmp	r2, r1
 8004cce:	d100      	bne.n	8004cd2 <memmove+0x2a>
 8004cd0:	bd10      	pop	{r4, pc}
 8004cd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004cda:	e7f7      	b.n	8004ccc <memmove+0x24>

08004cdc <_fstat_r>:
 8004cdc:	b538      	push	{r3, r4, r5, lr}
 8004cde:	4d07      	ldr	r5, [pc, #28]	; (8004cfc <_fstat_r+0x20>)
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	602b      	str	r3, [r5, #0]
 8004cea:	f7fc f942 	bl	8000f72 <_fstat>
 8004cee:	1c43      	adds	r3, r0, #1
 8004cf0:	d102      	bne.n	8004cf8 <_fstat_r+0x1c>
 8004cf2:	682b      	ldr	r3, [r5, #0]
 8004cf4:	b103      	cbz	r3, 8004cf8 <_fstat_r+0x1c>
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	bd38      	pop	{r3, r4, r5, pc}
 8004cfa:	bf00      	nop
 8004cfc:	200003f4 	.word	0x200003f4

08004d00 <_isatty_r>:
 8004d00:	b538      	push	{r3, r4, r5, lr}
 8004d02:	4d06      	ldr	r5, [pc, #24]	; (8004d1c <_isatty_r+0x1c>)
 8004d04:	2300      	movs	r3, #0
 8004d06:	4604      	mov	r4, r0
 8004d08:	4608      	mov	r0, r1
 8004d0a:	602b      	str	r3, [r5, #0]
 8004d0c:	f7fc f941 	bl	8000f92 <_isatty>
 8004d10:	1c43      	adds	r3, r0, #1
 8004d12:	d102      	bne.n	8004d1a <_isatty_r+0x1a>
 8004d14:	682b      	ldr	r3, [r5, #0]
 8004d16:	b103      	cbz	r3, 8004d1a <_isatty_r+0x1a>
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
 8004d1c:	200003f4 	.word	0x200003f4

08004d20 <memcpy>:
 8004d20:	440a      	add	r2, r1
 8004d22:	4291      	cmp	r1, r2
 8004d24:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d28:	d100      	bne.n	8004d2c <memcpy+0xc>
 8004d2a:	4770      	bx	lr
 8004d2c:	b510      	push	{r4, lr}
 8004d2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d36:	4291      	cmp	r1, r2
 8004d38:	d1f9      	bne.n	8004d2e <memcpy+0xe>
 8004d3a:	bd10      	pop	{r4, pc}

08004d3c <_realloc_r>:
 8004d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d40:	4680      	mov	r8, r0
 8004d42:	4614      	mov	r4, r2
 8004d44:	460e      	mov	r6, r1
 8004d46:	b921      	cbnz	r1, 8004d52 <_realloc_r+0x16>
 8004d48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d4c:	4611      	mov	r1, r2
 8004d4e:	f7fe be0f 	b.w	8003970 <_malloc_r>
 8004d52:	b92a      	cbnz	r2, 8004d60 <_realloc_r+0x24>
 8004d54:	f7ff fa20 	bl	8004198 <_free_r>
 8004d58:	4625      	mov	r5, r4
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d60:	f000 f81b 	bl	8004d9a <_malloc_usable_size_r>
 8004d64:	4284      	cmp	r4, r0
 8004d66:	4607      	mov	r7, r0
 8004d68:	d802      	bhi.n	8004d70 <_realloc_r+0x34>
 8004d6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004d6e:	d812      	bhi.n	8004d96 <_realloc_r+0x5a>
 8004d70:	4621      	mov	r1, r4
 8004d72:	4640      	mov	r0, r8
 8004d74:	f7fe fdfc 	bl	8003970 <_malloc_r>
 8004d78:	4605      	mov	r5, r0
 8004d7a:	2800      	cmp	r0, #0
 8004d7c:	d0ed      	beq.n	8004d5a <_realloc_r+0x1e>
 8004d7e:	42bc      	cmp	r4, r7
 8004d80:	4622      	mov	r2, r4
 8004d82:	4631      	mov	r1, r6
 8004d84:	bf28      	it	cs
 8004d86:	463a      	movcs	r2, r7
 8004d88:	f7ff ffca 	bl	8004d20 <memcpy>
 8004d8c:	4631      	mov	r1, r6
 8004d8e:	4640      	mov	r0, r8
 8004d90:	f7ff fa02 	bl	8004198 <_free_r>
 8004d94:	e7e1      	b.n	8004d5a <_realloc_r+0x1e>
 8004d96:	4635      	mov	r5, r6
 8004d98:	e7df      	b.n	8004d5a <_realloc_r+0x1e>

08004d9a <_malloc_usable_size_r>:
 8004d9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d9e:	1f18      	subs	r0, r3, #4
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	bfbc      	itt	lt
 8004da4:	580b      	ldrlt	r3, [r1, r0]
 8004da6:	18c0      	addlt	r0, r0, r3
 8004da8:	4770      	bx	lr
	...

08004dac <_init>:
 8004dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dae:	bf00      	nop
 8004db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004db2:	bc08      	pop	{r3}
 8004db4:	469e      	mov	lr, r3
 8004db6:	4770      	bx	lr

08004db8 <_fini>:
 8004db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dba:	bf00      	nop
 8004dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dbe:	bc08      	pop	{r3}
 8004dc0:	469e      	mov	lr, r3
 8004dc2:	4770      	bx	lr
