{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 12:55:55 2019 " "Info: Processing started: Wed Oct 16 12:55:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst17\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regDST:inst15\|regDSTOut\[4\] register Banco_reg:inst6\|Reg23\[0\] 61.96 MHz 16.14 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.96 MHz between source register \"regDST:inst15\|regDSTOut\[4\]\" and destination register \"Banco_reg:inst6\|Reg23\[0\]\" (period= 16.14 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.476 ns + Longest register register " "Info: + Longest register to register delay is 3.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regDST:inst15\|regDSTOut\[4\] 1 REG LCCOMB_X29_Y25_N8 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 35; REG Node = 'regDST:inst15\|regDSTOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.378 ns) 1.316 ns Banco_reg:inst6\|Mux64~7 2 COMB LCCOMB_X28_Y25_N8 22 " "Info: 2: + IC(0.938 ns) + CELL(0.378 ns) = 1.316 ns; Loc. = LCCOMB_X28_Y25_N8; Fanout = 22; COMB Node = 'Banco_reg:inst6\|Mux64~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.316 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~7 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.746 ns) 3.476 ns Banco_reg:inst6\|Reg23\[0\] 3 REG LCFF_X28_Y21_N15 2 " "Info: 3: + IC(1.414 ns) + CELL(0.746 ns) = 3.476 ns; Loc. = LCFF_X28_Y21_N15; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg23\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.160 ns" { Banco_reg:inst6|Mux64~7 Banco_reg:inst6|Reg23[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 32.34 % ) " "Info: Total cell delay = 1.124 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.352 ns ( 67.66 % ) " "Info: Total interconnect delay = 2.352 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.476 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~7 Banco_reg:inst6|Reg23[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.476 ns" { regDST:inst15|regDSTOut[4] {} Banco_reg:inst6|Mux64~7 {} Banco_reg:inst6|Reg23[0] {} } { 0.000ns 0.938ns 1.414ns } { 0.000ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.504 ns - Smallest " "Info: - Smallest clock skew is -4.504 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.634 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1379 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1379; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.618 ns) 2.634 ns Banco_reg:inst6\|Reg23\[0\] 3 REG LCFF_X28_Y21_N15 2 " "Info: 3: + IC(0.829 ns) + CELL(0.618 ns) = 2.634 ns; Loc. = LCFF_X28_Y21_N15; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg23\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.447 ns" { clk~clkctrl Banco_reg:inst6|Reg23[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.50 % ) " "Info: Total cell delay = 1.462 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 44.50 % ) " "Info: Total interconnect delay = 1.172 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.634 ns" { clk clk~clkctrl Banco_reg:inst6|Reg23[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.634 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg23[0] {} } { 0.000ns 0.000ns 0.343ns 0.829ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.138 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.712 ns) 3.046 ns unidadeControle:inst17\|muxregdst\[1\] 2 REG LCFF_X25_Y18_N29 1064 " "Info: 2: + IC(1.490 ns) + CELL(0.712 ns) = 3.046 ns; Loc. = LCFF_X25_Y18_N29; Fanout = 1064; REG Node = 'unidadeControle:inst17\|muxregdst\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.202 ns" { clk unidadeControle:inst17|muxregdst[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.272 ns) 4.229 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X29_Y20_N12 1 " "Info: 3: + IC(0.911 ns) + CELL(0.272 ns) = 4.229 ns; Loc. = LCCOMB_X29_Y20_N12; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 6.027 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G0 5 " "Info: 4: + IC(1.798 ns) + CELL(0.000 ns) = 6.027 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.798 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.053 ns) 7.138 ns regDST:inst15\|regDSTOut\[4\] 5 REG LCCOMB_X29_Y25_N8 35 " "Info: 5: + IC(1.058 ns) + CELL(0.053 ns) = 7.138 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 35; REG Node = 'regDST:inst15\|regDSTOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.111 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 26.35 % ) " "Info: Total cell delay = 1.881 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.257 ns ( 73.65 % ) " "Info: Total interconnect delay = 5.257 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.138 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.138 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.490ns 0.911ns 1.798ns 1.058ns } { 0.000ns 0.844ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.634 ns" { clk clk~clkctrl Banco_reg:inst6|Reg23[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.634 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg23[0] {} } { 0.000ns 0.000ns 0.343ns 0.829ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.138 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.138 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.490ns 0.911ns 1.798ns 1.058ns } { 0.000ns 0.844ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.476 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~7 Banco_reg:inst6|Reg23[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.476 ns" { regDST:inst15|regDSTOut[4] {} Banco_reg:inst6|Mux64~7 {} Banco_reg:inst6|Reg23[0] {} } { 0.000ns 0.938ns 1.414ns } { 0.000ns 0.378ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.634 ns" { clk clk~clkctrl Banco_reg:inst6|Reg23[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.634 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg23[0] {} } { 0.000ns 0.000ns 0.343ns 0.829ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.138 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.138 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.490ns 0.911ns 1.798ns 1.058ns } { 0.000ns 0.844ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instr_Reg:inst4\|Instr25_21\[0\] regDST:inst15\|regDSTOut\[0\] clk 2.874 ns " "Info: Found hold time violation between source  pin or register \"Instr_Reg:inst4\|Instr25_21\[0\]\" and destination pin or register \"regDST:inst15\|regDSTOut\[0\]\" for clock \"clk\" (Hold time is 2.874 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.514 ns + Largest " "Info: + Largest clock skew is 4.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.139 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.712 ns) 3.046 ns unidadeControle:inst17\|muxregdst\[1\] 2 REG LCFF_X25_Y18_N29 1064 " "Info: 2: + IC(1.490 ns) + CELL(0.712 ns) = 3.046 ns; Loc. = LCFF_X25_Y18_N29; Fanout = 1064; REG Node = 'unidadeControle:inst17\|muxregdst\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.202 ns" { clk unidadeControle:inst17|muxregdst[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.272 ns) 4.229 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X29_Y20_N12 1 " "Info: 3: + IC(0.911 ns) + CELL(0.272 ns) = 4.229 ns; Loc. = LCCOMB_X29_Y20_N12; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 6.027 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G0 5 " "Info: 4: + IC(1.798 ns) + CELL(0.000 ns) = 6.027 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.798 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.053 ns) 7.139 ns regDST:inst15\|regDSTOut\[0\] 5 REG LCCOMB_X29_Y25_N28 35 " "Info: 5: + IC(1.059 ns) + CELL(0.053 ns) = 7.139 ns; Loc. = LCCOMB_X29_Y25_N28; Fanout = 35; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 26.35 % ) " "Info: Total cell delay = 1.881 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.258 ns ( 73.65 % ) " "Info: Total interconnect delay = 5.258 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.139 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.139 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.490ns 0.911ns 1.798ns 1.059ns } { 0.000ns 0.844ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.625 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1379 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1379; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.618 ns) 2.625 ns Instr_Reg:inst4\|Instr25_21\[0\] 3 REG LCFF_X35_Y21_N17 34 " "Info: 3: + IC(0.820 ns) + CELL(0.618 ns) = 2.625 ns; Loc. = LCFF_X35_Y21_N17; Fanout = 34; REG Node = 'Instr_Reg:inst4\|Instr25_21\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.438 ns" { clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.70 % ) " "Info: Total cell delay = 1.462 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 44.30 % ) " "Info: Total interconnect delay = 1.163 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 0.820ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.139 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.139 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.490ns 0.911ns 1.798ns 1.059ns } { 0.000ns 0.844ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 0.820ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.546 ns - Shortest register register " "Info: - Shortest register to register delay is 1.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst4\|Instr25_21\[0\] 1 REG LCFF_X35_Y21_N17 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y21_N17; Fanout = 34; REG Node = 'Instr_Reg:inst4\|Instr25_21\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns regDST:inst15\|Mux0~0 2 COMB LCCOMB_X35_Y21_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 1; COMB Node = 'regDST:inst15\|Mux0~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.228 ns) 1.546 ns regDST:inst15\|regDSTOut\[0\] 3 REG LCCOMB_X29_Y25_N28 35 " "Info: 3: + IC(1.077 ns) + CELL(0.228 ns) = 1.546 ns; Loc. = LCCOMB_X29_Y25_N28; Fanout = 35; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.305 ns" { regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.469 ns ( 30.34 % ) " "Info: Total cell delay = 0.469 ns ( 30.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 69.66 % ) " "Info: Total interconnect delay = 1.077 ns ( 69.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.546 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.546 ns" { Instr_Reg:inst4|Instr25_21[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.241ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.139 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.139 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.490ns 0.911ns 1.798ns 1.059ns } { 0.000ns 0.844ns 0.712ns 0.272ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 0.820ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.546 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.546 ns" { Instr_Reg:inst4|Instr25_21[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.241ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "unidadeControle:inst17\|functOut\[4\] reset clk 5.295 ns register " "Info: tsu for register \"unidadeControle:inst17\|functOut\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.295 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.841 ns + Longest pin register " "Info: + Longest pin to register delay is 7.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_N25 37 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N25; Fanout = 37; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.666 ns) + CELL(0.225 ns) 5.755 ns unidadeControle:inst17\|functOut\[4\]~1 2 COMB LCCOMB_X28_Y17_N10 2 " "Info: 2: + IC(4.666 ns) + CELL(0.225 ns) = 5.755 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 2; COMB Node = 'unidadeControle:inst17\|functOut\[4\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.891 ns" { reset unidadeControle:inst17|functOut[4]~1 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.272 ns) 6.883 ns unidadeControle:inst17\|functOut\[4\]~4 3 COMB LCCOMB_X26_Y19_N12 3 " "Info: 3: + IC(0.856 ns) + CELL(0.272 ns) = 6.883 ns; Loc. = LCCOMB_X26_Y19_N12; Fanout = 3; COMB Node = 'unidadeControle:inst17\|functOut\[4\]~4'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.128 ns" { unidadeControle:inst17|functOut[4]~1 unidadeControle:inst17|functOut[4]~4 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.746 ns) 7.841 ns unidadeControle:inst17\|functOut\[4\] 4 REG LCFF_X26_Y19_N23 1 " "Info: 4: + IC(0.212 ns) + CELL(0.746 ns) = 7.841 ns; Loc. = LCFF_X26_Y19_N23; Fanout = 1; REG Node = 'unidadeControle:inst17\|functOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.958 ns" { unidadeControle:inst17|functOut[4]~4 unidadeControle:inst17|functOut[4] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 26.87 % ) " "Info: Total cell delay = 2.107 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.734 ns ( 73.13 % ) " "Info: Total interconnect delay = 5.734 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.841 ns" { reset unidadeControle:inst17|functOut[4]~1 unidadeControle:inst17|functOut[4]~4 unidadeControle:inst17|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.841 ns" { reset {} reset~combout {} unidadeControle:inst17|functOut[4]~1 {} unidadeControle:inst17|functOut[4]~4 {} unidadeControle:inst17|functOut[4] {} } { 0.000ns 0.000ns 4.666ns 0.856ns 0.212ns } { 0.000ns 0.864ns 0.225ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.636 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1379 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1379; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.618 ns) 2.636 ns unidadeControle:inst17\|functOut\[4\] 3 REG LCFF_X26_Y19_N23 1 " "Info: 3: + IC(0.831 ns) + CELL(0.618 ns) = 2.636 ns; Loc. = LCFF_X26_Y19_N23; Fanout = 1; REG Node = 'unidadeControle:inst17\|functOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl unidadeControle:inst17|functOut[4] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.46 % ) " "Info: Total cell delay = 1.462 ns ( 55.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 44.54 % ) " "Info: Total interconnect delay = 1.174 ns ( 44.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { clk clk~clkctrl unidadeControle:inst17|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|functOut[4] {} } { 0.000ns 0.000ns 0.343ns 0.831ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.841 ns" { reset unidadeControle:inst17|functOut[4]~1 unidadeControle:inst17|functOut[4]~4 unidadeControle:inst17|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.841 ns" { reset {} reset~combout {} unidadeControle:inst17|functOut[4]~1 {} unidadeControle:inst17|functOut[4]~4 {} unidadeControle:inst17|functOut[4] {} } { 0.000ns 0.000ns 4.666ns 0.856ns 0.212ns } { 0.000ns 0.864ns 0.225ns 0.272ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { clk clk~clkctrl unidadeControle:inst17|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|functOut[4] {} } { 0.000ns 0.000ns 0.343ns 0.831ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluresult\[31\] Registrador:PC\|Saida\[3\] 16.146 ns register " "Info: tco from clock \"clk\" to destination pin \"aluresult\[31\]\" through register \"Registrador:PC\|Saida\[3\]\" is 16.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.615 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1379 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1379; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.618 ns) 2.615 ns Registrador:PC\|Saida\[3\] 3 REG LCFF_X34_Y28_N17 10 " "Info: 3: + IC(0.810 ns) + CELL(0.618 ns) = 2.615 ns; Loc. = LCFF_X34_Y28_N17; Fanout = 10; REG Node = 'Registrador:PC\|Saida\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.428 ns" { clk~clkctrl Registrador:PC|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.91 % ) " "Info: Total cell delay = 1.462 ns ( 55.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 44.09 % ) " "Info: Total interconnect delay = 1.153 ns ( 44.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.615 ns" { clk clk~clkctrl Registrador:PC|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.615 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.810ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.437 ns + Longest register pin " "Info: + Longest register to pin delay is 13.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[3\] 1 REG LCFF_X34_Y28_N17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y28_N17; Fanout = 10; REG Node = 'Registrador:PC\|Saida\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.225 ns) 1.442 ns aluSrcA:inst\|Mux3~0 2 COMB LCCOMB_X21_Y25_N16 3 " "Info: 2: + IC(1.217 ns) + CELL(0.225 ns) = 1.442 ns; Loc. = LCCOMB_X21_Y25_N16; Fanout = 3; COMB Node = 'aluSrcA:inst\|Mux3~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.442 ns" { Registrador:PC|Saida[3] aluSrcA:inst|Mux3~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.053 ns) 2.918 ns Ula32:inst3\|carry_temp\[3\]~5 3 COMB LCCOMB_X30_Y17_N8 4 " "Info: 3: + IC(1.423 ns) + CELL(0.053 ns) = 2.918 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[3\]~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.476 ns" { aluSrcA:inst|Mux3~0 Ula32:inst3|carry_temp[3]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.154 ns) 3.286 ns Ula32:inst3\|carry_temp\[5\]~8 4 COMB LCCOMB_X30_Y17_N14 4 " "Info: 4: + IC(0.214 ns) + CELL(0.154 ns) = 3.286 ns; Loc. = LCCOMB_X30_Y17_N14; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.368 ns" { Ula32:inst3|carry_temp[3]~5 Ula32:inst3|carry_temp[5]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.053 ns) 4.126 ns Ula32:inst3\|carry_temp\[7\]~11 5 COMB LCCOMB_X32_Y18_N26 3 " "Info: 5: + IC(0.787 ns) + CELL(0.053 ns) = 4.126 ns; Loc. = LCCOMB_X32_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { Ula32:inst3|carry_temp[5]~8 Ula32:inst3|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.394 ns Ula32:inst3\|carry_temp\[9\]~12 6 COMB LCCOMB_X32_Y18_N16 3 " "Info: 6: + IC(0.215 ns) + CELL(0.053 ns) = 4.394 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[7]~11 Ula32:inst3|carry_temp[9]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.663 ns Ula32:inst3\|carry_temp\[11\]~13 7 COMB LCCOMB_X32_Y18_N4 3 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 4.663 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst3|carry_temp[9]~12 Ula32:inst3|carry_temp[11]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.928 ns Ula32:inst3\|carry_temp\[13\]~14 8 COMB LCCOMB_X32_Y18_N10 3 " "Info: 8: + IC(0.212 ns) + CELL(0.053 ns) = 4.928 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[11]~13 Ula32:inst3|carry_temp[13]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 5.193 ns Ula32:inst3\|carry_temp\[15\]~15 9 COMB LCCOMB_X32_Y18_N14 3 " "Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 5.193 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[13]~14 Ula32:inst3|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.461 ns Ula32:inst3\|carry_temp\[17\]~37 10 COMB LCCOMB_X32_Y18_N0 3 " "Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 5.461 ns; Loc. = LCCOMB_X32_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~37'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[15]~15 Ula32:inst3|carry_temp[17]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 5.735 ns Ula32:inst3\|carry_temp\[19\]~16 11 COMB LCCOMB_X32_Y18_N28 3 " "Info: 11: + IC(0.221 ns) + CELL(0.053 ns) = 5.735 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:inst3|carry_temp[17]~37 Ula32:inst3|carry_temp[19]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.053 ns) 7.003 ns Ula32:inst3\|carry_temp\[21\]~33 12 COMB LCCOMB_X38_Y23_N28 3 " "Info: 12: + IC(1.215 ns) + CELL(0.053 ns) = 7.003 ns; Loc. = LCCOMB_X38_Y23_N28; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~33'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.268 ns" { Ula32:inst3|carry_temp[19]~16 Ula32:inst3|carry_temp[21]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.053 ns) 7.428 ns Ula32:inst3\|carry_temp\[23\]~17 13 COMB LCCOMB_X38_Y23_N16 3 " "Info: 13: + IC(0.372 ns) + CELL(0.053 ns) = 7.428 ns; Loc. = LCCOMB_X38_Y23_N16; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.425 ns" { Ula32:inst3|carry_temp[21]~33 Ula32:inst3|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 7.696 ns Ula32:inst3\|carry_temp\[25\]~18 14 COMB LCCOMB_X38_Y23_N20 3 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 7.696 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[23]~17 Ula32:inst3|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 7.959 ns Ula32:inst3\|carry_temp\[27\]~19 15 COMB LCCOMB_X38_Y23_N4 3 " "Info: 15: + IC(0.210 ns) + CELL(0.053 ns) = 7.959 ns; Loc. = LCCOMB_X38_Y23_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst3|carry_temp[25]~18 Ula32:inst3|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 8.226 ns Ula32:inst3\|carry_temp\[29\]~20 16 COMB LCCOMB_X38_Y23_N0 2 " "Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 8.226 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst3|carry_temp[27]~19 Ula32:inst3|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 8.491 ns Ula32:inst3\|Mux0~1 17 COMB LCCOMB_X38_Y23_N8 3 " "Info: 17: + IC(0.212 ns) + CELL(0.053 ns) = 8.491 ns; Loc. = LCCOMB_X38_Y23_N8; Fanout = 3; COMB Node = 'Ula32:inst3\|Mux0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[29]~20 Ula32:inst3|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.782 ns) + CELL(2.164 ns) 13.437 ns aluresult\[31\] 18 PIN PIN_G26 0 " "Info: 18: + IC(2.782 ns) + CELL(2.164 ns) = 13.437 ns; Loc. = PIN_G26; Fanout = 0; PIN Node = 'aluresult\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.946 ns" { Ula32:inst3|Mux0~1 aluresult[31] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 128 3344 3520 144 "aluresult\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.285 ns ( 24.45 % ) " "Info: Total cell delay = 3.285 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.152 ns ( 75.55 % ) " "Info: Total interconnect delay = 10.152 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.437 ns" { Registrador:PC|Saida[3] aluSrcA:inst|Mux3~0 Ula32:inst3|carry_temp[3]~5 Ula32:inst3|carry_temp[5]~8 Ula32:inst3|carry_temp[7]~11 Ula32:inst3|carry_temp[9]~12 Ula32:inst3|carry_temp[11]~13 Ula32:inst3|carry_temp[13]~14 Ula32:inst3|carry_temp[15]~15 Ula32:inst3|carry_temp[17]~37 Ula32:inst3|carry_temp[19]~16 Ula32:inst3|carry_temp[21]~33 Ula32:inst3|carry_temp[23]~17 Ula32:inst3|carry_temp[25]~18 Ula32:inst3|carry_temp[27]~19 Ula32:inst3|carry_temp[29]~20 Ula32:inst3|Mux0~1 aluresult[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.437 ns" { Registrador:PC|Saida[3] {} aluSrcA:inst|Mux3~0 {} Ula32:inst3|carry_temp[3]~5 {} Ula32:inst3|carry_temp[5]~8 {} Ula32:inst3|carry_temp[7]~11 {} Ula32:inst3|carry_temp[9]~12 {} Ula32:inst3|carry_temp[11]~13 {} Ula32:inst3|carry_temp[13]~14 {} Ula32:inst3|carry_temp[15]~15 {} Ula32:inst3|carry_temp[17]~37 {} Ula32:inst3|carry_temp[19]~16 {} Ula32:inst3|carry_temp[21]~33 {} Ula32:inst3|carry_temp[23]~17 {} Ula32:inst3|carry_temp[25]~18 {} Ula32:inst3|carry_temp[27]~19 {} Ula32:inst3|carry_temp[29]~20 {} Ula32:inst3|Mux0~1 {} aluresult[31] {} } { 0.000ns 1.217ns 1.423ns 0.214ns 0.787ns 0.215ns 0.216ns 0.212ns 0.212ns 0.215ns 0.221ns 1.215ns 0.372ns 0.215ns 0.210ns 0.214ns 0.212ns 2.782ns } { 0.000ns 0.225ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.164ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.615 ns" { clk clk~clkctrl Registrador:PC|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.615 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.810ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.437 ns" { Registrador:PC|Saida[3] aluSrcA:inst|Mux3~0 Ula32:inst3|carry_temp[3]~5 Ula32:inst3|carry_temp[5]~8 Ula32:inst3|carry_temp[7]~11 Ula32:inst3|carry_temp[9]~12 Ula32:inst3|carry_temp[11]~13 Ula32:inst3|carry_temp[13]~14 Ula32:inst3|carry_temp[15]~15 Ula32:inst3|carry_temp[17]~37 Ula32:inst3|carry_temp[19]~16 Ula32:inst3|carry_temp[21]~33 Ula32:inst3|carry_temp[23]~17 Ula32:inst3|carry_temp[25]~18 Ula32:inst3|carry_temp[27]~19 Ula32:inst3|carry_temp[29]~20 Ula32:inst3|Mux0~1 aluresult[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.437 ns" { Registrador:PC|Saida[3] {} aluSrcA:inst|Mux3~0 {} Ula32:inst3|carry_temp[3]~5 {} Ula32:inst3|carry_temp[5]~8 {} Ula32:inst3|carry_temp[7]~11 {} Ula32:inst3|carry_temp[9]~12 {} Ula32:inst3|carry_temp[11]~13 {} Ula32:inst3|carry_temp[13]~14 {} Ula32:inst3|carry_temp[15]~15 {} Ula32:inst3|carry_temp[17]~37 {} Ula32:inst3|carry_temp[19]~16 {} Ula32:inst3|carry_temp[21]~33 {} Ula32:inst3|carry_temp[23]~17 {} Ula32:inst3|carry_temp[25]~18 {} Ula32:inst3|carry_temp[27]~19 {} Ula32:inst3|carry_temp[29]~20 {} Ula32:inst3|Mux0~1 {} aluresult[31] {} } { 0.000ns 1.217ns 1.423ns 0.214ns 0.787ns 0.215ns 0.216ns 0.212ns 0.212ns 0.215ns 0.221ns 1.215ns 0.372ns 0.215ns 0.210ns 0.214ns 0.212ns 2.782ns } { 0.000ns 0.225ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.164ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset resetD2 7.146 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"resetD2\" is 7.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_N25 37 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N25; Fanout = 37; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.138 ns) + CELL(2.144 ns) 7.146 ns resetD2 2 PIN PIN_T25 0 " "Info: 2: + IC(4.138 ns) + CELL(2.144 ns) = 7.146 ns; Loc. = PIN_T25; Fanout = 0; PIN Node = 'resetD2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.282 ns" { reset resetD2 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 304 1760 1936 320 "resetD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.008 ns ( 42.09 % ) " "Info: Total cell delay = 3.008 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.138 ns ( 57.91 % ) " "Info: Total interconnect delay = 4.138 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.146 ns" { reset resetD2 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.146 ns" { reset {} reset~combout {} resetD2 {} } { 0.000ns 0.000ns 4.138ns } { 0.000ns 0.864ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst17\|muxxxchgctrl reset clk -2.519 ns register " "Info: th for register \"unidadeControle:inst17\|muxxxchgctrl\" (data pin = \"reset\", clock pin = \"clk\") is -2.519 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.759 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.618 ns) 2.759 ns unidadeControle:inst17\|muxxxchgctrl 2 REG LCFF_X24_Y18_N25 72 " "Info: 2: + IC(1.297 ns) + CELL(0.618 ns) = 2.759 ns; Loc. = LCFF_X24_Y18_N25; Fanout = 72; REG Node = 'unidadeControle:inst17\|muxxxchgctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.915 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 52.99 % ) " "Info: Total cell delay = 1.462 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.297 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.297 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.759 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} } { 0.000ns 0.000ns 1.297ns } { 0.000ns 0.844ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.427 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_N25 37 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N25; Fanout = 37; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.166 ns) + CELL(0.397 ns) 5.427 ns unidadeControle:inst17\|muxxxchgctrl 2 REG LCFF_X24_Y18_N25 72 " "Info: 2: + IC(4.166 ns) + CELL(0.397 ns) = 5.427 ns; Loc. = LCFF_X24_Y18_N25; Fanout = 72; REG Node = 'unidadeControle:inst17\|muxxxchgctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.563 ns" { reset unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 23.24 % ) " "Info: Total cell delay = 1.261 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.166 ns ( 76.76 % ) " "Info: Total interconnect delay = 4.166 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.427 ns" { reset unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.427 ns" { reset {} reset~combout {} unidadeControle:inst17|muxxxchgctrl {} } { 0.000ns 0.000ns 4.166ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.759 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} } { 0.000ns 0.000ns 1.297ns } { 0.000ns 0.844ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.427 ns" { reset unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.427 ns" { reset {} reset~combout {} unidadeControle:inst17|muxxxchgctrl {} } { 0.000ns 0.000ns 4.166ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4394 " "Info: Peak virtual memory: 4394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 12:55:56 2019 " "Info: Processing ended: Wed Oct 16 12:55:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
