

================================================================
== Vivado HLS Report for 'StreamingFCLayer_Batch_3'
================================================================
* Date:           Wed Jul 15 16:51:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        project_StreamingFCLayer_Batch_3
* Solution:       sol1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.571|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_Matrix_Vector_Activa_fu_28  |Matrix_Vector_Activa  |   10|   10|   10|   10|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     519|   3203|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    117|
|Register         |        -|      -|     833|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1352|   3358|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+----------------------+---------+-------+-----+------+
    |grp_Matrix_Vector_Activa_fu_28  |Matrix_Vector_Activa  |        0|      0|  519|  3203|
    +--------------------------------+----------------------+---------+-------+-----+------+
    |Total                           |                      |        0|      0|  519|  3203|
    +--------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_Matrix_Vector_Activa_fu_28_out_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |in0_V_V_0_load_A                               |    and   |      0|  0|   2|           1|           1|
    |in0_V_V_0_load_B                               |    and   |      0|  0|   2|           1|           1|
    |out_V_V_1_load_A                               |    and   |      0|  0|   2|           1|           1|
    |out_V_V_1_load_B                               |    and   |      0|  0|   2|           1|           1|
    |weights_V_V_0_load_A                           |    and   |      0|  0|   2|           1|           1|
    |weights_V_V_0_load_B                           |    and   |      0|  0|   2|           1|           1|
    |in0_V_V_0_state_cmp_full                       |   icmp   |      0|  0|   8|           2|           1|
    |out_V_V_1_state_cmp_full                       |   icmp   |      0|  0|   8|           2|           1|
    |weights_V_V_0_state_cmp_full                   |   icmp   |      0|  0|   8|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  38|          13|          10|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |in0_V_V_0_ack_out       |   9|          2|    1|          2|
    |in0_V_V_0_data_out      |   9|          2|    8|         16|
    |in0_V_V_0_state         |  15|          3|    2|          6|
    |out_V_V_1_data_out      |   9|          2|  320|        640|
    |out_V_V_1_state         |  15|          3|    2|          6|
    |weights_V_V_0_ack_out   |   9|          2|    1|          2|
    |weights_V_V_0_data_out  |   9|          2|   80|        160|
    |weights_V_V_0_state     |  15|          3|    2|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 117|         24|  417|        843|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                    |    4|   0|    4|          0|
    |grp_Matrix_Vector_Activa_fu_28_ap_start_reg  |    1|   0|    1|          0|
    |in0_V_V_0_payload_A                          |    8|   0|    8|          0|
    |in0_V_V_0_payload_B                          |    8|   0|    8|          0|
    |in0_V_V_0_sel_rd                             |    1|   0|    1|          0|
    |in0_V_V_0_sel_wr                             |    1|   0|    1|          0|
    |in0_V_V_0_state                              |    2|   0|    2|          0|
    |out_V_V_1_payload_A                          |  320|   0|  320|          0|
    |out_V_V_1_payload_B                          |  320|   0|  320|          0|
    |out_V_V_1_sel_rd                             |    1|   0|    1|          0|
    |out_V_V_1_sel_wr                             |    1|   0|    1|          0|
    |out_V_V_1_state                              |    2|   0|    2|          0|
    |weights_V_V_0_payload_A                      |   80|   0|   80|          0|
    |weights_V_V_0_payload_B                      |   80|   0|   80|          0|
    |weights_V_V_0_sel_rd                         |    1|   0|    1|          0|
    |weights_V_V_0_sel_wr                         |    1|   0|    1|          0|
    |weights_V_V_0_state                          |    2|   0|    2|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        |  833|   0|  833|          0|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+--------------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_3 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_3 | return value |
|in0_V_V_TDATA       |  in |    8|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TVALID      |  in |    1|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TREADY      | out |    1|     axis     |          in0_V_V         |    pointer   |
|weights_V_V_TDATA   |  in |   80|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TVALID  |  in |    1|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TREADY  | out |    1|     axis     |        weights_V_V       |    pointer   |
|out_V_V_TDATA       | out |  320|     axis     |          out_V_V         |    pointer   |
|out_V_V_TVALID      | out |    1|     axis     |          out_V_V         |    pointer   |
|out_V_V_TREADY      |  in |    1|     axis     |          out_V_V         |    pointer   |
+--------------------+-----+-----+--------------+--------------------------+--------------+

