{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666491635047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666491635048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 23:20:34 2022 " "Processing started: Sat Oct 22 23:20:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666491635048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491635048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491635048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666491635786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666491635786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/multiplex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula-ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula-ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula-ula " "Found entity 1: ula-ula" {  } { { "ula-ula.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/ula-ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4 " "Found entity 1: Reg4" {  } { { "Reg4.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Count8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Count8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Count8 " "Found entity 1: Count8" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "Reg16.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Reg16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem256x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem256x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem256x16 " "Found entity 1: mem256x16" {  } { { "mem256x16.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/mem256x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491645444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491645444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom01-SYN " "Found design unit 1: rom01-SYN" {  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646267 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom01 " "Found entity 1: rom01" {  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491646267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491646281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file UC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491646281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux1x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmux1x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dmux1x4 " "Found entity 1: dmux1x4" {  } { { "dmux1x4.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/dmux1x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491646291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491646296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmux4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dmux4bits " "Found entity 1: dmux4bits" {  } { { "dmux4bits.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/dmux4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491646296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testando_dmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testando_dmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testando_dmux " "Found entity 1: testando_dmux" {  } { { "testando_dmux.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/testando_dmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491646297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491646297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666491646470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:inst14 " "Elaborating entity \"UC\" for hierarchy \"UC:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 8 1072 1264 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491646563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux1x4 UC:inst14\|dmux1x4:inst3 " "Elaborating entity \"dmux1x4\" for hierarchy \"UC:inst14\|dmux1x4:inst3\"" {  } { { "UC.bdf" "inst3" { Schematic "/home/thierryara/Documentos/USP/CPU/UC.bdf" { { 272 376 488 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491646566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem256x16 mem256x16:inst " "Elaborating entity \"mem256x16\" for hierarchy \"mem256x16:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { -8 704 920 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491646568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom01 mem256x16:inst\|rom01:inst " "Elaborating entity \"rom01\" for hierarchy \"mem256x16:inst\|rom01:inst\"" {  } { { "mem256x16.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/CPU/mem256x16.bdf" { { 352 136 352 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491646580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "altsyncram_component" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Mem02.mif " "Parameter \"init_file\" = \"../Mem02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647494 ""}  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666491647494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sr3 " "Found entity 1: altsyncram_3sr3" {  } { { "db/altsyncram_3sr3.tdf" "" { Text "/home/thierryara/Documentos/USP/CPU/db/altsyncram_3sr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491647589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491647589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sr3 mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component\|altsyncram_3sr3:auto_generated " "Elaborating entity \"altsyncram_3sr3\" for hierarchy \"mem256x16:inst\|rom01:inst\|altsyncram:altsyncram_component\|altsyncram_3sr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/thierryara/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display mem256x16:inst\|display:inst4 " "Elaborating entity \"display\" for hierarchy \"mem256x16:inst\|display:inst4\"" {  } { { "mem256x16.bdf" "inst4" { Schematic "/home/thierryara/Documentos/USP/CPU/mem256x16.bdf" { { 520 776 976 616 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491647814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491647814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst9 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 0 -320 -128 112 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666491647817 "|CPU|debouncer:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count8 Count8:inst10 " "Elaborating entity \"Count8\" for hierarchy \"Count8:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 8 416 592 136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4 Reg4:inst101 " "Elaborating entity \"Reg4\" for hierarchy \"Reg4:inst101\"" {  } { { "CPU.bdf" "inst101" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 584 960 1096 680 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst2 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 704 448 600 800 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647863 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.v " "Entity \"mux41\" obtained from \"mux41.v\" instead of from Quartus Prime megafunction library" {  } { { "mux41.v" "" { Text "/home/thierryara/Documentos/USP/CPU/mux41.v" 40 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1666491647897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux41.v 1 1 " "Using design file mux41.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.v" "" { Text "/home/thierryara/Documentos/USP/CPU/mux41.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491647898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491647898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 ULA:inst2\|mux41:inst5 " "Elaborating entity \"mux41\" for hierarchy \"ULA:inst2\|mux41:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "/home/thierryara/Documentos/USP/CPU/ULA.bdf" { { 208 720 864 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux41.v" "LPM_MUX_component" { Text "/home/thierryara/Documentos/USP/CPU/mux41.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux41.v" "" { Text "/home/thierryara/Documentos/USP/CPU/mux41.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491647992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491647992 ""}  } { { "mux41.v" "" { Text "/home/thierryara/Documentos/USP/CPU/mux41.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666491647992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "/home/thierryara/Documentos/USP/CPU/db/mux_drc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491648056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"ULA:inst2\|mux41:inst5\|lpm_mux:LPM_MUX_component\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/thierryara/intelFPGA/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "soma.bdf 1 1 " "Using design file soma.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/soma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491648078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma ULA:inst2\|soma:inst " "Elaborating entity \"soma\" for hierarchy \"ULA:inst2\|soma:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/CPU/ULA.bdf" { { 496 448 576 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.bdf 1 1 " "Using design file somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491648093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA:inst2\|soma:inst\|somador:inst " "Elaborating entity \"somador\" for hierarchy \"ULA:inst2\|soma:inst\|somador:inst\"" {  } { { "soma.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/CPU/soma.bdf" { { 88 376 472 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648093 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicacao.bdf 1 1 " "Using design file multiplicacao.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao " "Found entity 1: multiplicacao" {  } { { "multiplicacao.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/multiplicacao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491648103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao ULA:inst2\|multiplicacao:inst3 " "Elaborating entity \"multiplicacao\" for hierarchy \"ULA:inst2\|multiplicacao:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "/home/thierryara/Documentos/USP/CPU/ULA.bdf" { { 368 448 576 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtracao.bdf 1 1 " "Using design file subtracao.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtracao " "Found entity 1: subtracao" {  } { { "subtracao.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/subtracao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491648128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracao ULA:inst2\|subtracao:inst2 " "Elaborating entity \"subtracao\" for hierarchy \"ULA:inst2\|subtracao:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/home/thierryara/Documentos/USP/CPU/ULA.bdf" { { 232 448 576 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtratorb-a.bdf 1 1 " "Using design file subtratorb-a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtratorb-a " "Found entity 1: subtratorb-a" {  } { { "subtratorb-a.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/subtratorb-a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491648147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtratorb-a ULA:inst2\|subtracao:inst2\|subtratorb-a:inst " "Elaborating entity \"subtratorb-a\" for hierarchy \"ULA:inst2\|subtracao:inst2\|subtratorb-a:inst\"" {  } { { "subtracao.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/CPU/subtracao.bdf" { { 64 320 416 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648147 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisao.bdf 1 1 " "Using design file divisao.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisao " "Found entity 1: divisao" {  } { { "divisao.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/divisao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491648164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao ULA:inst2\|divisao:inst4 " "Elaborating entity \"divisao\" for hierarchy \"ULA:inst2\|divisao:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "/home/thierryara/Documentos/USP/CPU/ULA.bdf" { { 112 448 576 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisor.bdf 1 1 " "Using design file divisor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/divisor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666491648173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666491648173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor ULA:inst2\|divisao:inst4\|divisor:inst54 " "Elaborating entity \"divisor\" for hierarchy \"ULA:inst2\|divisao:inst4\|divisor:inst54\"" {  } { { "divisao.bdf" "inst54" { Schematic "/home/thierryara/Documentos/USP/CPU/divisao.bdf" { { 1160 1640 1768 1256 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst22 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst22\"" {  } { { "CPU.bdf" "inst22" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1008 -664 -552 1056 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst22 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst22\"" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1008 -664 -552 1056 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491648241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst22 " "Instantiated megafunction \"LPM_CONSTANT:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491648242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666491648242 ""}  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1008 -664 -552 1056 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666491648242 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst10\|inst11 Count8:inst10\|inst11~_emulated Count8:inst10\|inst11~1 " "Register \"Count8:inst10\|inst11\" is converted into an equivalent circuit using register \"Count8:inst10\|inst11~_emulated\" and latch \"Count8:inst10\|inst11~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 8 640 704 88 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666491649911 "|CPU|Count8:inst10|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst10\|inst10 Count8:inst10\|inst10~_emulated Count8:inst10\|inst10~1 " "Register \"Count8:inst10\|inst10\" is converted into an equivalent circuit using register \"Count8:inst10\|inst10~_emulated\" and latch \"Count8:inst10\|inst10~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 16 384 448 96 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666491649911 "|CPU|Count8:inst10|inst10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst10\|inst9 Count8:inst10\|inst9~_emulated Count8:inst10\|inst9~1 " "Register \"Count8:inst10\|inst9\" is converted into an equivalent circuit using register \"Count8:inst10\|inst9~_emulated\" and latch \"Count8:inst10\|inst9~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 24 128 192 104 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666491649911 "|CPU|Count8:inst10|inst9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst10\|inst47 Count8:inst10\|inst47~_emulated Count8:inst10\|inst47~1 " "Register \"Count8:inst10\|inst47\" is converted into an equivalent circuit using register \"Count8:inst10\|inst47~_emulated\" and latch \"Count8:inst10\|inst47~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 24 -128 -64 104 "inst47" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666491649911 "|CPU|Count8:inst10|inst47"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst9\|out_key debouncer:inst9\|out_key~_emulated debouncer:inst9\|out_key~1 " "Register \"debouncer:inst9\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst9\|out_key~_emulated\" and latch \"debouncer:inst9\|out_key~1\"" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/CPU/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666491649911 "|CPU|debouncer:inst9|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst9\|intermediate debouncer:inst9\|intermediate~_emulated debouncer:inst9\|out_key~1 " "Register \"debouncer:inst9\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst9\|intermediate~_emulated\" and latch \"debouncer:inst9\|out_key~1\"" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/CPU/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666491649911 "|CPU|debouncer:inst9|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1666491649911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_1\[6\] VCC " "Pin \"saida_display_0_1\[6\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1032 -304 -96 1048 "saida_display_0_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_1\[5\] GND " "Pin \"saida_display_0_1\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1032 -304 -96 1048 "saida_display_0_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_1\[4\] GND " "Pin \"saida_display_0_1\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1032 -304 -96 1048 "saida_display_0_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_1\[3\] GND " "Pin \"saida_display_0_1\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1032 -304 -96 1048 "saida_display_0_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_1\[2\] GND " "Pin \"saida_display_0_1\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1032 -304 -96 1048 "saida_display_0_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_1\[1\] GND " "Pin \"saida_display_0_1\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1032 -304 -96 1048 "saida_display_0_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_1\[0\] GND " "Pin \"saida_display_0_1\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1032 -304 -96 1048 "saida_display_0_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_2\[6\] VCC " "Pin \"saida_display_0_2\[6\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1208 -296 -84 1224 "saida_display_0_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_2\[5\] GND " "Pin \"saida_display_0_2\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1208 -296 -84 1224 "saida_display_0_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_2\[4\] GND " "Pin \"saida_display_0_2\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1208 -296 -84 1224 "saida_display_0_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_2\[3\] GND " "Pin \"saida_display_0_2\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1208 -296 -84 1224 "saida_display_0_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_2\[2\] GND " "Pin \"saida_display_0_2\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1208 -296 -84 1224 "saida_display_0_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_2\[1\] GND " "Pin \"saida_display_0_2\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1208 -296 -84 1224 "saida_display_0_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_0_2\[0\] GND " "Pin \"saida_display_0_2\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 1208 -296 -84 1224 "saida_display_0_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666491650057 "|CPU|saida_display_0_2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666491650057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666491650273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666491651996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666491651996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666491652971 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666491652971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666491652971 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666491652971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666491652971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666491653003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 22 23:20:53 2022 " "Processing ended: Sat Oct 22 23:20:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666491653003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666491653003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666491653003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666491653003 ""}
