module accu (
    input  wire       clk,
    input  wire       rst_n,
    input  wire [7:0] data_in,
    input  wire       valid_in,
    output reg        valid_out,
    output reg  [9:0] data_out
);

    reg [1:0] cnt;
    reg [9:0] sum;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt       <= 2'd0;
            sum       <= 10'd0;
            valid_out <= 1'b0;
            data_out  <= 10'd0;
        end else if (valid_in) begin
            if (cnt == 2'd3) begin
                data_out  <= sum + data_in;
                valid_out <= 1'b1;
                cnt       <= 2'd0;
                sum       <= 10'd0;
            end else begin
                sum  <= sum + data_in;
                cnt  <= cnt + 2'd1;
                valid_out <= 1'b0;
            end
        end else begin
            valid_out <= 1'b0;
        end
    end

endmodule
