read_verilog -formal mycounter-true.v
prep -top mycounter
flatten
memory -nomap
hierarchy -check
setundef -undriven -init -expose
write_btor  -s ../test/counter-true.btor
