tests:
- name: ldrh_1
  bytes: [0xe1, 0xff, 0xdf, 0x48]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "sp"
      nextln:   v1 = i64.wrapping_add v0, 0x0
      nextln:   v2 = i16.load v1
      nextln:   v3 = i32.zext_i16 v2
      nextln:   i32.write_reg v3, "x1"
- name: ldrh_2
  bytes: [0x21, 0xfc, 0xdf, 0x48]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.wrapping_add v0, 0x0
      nextln:   v2 = i16.load v1
      nextln:   v3 = i32.zext_i16 v2
      nextln:   i32.write_reg v3, "x1"
