{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522285477925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522285477932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 19:04:37 2018 " "Processing started: Wed Mar 28 19:04:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522285477932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522285477932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DeepPipeline -c DeepPipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off DeepPipeline -c DeepPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522285477932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522285478437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522285478437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode " "Found entity 1: inst_decode" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/instr_decode.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522285490736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522285490736 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADD deeppipeline.sv(574) " "Verilog HDL Compiler Directive warning at deeppipeline.sv(574): text macro \"ADD\" is undefined" {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 574 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1522285490785 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand deeppipeline.sv(574) " "Verilog HDL syntax error at deeppipeline.sv(574) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 574 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1522285490814 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand deeppipeline.sv(580) " "Verilog HDL syntax error at deeppipeline.sv(580) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 580 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1522285490814 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand deeppipeline.sv(590) " "Verilog HDL syntax error at deeppipeline.sv(590) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 590 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1522285490815 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand deeppipeline.sv(597) " "Verilog HDL syntax error at deeppipeline.sv(597) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 597 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1522285490815 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SUB deeppipeline.sv(597) " "Verilog HDL Compiler Directive warning at deeppipeline.sv(597): text macro \"SUB\" is undefined" {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 597 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1522285490815 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand deeppipeline.sv(612) " "Verilog HDL syntax error at deeppipeline.sv(612) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 612 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1522285490815 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DeepPipeline deeppipeline.sv(16) " "Ignored design unit \"DeepPipeline\" at deeppipeline.sv(16) due to previous errors" {  } { { "deeppipeline.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/Proyecto/deeppipeline.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1522285490816 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522285490917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 28 19:04:50 2018 " "Processing ended: Wed Mar 28 19:04:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522285490917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522285490917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522285490917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522285490917 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522285491592 ""}
