/*-----------------------------------------------------------------------------
|  Project :  CSST
+------------------------------------------------------------------------------
|             Copyright 2003 Texas Instruments.
|             All rights reserved.
|
|             This file is confidential and a trade secret of Texas
|             Instruments .
|             The receipt of or possession of this file does not convey
|             any rights to reproduce or disclose its contents or to
|             manufacture, use, or sell anything it may describe, in
|             whole, or in part, without the specific written consent of
|             Texas Instruments.
+------------------------------------------------------------------------------
| Filename: triton2.h
| Author : 	TII
| Purpose: 	This is the h-file for the Triton2 platform dependant low
|           level functions (triton2.c)
+----------------------------------------------------------------------------*/

/*==== DECLARATION CONTROL =================================================*/
#ifndef CSST_TRITON2_H
#define CSST_TRITON2_H

/*==== INCLUDES ============================================================*/

/*==== DEFINES ============================================================*/

/* Triton2 Power Resources register offsets */

#define TRITON2_POWER_REG_OFFSET	(0x00)

#define TRITON2_VDAC_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x96)
#define TRITON2_VDAC_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x99)

#define TRITON2_VPLL1_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x8A)
#define TRITON2_VPLL1_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x8D)

#define TRITON2_VPLL2_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x8E)
#define TRITON2_VPLL2_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x91)

#define TRITON2_VMMC1_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x82)
#define TRITON2_VMMC1_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x85)

#define TRITON2_VMMC2_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x86)
#define TRITON2_VMMC2_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x89)

#define TRITON2_VSIM_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x92)
#define TRITON2_VSIM_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x95)

#define TRITON2_VAUX1_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x72)
#define TRITON2_VAUX1_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x75)

#define TRITON2_VAUX2_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x76)
#define TRITON2_VAUX2_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x79)

#define TRITON2_VAUX3_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x7A)
#define TRITON2_VAUX3_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x7D)

#define TRITON2_VAUX4_DEV_GRP_REG	(TRITON2_POWER_REG_OFFSET + 0x7E)
#define TRITON2_VAUX4_DEDICATED_REG	(TRITON2_POWER_REG_OFFSET + 0x81)


/* Triton2 Power Bus Registers */

#define TRITON2_PB_CFG				(TRITON2_POWER_REG_OFFSET + 0x4A)
#define TRITON2_PB_MSB				(TRITON2_POWER_REG_OFFSET + 0x4B)
#define TRITON2_PB_LSB				(TRITON2_POWER_REG_OFFSET + 0x4C)

/* Triton2 Processor Groups */

#define PROCESSOR_GRP1				(0x01) /* Applications devices - ex:- OMAP2430 */
#define PROCESSOR_GRP2				(0x02) /* Modem Devices - ex:- N3G */
#define PROCESSOR_GRP3				(0x04) /* Peripherals */

/* Triton2 Audio Resources register offsets */

#define TRITON2_AUDIO_REG_OFFSET			(0x00)
/*=====================================*/

// Register offsets
#define TRITON2_CODEC_MODE_OFFSET			(TRITON2_AUDIO_REG_OFFSET + 0x01)
#define TRITON2_OPTION_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x02) 
#define TRITON2_MICBIAS_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x04)
#define TRITON2_ANAMICL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x05)
#define TRITON2_ANAMICR_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x06)
#define TRITON2_AVADC_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x07)
#define TRITON2_ADCMICSEL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x08)
#define TRITON2_DIGMIXING_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x09)
#define TRITON2_ATXL1PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x0A)
#define TRITON2_ATXR1PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x0B)
#define TRITON2_AVTXL2PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x0C)
#define TRITON2_AVTXR2PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x0D)
#define TRITON2_AUDIO_IF_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x0E)
#define TRITON2_VOICE_IF_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x0F)
#define TRITON2_ARXR1PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x10)
#define TRITON2_ARXL1PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x11)
#define TRITON2_ARXR2PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x12)
#define TRITON2_ARXL2PGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x13)
#define TRITON2_VRXPGA_OFFSET			(TRITON2_AUDIO_REG_OFFSET + 0x14)
#define TRITON2_VSTPGA_OFFSET			(TRITON2_AUDIO_REG_OFFSET + 0x15)
#define TRITON2_VRX2ARXPGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x16)
#define TRITON2_ADAC_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x17)
#define TRITON2_ARX2VTXPGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x18)
#define TRITON2_ARXL1_APGA_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x19)
#define TRITON2_ARXR1_APGA_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x1A)
#define TRITON2_ARXL2_APGA_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x1B)
#define TRITON2_ARXR2_APGA_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x1C)
#define TRITON2_BT_IF_OFFSET			(TRITON2_AUDIO_REG_OFFSET + 0x1E)
#define TRITON2_BTPGA_OFFSET			(TRITON2_AUDIO_REG_OFFSET + 0x1F)
#define TRITON2_BTSTPGA_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x20)
#define TRITON2_EAR_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x21)
#define TRITON2_HS_SEL_OFFSET			(TRITON2_AUDIO_REG_OFFSET + 0x22)
#define TRITON2_HS_GAIN_SET_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x23)
#define TRITON2_HS_POPN_SET_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x24)
#define TRITON2_PREDL_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x25)
#define TRITON2_PREDR_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x26)
#define TRITON2_PRECKL_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x27)
#define TRITON2_PRECKR_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x28)
#define TRITON2_HFL_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x29)
#define TRITON2_HFR_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x2A)
#define TRITON2_ALC_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x2B)
#define TRITON2_ALC_SET1_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x2C)
#define TRITON2_ALC_SET2_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x2D)
#define TRITON2_BOOST_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x2E)
#define TRITON2_SOFTVOL_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x2F)
#define TRITON2_DTMF_FREQSEL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x30)
#define TRITON2_DTMF_TONEXT1H_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x31)
#define TRITON2_DTMF_TONEXT1L_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x32)
#define TRITON2_DTMF_TONEXT2H_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x33)
#define TRITON2_DTMF_TONEXT2L_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x34)
#define TRITON2_DTMF_TONOFF_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x35)
#define TRITON2_DTMF_WANONOFF_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x36)
#define TRITON2_I2S_DAC_SCRAMBLE_H_OFFSET	(TRITON2_AUDIO_REG_OFFSET + 0x37)
#define TRITON2_I2S_DAC_SCRAMBLE_M_OFFSET	(TRITON2_AUDIO_REG_OFFSET + 0x38)
#define TRITON2_I2S_DAC_SCRAMBLE_L_OFFSET	(TRITON2_AUDIO_REG_OFFSET + 0x39)
#define TRITON2_APLL_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x3A)
#define TRITON2_DTMF_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x3B)
#define TRITON2_DTMF_PGA_CTL2_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x3C)
#define TRITON2_DTMF_PGA_CTL1_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x3D)
#define TRITON2_MISC_SET_1_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x3E)
#define TRITON2_PCMBTMUX_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x3F)
#define TRITON2_RXPATHSEL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x43)
#define TRITON2_VDL_APGA_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x44)
#define TRITON2_VIBRA_CTL_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x45)
#define TRITON2_VIBRA_SET_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x46)
#define TRITON2_VIBRA_PWM_SET_OFFSET	(TRITON2_AUDIO_REG_OFFSET + 0x47)
#define TRITON2_ANAMIC_GAIN_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x48)
#define TRITON2_MISC_SET_2_OFFSET		(TRITON2_AUDIO_REG_OFFSET + 0x49)

/*========================================*/
#define TRITON2_GROUP2_REGS_OFFSET  (0x00)
#define TRITON2_PIH_ISR1_REG        (TRITON2_GROUP2_REGS_OFFSET + 0x81)
#define TRITON2_PIH_ISR2_REG		(TRITON2_GROUP2_REGS_OFFSET + 0x82)
#define TRITON2_PIH_SIR_REG	    	(TRITON2_GROUP2_REGS_OFFSET + 0x83)

#define TRITON2_PWR_ISR1_REG		(TRITON2_GROUP2_REGS_OFFSET + 0x2E)

#define TRITON2_GPIODATAIN1_REG     	0x00000098
#define TRITON2_GPIODATAIN2_REG     	0x00000099
#define TRITON2_GPIODATAIN3_REG    		0x0000009A
#define TRITON2_GPIODATADIR1_REG		0x0000009B
#define TRITON2_GPIODATADIR2_REG    	0x0000009C
#define TRITON2_GPIODATADIR3_REG    	0x0000009D
#define TRITON2_GPIODATAOUT1_REG    	0x0000009E
#define TRITON2_GPIODATAOUT2_REG    	0x0000009F
#define TRITON2_GPIODATAOUT3_REG    	0x000000A0
#define TRITON2_CLEARGPIODATAOUT1_REG   0x000000A1
#define TRITON2_CLEARGPIODATAOUT2_REG   0x000000A2
#define TRITON2_CLEARGPIODATAOUT3_REG   0x000000A3
#define TRITON2_SETGPIODATAOUT1_REG    	0x000000A4
#define TRITON2_SETGPIODATAOUT2_REG    	0x000000A5
#define TRITON2_SETGPIODATAOUT3_REG    	0x000000A6
#define TRITON2_GPIO_DEBEN1_REG    		0x000000A7
#define TRITON2_GPIO_DEBEN2_REG    		0x000000A8
#define TRITON2_GPIO_DEBEN3_REG    		0x000000A9
#define TRITON2_GPIO_CTRL_REG    		0x000000AA
#define TRITON2_GPIOPUPDCTR1_REG    	0x000000AB
#define TRITON2_GPIOPUPDCTR2_REG    	0x000000AC
#define TRITON2_GPIOPUPDCTR3_REG    	0x000000AD
#define TRITON2_GPIOPUPDCTR4_REG    	0x000000AE
#define TRITON2_GPIOPUPDCTR5_REG    	0x000000AF
#define TRITON2_GPIO_TEST_REG    		0x000000B0
#define TRITON2_GPIO_ISR1A_REG    		0x000000B1
#define TRITON2_GPIO_ISR2A_REG    		0x000000B2
#define TRITON2_GPIO_ISR3A_REG    		0x000000B3
#define TRITON2_GPIO_IMR1A_REG    		0x000000B4
#define TRITON2_GPIO_IMR2A_REG    		0x000000B5
#define TRITON2_GPIO_IMR3A_REG    		0x000000B6
#define TRITON2_GPIO_ISR1B_REG    		0x000000B7
#define TRITON2_GPIO_ISR2B_REG    		0x000000B8
#define TRITON2_GPIO_ISR3B_REG    		0x000000B9
#define TRITON2_GPIO_IMR1B_REG    		0x000000BA
#define TRITON2_GPIO_IMR2B_REG    		0x000000BB
#define TRITON2_GPIO_IMR3B_REG    		0x000000BC
#define TRITON2_GPIO_SIR1_REG    		0x000000BD
#define TRITON2_GPIO_SIR2_REG    		0x000000BE
#define TRITON2_GPIO_SIR3_REG    		0x000000BF
#define TRITON2_GPIO_EDR1_REG    		0x000000C0
#define TRITON2_GPIO_EDR2_REG    		0x000000C1
#define TRITON2_GPIO_EDR3_REG    		0x000000C2
#define TRITON2_GPIO_EDR4_REG    		0x000000C3
#define TRITON2_GPIO_EDR5_REG    		0x000000C4
#define TRITON2_GPIO_SIH_CTRL_REG   	0x000000C5

#define TRITON2_MAX_INTERRUPTS   7

typedef struct
{
    void (*int_handler_func)(void *);
    void *data;
} T_TRITON2_INT_USER_HANDLER;

#ifdef PRIVATE_TRITON2_H
static T_TRITON2_INT_USER_HANDLER triton2_int_handler_table[TRITON2_MAX_INTERRUPTS];
#endif
/*==== TYPES ===============================================================*/

/* Prototype Functions */

U32 get_omap_i2c_speed(void);
U32 get_omap_i2c_interface(void);
U32 get_processor_group(void);
void triton2_add_int_handler(U8 int_type, void (*trn2_callback)(void *), void* data);
void triton2_remove_int_handler(U8 int_type);
void call_isr_func_trtn2(U8 trtn2_int_num);

S32 store_i2c_id_for_triton2(U32 i2c_device_handle);
S32 restore_i2c_id_for_triton2(U32 i2c_device_handle);

S32 configure_i2c_slave_id_for_triton2(U32 i2c_device_handle, U8 i2c_addr);
S32 t2_reg_read(U32 i2c_device_handle, U8 i2c_addr,U8 subaddress,U32 *len, U8 *buff);

#endif /* CSST_TRITON2_H */

