 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:13:43 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_74 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_86 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_74/CK (DFF_X1)                       0.0000     0.0000 r
  R_74/Q (DFF_X1)                        0.5351     0.5351 r
  U748/ZN (XNOR2_X1)                     0.3884     0.9235 r
  U910/ZN (XNOR2_X1)                     0.3934     1.3169 r
  U675/ZN (XNOR2_X2)                     0.3289     1.6458 r
  U922/ZN (NAND2_X1)                     0.1131     1.7589 f
  U536/ZN (NOR2_X2)                      0.1710     1.9299 r
  U1273/ZN (AOI211_X2)                   0.1037     2.0336 f
  R_86/D (DFF_X1)                        0.0000     2.0336 f
  data arrival time                                 2.0336

  clock clk (rise edge)                  2.4300     2.4300
  clock network delay (ideal)            0.0000     2.4300
  clock uncertainty                     -0.0500     2.3800
  R_86/CK (DFF_X1)                       0.0000     2.3800 r
  library setup time                    -0.3458     2.0342
  data required time                                2.0342
  -----------------------------------------------------------
  data required time                                2.0342
  data arrival time                                -2.0336
  -----------------------------------------------------------
  slack (MET)                                       0.0005


1
