

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'
================================================================
* Date:           Sun Apr 14 17:00:19 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.811|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  113921|  113921|  113921|  113921|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  113920|  113920|         5|          -|          -|  22784|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     153|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      41|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      74|
|Register         |        -|      -|     292|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     292|     268|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |myproject_mux_832_16_1_1_U550  |myproject_mux_832_16_1_1  |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |Total                          |                          |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ii_3_fu_322_p2         |     +    |      0|  0|  22|          15|           1|
    |next_mul_fu_328_p2     |     +    |      0|  0|  38|          16|          31|
    |next_urem_fu_397_p2    |     +    |      0|  0|  22|          15|           1|
    |tmp_31_fu_403_p2       |   icmp   |      0|  0|  13|          15|          12|
    |tmp_fu_316_p2          |   icmp   |      0|  0|  13|          15|          15|
    |tmp_s_fu_377_p2        |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |datareg_V_3_fu_383_p3  |  select  |      0|  0|  15|           1|          15|
    |idx_urem_fu_408_p3     |  select  |      0|  0|  15|           1|          15|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 153|          95|          92|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |ap_done           |   9|          2|    1|          2|
    |ii_reg_282        |   9|          2|   15|         30|
    |phi_mul_reg_293   |   9|          2|   31|         62|
    |phi_urem_reg_304  |   9|          2|   15|         30|
    +------------------+----+-----------+-----+-----------+
    |Total             |  74|         15|   63|        131|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |data_0_V_load_reg_485  |  16|   0|   16|          0|
    |data_1_V_load_reg_490  |  16|   0|   16|          0|
    |data_2_V_load_reg_495  |  16|   0|   16|          0|
    |data_3_V_load_reg_500  |  16|   0|   16|          0|
    |data_4_V_load_reg_505  |  16|   0|   16|          0|
    |data_5_V_load_reg_510  |  16|   0|   16|          0|
    |data_6_V_load_reg_515  |  16|   0|   16|          0|
    |data_7_V_load_reg_520  |  16|   0|   16|          0|
    |ii_3_reg_418           |  15|   0|   15|          0|
    |ii_reg_282             |  15|   0|   15|          0|
    |newIndex1_reg_433      |  15|   0|   64|         49|
    |next_mul_reg_423       |  31|   0|   31|          0|
    |next_urem_reg_535      |  15|   0|   15|          0|
    |phi_mul_reg_293        |  31|   0|   31|          0|
    |phi_urem_reg_304       |  15|   0|   15|          0|
    |tmp_29_reg_428         |   4|   0|    4|          0|
    |tmp_30_reg_525         |  15|   0|   15|          0|
    |tmp_s_reg_530          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 292|   0|  341|         49|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_done            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|data_0_V_address0  | out |   12|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_q0        |  in |   16|  ap_memory |                                data_0_V                                |     array    |
|data_1_V_address0  | out |   12|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_q0        |  in |   16|  ap_memory |                                data_1_V                                |     array    |
|data_2_V_address0  | out |   12|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_q0        |  in |   16|  ap_memory |                                data_2_V                                |     array    |
|data_3_V_address0  | out |   12|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_ce0       | out |    1|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_q0        |  in |   16|  ap_memory |                                data_3_V                                |     array    |
|data_4_V_address0  | out |   12|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_ce0       | out |    1|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_q0        |  in |   16|  ap_memory |                                data_4_V                                |     array    |
|data_5_V_address0  | out |   12|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_ce0       | out |    1|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_q0        |  in |   16|  ap_memory |                                data_5_V                                |     array    |
|data_6_V_address0  | out |   12|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_ce0       | out |    1|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_q0        |  in |   16|  ap_memory |                                data_6_V                                |     array    |
|data_7_V_address0  | out |   12|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_ce0       | out |    1|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_q0        |  in |   16|  ap_memory |                                data_7_V                                |     array    |
|res_0_V_address0   | out |   12|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_ce0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_we0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_d0         | out |   15|  ap_memory |                                 res_0_V                                |     array    |
|res_1_V_address0   | out |   12|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_ce0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_we0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_d0         | out |   15|  ap_memory |                                 res_1_V                                |     array    |
|res_2_V_address0   | out |   12|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_ce0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_we0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_d0         | out |   15|  ap_memory |                                 res_2_V                                |     array    |
|res_3_V_address0   | out |   12|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_ce0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_we0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_d0         | out |   15|  ap_memory |                                 res_3_V                                |     array    |
|res_4_V_address0   | out |   12|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_ce0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_we0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_d0         | out |   15|  ap_memory |                                 res_4_V                                |     array    |
|res_5_V_address0   | out |   12|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_ce0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_we0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_d0         | out |   15|  ap_memory |                                 res_5_V                                |     array    |
|res_6_V_address0   | out |   12|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_ce0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_we0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_d0         | out |   15|  ap_memory |                                 res_6_V                                |     array    |
|res_7_V_address0   | out |   12|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_ce0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_we0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_d0         | out |   15|  ap_memory |                                 res_7_V                                |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

