{
  "module_name": "gpucc-sdm660.c",
  "hash_id": "c0e081c132505bc8f8f2733a8ecd64f21b855d4680fd8c9806d3552b86e3f2f5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-sdm660.c",
  "human_readable_source": "\n \n\n#include <linux/bitops.h>\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/of.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n#include <dt-bindings/clock/qcom,gpucc-sdm660.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_GPU_XO,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL0_OUT_MAIN_DIV,\n\tP_GPU_PLL0_PLL_OUT_MAIN,\n\tP_GPU_PLL1_PLL_OUT_MAIN,\n};\n\nstatic struct clk_branch gpucc_cxo_clk = {\n\t.halt_reg = 0x1020,\n\t.clkr = {\n\t\t.enable_reg = 0x1020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cxo_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\"\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t},\n\t},\n};\n\nstatic struct pll_vco gpu_vco[] = {\n\t{ 1000000000, 2000000000, 0 },\n\t{ 500000000,  1000000000, 2 },\n\t{ 250000000,   500000000, 3 },\n};\n\nstatic struct clk_alpha_pll gpu_pll0_pll_out_main = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = gpu_vco,\n\t.num_vco = ARRAY_SIZE(gpu_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_pll0_pll_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpucc_cxo_clk.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpu_pll1_pll_out_main = {\n\t.offset = 0x40,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = gpu_vco,\n\t.num_vco = ARRAY_SIZE(gpu_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_pll1_pll_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpucc_cxo_clk.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic const struct parent_map gpucc_parent_map_1[] = {\n\t{ P_GPU_XO, 0 },\n\t{ P_GPU_PLL0_PLL_OUT_MAIN, 1 },\n\t{ P_GPU_PLL1_PLL_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gpucc_parent_data_1[] = {\n\t{ .hw = &gpucc_cxo_clk.clkr.hw },\n\t{ .hw = &gpu_pll0_pll_out_main.clkr.hw },\n\t{ .hw = &gpu_pll1_pll_out_main.clkr.hw },\n\t{ .fw_name = \"gcc_gpu_gpll0_clk\" },\n};\n\nstatic struct clk_rcg2_gfx3d gfx3d_clk_src = {\n\t.div = 2,\n\t.rcg = {\n\t\t.cmd_rcgr = 0x1070,\n\t\t.mnd_width = 0,\n\t\t.hid_width = 5,\n\t\t.parent_map = gpucc_parent_map_1,\n\t\t.clkr.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gfx3d_clk_src\",\n\t\t\t.parent_data = gpucc_parent_data_1,\n\t\t\t.num_parents = ARRAY_SIZE(gpucc_parent_data_1),\n\t\t\t.ops = &clk_gfx3d_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t},\n\t},\n\t.hws = (struct clk_hw*[]){\n\t\t&gpucc_cxo_clk.clkr.hw,\n\t\t&gpu_pll0_pll_out_main.clkr.hw,\n\t\t&gpu_pll1_pll_out_main.clkr.hw,\n\t}\n};\n\nstatic struct clk_branch gpucc_gfx3d_clk = {\n\t.halt_reg = 0x1098,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1098,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gfx3d_clk_src.rcg.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gpucc_parent_map_0[] = {\n\t{ P_GPU_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gpucc_parent_data_0[] = {\n\t{ .hw = &gpucc_cxo_clk.clkr.hw },\n\t{ .fw_name = \"gcc_gpu_gpll0_clk\" },\n\t{ .fw_name = \"gcc_gpu_gpll0_div_clk\" },\n};\n\nstatic const struct freq_tbl ftbl_rbbmtimer_clk_src[] = {\n\tF(19200000, P_GPU_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbbmtimer_clk_src = {\n\t.cmd_rcgr = 0x10b0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpucc_parent_map_0,\n\t.freq_tbl = ftbl_rbbmtimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbbmtimer_clk_src\",\n\t\t.parent_data = gpucc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpucc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_rbcpr_clk_src[] = {\n\tF(19200000, P_GPU_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN_DIV, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbcpr_clk_src = {\n\t.cmd_rcgr = 0x1030,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpucc_parent_map_0,\n\t.freq_tbl = ftbl_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbcpr_clk_src\",\n\t\t.parent_data = gpucc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpucc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gpucc_rbbmtimer_clk = {\n\t.halt_reg = 0x10d0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10d0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_rbbmtimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&rbbmtimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_rbcpr_clk = {\n\t.halt_reg = 0x1054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_rbcpr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&rbcpr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gpu_cx_gdsc = {\n\t.gdscr = 0x1004,\n\t.gds_hw_ctrl = 0x1008,\n\t.pd = {\n\t\t.name = \"gpu_cx\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x1094,\n\t.clamp_io_ctrl = 0x130,\n\t.resets = (unsigned int []){ GPU_GX_BCR },\n\t.reset_count = 1,\n\t.cxcs = (unsigned int []){ 0x1098 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"gpu_gx\",\n\t},\n\t.parent = &gpu_cx_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF | PWRSTS_ON | PWRSTS_RET,\n\t.flags = CLAMP_IO | SW_RESET | AON_RESET | NO_RET_PERIPH,\n};\n\nstatic struct gdsc *gpucc_sdm660_gdscs[] = {\n\t[GPU_CX_GDSC] = &gpu_cx_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct qcom_reset_map gpucc_sdm660_resets[] = {\n\t[GPU_CX_BCR] = { 0x1000 },\n\t[RBCPR_BCR] = { 0x1050 },\n\t[GPU_GX_BCR] = { 0x1090 },\n\t[SPDM_BCR] = { 0x10E0 },\n};\n\nstatic struct clk_regmap *gpucc_sdm660_clocks[] = {\n\t[GPUCC_CXO_CLK] = &gpucc_cxo_clk.clkr,\n\t[GPU_PLL0_PLL] = &gpu_pll0_pll_out_main.clkr,\n\t[GPU_PLL1_PLL] = &gpu_pll1_pll_out_main.clkr,\n\t[GFX3D_CLK_SRC] = &gfx3d_clk_src.rcg.clkr,\n\t[RBCPR_CLK_SRC] = &rbcpr_clk_src.clkr,\n\t[RBBMTIMER_CLK_SRC] = &rbbmtimer_clk_src.clkr,\n\t[GPUCC_RBCPR_CLK] = &gpucc_rbcpr_clk.clkr,\n\t[GPUCC_GFX3D_CLK] = &gpucc_gfx3d_clk.clkr,\n\t[GPUCC_RBBMTIMER_CLK] = &gpucc_rbbmtimer_clk.clkr,\n};\n\nstatic const struct regmap_config gpucc_660_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x9034,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gpucc_sdm660_desc = {\n\t.config = &gpucc_660_regmap_config,\n\t.clks = gpucc_sdm660_clocks,\n\t.num_clks = ARRAY_SIZE(gpucc_sdm660_clocks),\n\t.resets = gpucc_sdm660_resets,\n\t.num_resets = ARRAY_SIZE(gpucc_sdm660_resets),\n\t.gdscs = gpucc_sdm660_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpucc_sdm660_gdscs),\n};\n\nstatic const struct of_device_id gpucc_sdm660_match_table[] = {\n\t{ .compatible = \"qcom,gpucc-sdm660\" },\n\t{ .compatible = \"qcom,gpucc-sdm630\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpucc_sdm660_match_table);\n\nstatic int gpucc_sdm660_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tstruct alpha_pll_config gpu_pll_config = {\n\t\t.config_ctl_val = 0x4001055b,\n\t\t.alpha = 0xaaaaab00,\n\t\t.alpha_en_mask = BIT(24),\n\t\t.vco_val = 0x2 << 20,\n\t\t.vco_mask = 0x3 << 20,\n\t\t.main_output_mask = 0x1,\n\t};\n\n\tregmap = qcom_cc_map(pdev, &gpucc_sdm660_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tgpu_pll_config.l = 0x29;\n\tgpu_pll_config.alpha_hi = 0xaa;\n\tclk_alpha_pll_configure(&gpu_pll0_pll_out_main, regmap, &gpu_pll_config);\n\n\t \n\tgpu_pll_config.l = 0x26;\n\tgpu_pll_config.alpha_hi = 0x8a;\n\tclk_alpha_pll_configure(&gpu_pll1_pll_out_main, regmap, &gpu_pll_config);\n\n\treturn qcom_cc_really_probe(pdev, &gpucc_sdm660_desc, regmap);\n}\n\nstatic struct platform_driver gpucc_sdm660_driver = {\n\t.probe\t\t= gpucc_sdm660_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gpucc-sdm660\",\n\t\t.of_match_table = gpucc_sdm660_match_table,\n\t},\n};\nmodule_platform_driver(gpucc_sdm660_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm SDM630/SDM660 GPUCC Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}