{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 18:26:21 2011 " "Info: Processing started: Tue Nov 08 18:26:21 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fp2:inst6\|CLKout2 " "Warning: Node \"fp2:inst6\|CLKout2\" is a latch" {  } { { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SerCLKSet " "Info: Assuming node \"SerCLKSet\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SerCLKSet" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 0.26 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 0.26 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1.02 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 1.02 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 125.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 125.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 125.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" input frequency requirement of 125.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 250.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 24.5 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 24.5 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 2.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 2.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 0.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 0.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fp2:inst6\|CLKout2 " "Info: Detected ripple clock \"fp2:inst6\|CLKout2\" as buffer" {  } { { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fp2:inst6\|CLKout2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst5\|CLKout " "Info: Detected ripple clock \"CLKD16:inst5\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst5\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst10\|CLKout " "Info: Detected ripple clock \"CLKD16:inst10\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst10\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst12\|CLKout " "Info: Detected ripple clock \"CLKD16:inst12\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst12\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst21\|CLKout " "Info: Detected ripple clock \"CLKD16:inst21\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst21\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst22\|CLKout " "Info: Detected ripple clock \"CLKD16:inst22\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst22\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SetTrigTime " "Info: Detected ripple clock \"Decode:inst3\|SetTrigTime\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SetTrigTime" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyRx:inst1\|DataReady " "Info: Detected ripple clock \"MyRx:inst1\|DataReady\" as buffer" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyRx:inst1\|DataReady" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SoftReload " "Info: Detected ripple clock \"Decode:inst3\|SoftReload\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SoftReload" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fp2:inst6\|tCLK2 " "Info: Detected ripple clock \"fp2:inst6\|tCLK2\" as buffer" {  } { { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fp2:inst6\|tCLK2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fp2:inst6\|CLKout " "Info: Detected gated clock \"fp2:inst6\|CLKout\" as buffer" {  } { { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fp2:inst6\|CLKout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyUart:inst15\|RdCLK " "Info: Detected ripple clock \"MyUart:inst15\|RdCLK\" as buffer" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyUart:inst15\|RdCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OutputController:inst13\|RD " "Info: Detected ripple clock \"OutputController:inst13\|RD\" as buffer" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OutputController:inst13\|RD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync " "Info: Detected ripple clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync\" as buffer" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 65 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "core:inst14\|ENWFIFO " "Info: Detected ripple clock \"core:inst14\|ENWFIFO\" as buffer" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst14\|ENWFIFO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|21mux:inst16\|5 " "Info: Detected gated clock \"AllStore:inst2\|21mux:inst16\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|21mux:inst16\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|inst2~0 " "Info: Detected gated clock \"AllStore:inst2\|inst2~0\" as buffer" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register OutputController:inst13\|tIndex\[2\]~_Duplicate_1 register OutputController:inst13\|DataOut\[2\] -6.093 ns " "Info: Slack time is -6.093 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"OutputController:inst13\|tIndex\[2\]~_Duplicate_1\" and destination register \"OutputController:inst13\|DataOut\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.808 ns + Largest register register " "Info: + Largest register to register requirement is -0.808 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.001 ns + " "Info: + Setup relationship between source and destination is 0.001 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.001 ns " "Info: + Latch edge is 0.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.530 ns + Largest " "Info: + Largest clock skew is -0.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 7.945 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 7.945 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 1 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 1; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.367 ns) 1.189 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.344 ns) + CELL(0.367 ns) = 1.189 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.185 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 2.185 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.000 ns) 6.466 ns MyUart:inst15\|RdCLK~clkctrl 5 COMB CLKCTRL_G16 188 " "Info: 5: + IC(4.281 ns) + CELL(0.000 ns) = 6.466 ns; Loc. = CLKCTRL_G16; Fanout = 188; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.488 ns) 7.945 ns OutputController:inst13\|DataOut\[2\] 6 REG DDIOOUTCELL_X23_Y0_N11 1 " "Info: 6: + IC(0.991 ns) + CELL(0.488 ns) = 7.945 ns; Loc. = DDIOOUTCELL_X23_Y0_N11; Fanout = 1; REG Node = 'OutputController:inst13\|DataOut\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.588 ns ( 15.35 % ) " "Info: Total cell delay = 1.588 ns ( 15.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.755 ns ( 84.65 % ) " "Info: Total interconnect delay = 8.755 ns ( 84.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 8.475 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 8.475 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 2 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 2; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns fp2:inst6\|tCLK2 3 REG FF_X21_Y4_N27 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y4_N27; Fanout = 2; REG Node = 'fp2:inst6\|tCLK2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.242 ns) 1.707 ns fp2:inst6\|CLKout 4 COMB LCCOMB_X21_Y4_N0 2 " "Info: 4: + IC(0.294 ns) + CELL(0.242 ns) = 1.707 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { fp2:inst6|tCLK2 fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.703 ns MyUart:inst15\|RdCLK 5 REG FF_X21_Y4_N3 3 " "Info: 5: + IC(0.263 ns) + CELL(0.733 ns) = 2.703 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.000 ns) 6.984 ns MyUart:inst15\|RdCLK~clkctrl 6 COMB CLKCTRL_G16 188 " "Info: 6: + IC(4.281 ns) + CELL(0.000 ns) = 6.984 ns; Loc. = CLKCTRL_G16; Fanout = 188; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.534 ns) 8.475 ns OutputController:inst13\|tIndex\[2\]~_Duplicate_1 7 REG FF_X16_Y10_N5 36 " "Info: 7: + IC(0.957 ns) + CELL(0.534 ns) = 8.475 ns; Loc. = FF_X16_Y10_N5; Fanout = 36; REG Node = 'OutputController:inst13\|tIndex\[2\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.242 ns ( 20.62 % ) " "Info: Total cell delay = 2.242 ns ( 20.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.631 ns ( 79.38 % ) " "Info: Total interconnect delay = 8.631 ns ( 79.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.285 ns - Longest register register " "Info: - Longest register to register delay is 5.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutputController:inst13\|tIndex\[2\]~_Duplicate_1 1 REG FF_X16_Y10_N5 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y10_N5; Fanout = 36; REG Node = 'OutputController:inst13\|tIndex\[2\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.367 ns) 1.533 ns OutputController:inst13\|DataOut~53 2 COMB LCCOMB_X12_Y13_N0 1 " "Info: 2: + IC(1.166 ns) + CELL(0.367 ns) = 1.533 ns; Loc. = LCCOMB_X12_Y13_N0; Fanout = 1; COMB Node = 'OutputController:inst13\|DataOut~53'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 OutputController:inst13|DataOut~53 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 1.862 ns OutputController:inst13\|DataOut~54 3 COMB LCCOMB_X12_Y13_N10 1 " "Info: 3: + IC(0.199 ns) + CELL(0.130 ns) = 1.862 ns; Loc. = LCCOMB_X12_Y13_N10; Fanout = 1; COMB Node = 'OutputController:inst13\|DataOut~54'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { OutputController:inst13|DataOut~53 OutputController:inst13|DataOut~54 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.130 ns) 2.917 ns OutputController:inst13\|DataOut~57_Duplicate_107 4 COMB LCCOMB_X15_Y11_N16 1 " "Info: 4: + IC(0.925 ns) + CELL(0.130 ns) = 2.917 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 1; COMB Node = 'OutputController:inst13\|DataOut~57_Duplicate_107'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { OutputController:inst13|DataOut~54 OutputController:inst13|DataOut~57_Duplicate_107 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.130 ns) 3.247 ns OutputController:inst13\|DataOut~60 5 COMB LCCOMB_X15_Y11_N10 2 " "Info: 5: + IC(0.200 ns) + CELL(0.130 ns) = 3.247 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 2; COMB Node = 'OutputController:inst13\|DataOut~60'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.330 ns" { OutputController:inst13|DataOut~57_Duplicate_107 OutputController:inst13|DataOut~60 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.408 ns) 5.285 ns OutputController:inst13\|DataOut\[2\] 6 REG DDIOOUTCELL_X23_Y0_N11 1 " "Info: 6: + IC(1.630 ns) + CELL(0.408 ns) = 5.285 ns; Loc. = DDIOOUTCELL_X23_Y0_N11; Fanout = 1; REG Node = 'OutputController:inst13\|DataOut\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { OutputController:inst13|DataOut~60 OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.165 ns ( 22.04 % ) " "Info: Total cell delay = 1.165 ns ( 22.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.120 ns ( 77.96 % ) " "Info: Total interconnect delay = 4.120 ns ( 77.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 OutputController:inst13|DataOut~53 OutputController:inst13|DataOut~54 OutputController:inst13|DataOut~57_Duplicate_107 OutputController:inst13|DataOut~60 OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 {} OutputController:inst13|DataOut~53 {} OutputController:inst13|DataOut~54 {} OutputController:inst13|DataOut~57_Duplicate_107 {} OutputController:inst13|DataOut~60 {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.166ns 0.199ns 0.925ns 0.200ns 1.630ns } { 0.000ns 0.367ns 0.130ns 0.130ns 0.130ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.945 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 OutputController:inst13|DataOut~53 OutputController:inst13|DataOut~54 OutputController:inst13|DataOut~57_Duplicate_107 OutputController:inst13|DataOut~60 OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 {} OutputController:inst13|DataOut~53 {} OutputController:inst13|DataOut~54 {} OutputController:inst13|DataOut~57_Duplicate_107 {} OutputController:inst13|DataOut~60 {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.166ns 0.199ns 0.925ns 0.200ns 1.630ns } { 0.000ns 0.367ns 0.130ns 0.130ns 0.130ns 0.408ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' 7032 " "Warning: Can't achieve timing requirement Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' along 7032 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register OutputController:inst13\|tIndex\[2\]~_Duplicate_1 register OutputController:inst13\|DataOut\[2\] -5.057 ns " "Info: Slack time is -5.057 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"OutputController:inst13\|tIndex\[2\]~_Duplicate_1\" and destination register \"OutputController:inst13\|DataOut\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.228 ns + Largest register register " "Info: + Largest register to register requirement is 0.228 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.001 ns + " "Info: + Setup relationship between source and destination is 0.001 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.001 ns " "Info: + Latch edge is 0.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.506 ns + Largest " "Info: + Largest clock skew is 0.506 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 8.463 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 8.463 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 2 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 2; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns fp2:inst6\|tCLK2 3 REG FF_X21_Y4_N27 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y4_N27; Fanout = 2; REG Node = 'fp2:inst6\|tCLK2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.242 ns) 1.707 ns fp2:inst6\|CLKout 4 COMB LCCOMB_X21_Y4_N0 2 " "Info: 4: + IC(0.294 ns) + CELL(0.242 ns) = 1.707 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { fp2:inst6|tCLK2 fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.703 ns MyUart:inst15\|RdCLK 5 REG FF_X21_Y4_N3 3 " "Info: 5: + IC(0.263 ns) + CELL(0.733 ns) = 2.703 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.000 ns) 6.984 ns MyUart:inst15\|RdCLK~clkctrl 6 COMB CLKCTRL_G16 188 " "Info: 6: + IC(4.281 ns) + CELL(0.000 ns) = 6.984 ns; Loc. = CLKCTRL_G16; Fanout = 188; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.488 ns) 8.463 ns OutputController:inst13\|DataOut\[2\] 7 REG DDIOOUTCELL_X23_Y0_N11 1 " "Info: 7: + IC(0.991 ns) + CELL(0.488 ns) = 8.463 ns; Loc. = DDIOOUTCELL_X23_Y0_N11; Fanout = 1; REG Node = 'OutputController:inst13\|DataOut\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.196 ns ( 20.22 % ) " "Info: Total cell delay = 2.196 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.665 ns ( 79.78 % ) " "Info: Total interconnect delay = 8.665 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] source 7.957 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 7.957 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 1 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 1; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.367 ns) 1.189 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.344 ns) + CELL(0.367 ns) = 1.189 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.185 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 2.185 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.000 ns) 6.466 ns MyUart:inst15\|RdCLK~clkctrl 5 COMB CLKCTRL_G16 188 " "Info: 5: + IC(4.281 ns) + CELL(0.000 ns) = 6.466 ns; Loc. = CLKCTRL_G16; Fanout = 188; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.534 ns) 7.957 ns OutputController:inst13\|tIndex\[2\]~_Duplicate_1 6 REG FF_X16_Y10_N5 36 " "Info: 6: + IC(0.957 ns) + CELL(0.534 ns) = 7.957 ns; Loc. = FF_X16_Y10_N5; Fanout = 36; REG Node = 'OutputController:inst13\|tIndex\[2\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 15.78 % ) " "Info: Total cell delay = 1.634 ns ( 15.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.721 ns ( 84.22 % ) " "Info: Total interconnect delay = 8.721 ns ( 84.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.285 ns - Longest register register " "Info: - Longest register to register delay is 5.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutputController:inst13\|tIndex\[2\]~_Duplicate_1 1 REG FF_X16_Y10_N5 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y10_N5; Fanout = 36; REG Node = 'OutputController:inst13\|tIndex\[2\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.367 ns) 1.533 ns OutputController:inst13\|DataOut~53 2 COMB LCCOMB_X12_Y13_N0 1 " "Info: 2: + IC(1.166 ns) + CELL(0.367 ns) = 1.533 ns; Loc. = LCCOMB_X12_Y13_N0; Fanout = 1; COMB Node = 'OutputController:inst13\|DataOut~53'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 OutputController:inst13|DataOut~53 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 1.862 ns OutputController:inst13\|DataOut~54 3 COMB LCCOMB_X12_Y13_N10 1 " "Info: 3: + IC(0.199 ns) + CELL(0.130 ns) = 1.862 ns; Loc. = LCCOMB_X12_Y13_N10; Fanout = 1; COMB Node = 'OutputController:inst13\|DataOut~54'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { OutputController:inst13|DataOut~53 OutputController:inst13|DataOut~54 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.130 ns) 2.917 ns OutputController:inst13\|DataOut~57_Duplicate_107 4 COMB LCCOMB_X15_Y11_N16 1 " "Info: 4: + IC(0.925 ns) + CELL(0.130 ns) = 2.917 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 1; COMB Node = 'OutputController:inst13\|DataOut~57_Duplicate_107'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { OutputController:inst13|DataOut~54 OutputController:inst13|DataOut~57_Duplicate_107 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.130 ns) 3.247 ns OutputController:inst13\|DataOut~60 5 COMB LCCOMB_X15_Y11_N10 2 " "Info: 5: + IC(0.200 ns) + CELL(0.130 ns) = 3.247 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 2; COMB Node = 'OutputController:inst13\|DataOut~60'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.330 ns" { OutputController:inst13|DataOut~57_Duplicate_107 OutputController:inst13|DataOut~60 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.408 ns) 5.285 ns OutputController:inst13\|DataOut\[2\] 6 REG DDIOOUTCELL_X23_Y0_N11 1 " "Info: 6: + IC(1.630 ns) + CELL(0.408 ns) = 5.285 ns; Loc. = DDIOOUTCELL_X23_Y0_N11; Fanout = 1; REG Node = 'OutputController:inst13\|DataOut\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { OutputController:inst13|DataOut~60 OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.165 ns ( 22.04 % ) " "Info: Total cell delay = 1.165 ns ( 22.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.120 ns ( 77.96 % ) " "Info: Total interconnect delay = 4.120 ns ( 77.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 OutputController:inst13|DataOut~53 OutputController:inst13|DataOut~54 OutputController:inst13|DataOut~57_Duplicate_107 OutputController:inst13|DataOut~60 OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 {} OutputController:inst13|DataOut~53 {} OutputController:inst13|DataOut~54 {} OutputController:inst13|DataOut~57_Duplicate_107 {} OutputController:inst13|DataOut~60 {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.166ns 0.199ns 0.925ns 0.200ns 1.630ns } { 0.000ns 0.367ns 0.130ns 0.130ns 0.130ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 4.281ns 0.991ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[2]~_Duplicate_1 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 OutputController:inst13|DataOut~53 OutputController:inst13|DataOut~54 OutputController:inst13|DataOut~57_Duplicate_107 OutputController:inst13|DataOut~60 OutputController:inst13|DataOut[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { OutputController:inst13|tIndex[2]~_Duplicate_1 {} OutputController:inst13|DataOut~53 {} OutputController:inst13|DataOut~54 {} OutputController:inst13|DataOut~57_Duplicate_107 {} OutputController:inst13|DataOut~60 {} OutputController:inst13|DataOut[2] {} } { 0.000ns 1.166ns 0.199ns 0.925ns 0.200ns 1.630ns } { 0.000ns 0.367ns 0.130ns 0.130ns 0.130ns 0.408ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' 7032 " "Warning: Can't achieve timing requirement Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' along 7032 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 450 ps " "Info: Slack time is 450 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "500.0 MHz " "Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.809 ns + Largest register register " "Info: + Largest register to register requirement is 1.809 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.354 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 3.354 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X12_Y7_N27 5 " "Info: 3: + IC(0.966 ns) + CELL(0.534 ns) = 3.354 ns; Loc. = FF_X12_Y7_N27; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.92 % ) " "Info: Total cell delay = 0.534 ns ( 15.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.820 ns ( 84.08 % ) " "Info: Total interconnect delay = 2.820 ns ( 84.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.966ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.361 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.534 ns) 3.361 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X11_Y10_N29 5 " "Info: 3: + IC(0.973 ns) + CELL(0.534 ns) = 3.361 ns; Loc. = FF_X11_Y10_N29; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.89 % ) " "Info: Total cell delay = 0.534 ns ( 15.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.827 ns ( 84.11 % ) " "Info: Total interconnect delay = 2.827 ns ( 84.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.973ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.966ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.973ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.966ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.973ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.359 ns - Longest register register " "Info: - Longest register to register delay is 1.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X11_Y10_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y10_N29; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.130 ns) 1.268 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X12_Y7_N26 1 " "Info: 2: + IC(1.138 ns) + CELL(0.130 ns) = 1.268 ns; Loc. = LCCOMB_X12_Y7_N26; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.359 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X12_Y7_N27 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.359 ns; Loc. = FF_X12_Y7_N27; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 16.26 % ) " "Info: Total cell delay = 0.221 ns ( 16.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 83.74 % ) " "Info: Total interconnect delay = 1.138 ns ( 83.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.359 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.138ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.966ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.973ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.359 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.138ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 567 ps " "Info: Slack time is 567 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "500.0 MHz " "Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.811 ns + Largest register register " "Info: + Largest register to register requirement is 1.811 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.000 ns " "Info: + Latch edge is 3.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.000 ns " "Info: - Launch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns + Largest " "Info: + Largest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.340 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.534 ns) 3.340 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X20_Y7_N19 5 " "Info: 3: + IC(0.952 ns) + CELL(0.534 ns) = 3.340 ns; Loc. = FF_X20_Y7_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.99 % ) " "Info: Total cell delay = 0.534 ns ( 15.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.806 ns ( 84.01 % ) " "Info: Total interconnect delay = 2.806 ns ( 84.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.952ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.345 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.534 ns) 3.345 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X17_Y10_N11 5 " "Info: 3: + IC(0.957 ns) + CELL(0.534 ns) = 3.345 ns; Loc. = FF_X17_Y10_N11; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.96 % ) " "Info: Total cell delay = 0.534 ns ( 15.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.811 ns ( 84.04 % ) " "Info: Total interconnect delay = 2.811 ns ( 84.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.952ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.952ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.244 ns - Longest register register " "Info: - Longest register to register delay is 1.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG FF_X17_Y10_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y10_N11; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.243 ns) 1.153 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X20_Y7_N18 1 " "Info: 2: + IC(0.910 ns) + CELL(0.243 ns) = 1.153 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.244 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X20_Y7_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.244 ns; Loc. = FF_X20_Y7_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.334 ns ( 26.85 % ) " "Info: Total cell delay = 0.334 ns ( 26.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 73.15 % ) " "Info: Total interconnect delay = 0.910 ns ( 73.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.244 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.910ns 0.000ns } { 0.000ns 0.243ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.952ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.345 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.244 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.910ns 0.000ns } { 0.000ns 0.243ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register OutputController:inst13\|LessThan1~0_OTERM457_Duplicate_Duplicate register core:inst14\|timecalc\[3\]_OTERM53_OTERM507_OTERM535 -10.951 ns " "Info: Slack time is -10.951 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"OutputController:inst13\|LessThan1~0_OTERM457_Duplicate_Duplicate\" and destination register \"core:inst14\|timecalc\[3\]_OTERM53_OTERM507_OTERM535\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-9.065 ns + Largest register register " "Info: + Largest register to register requirement is -9.065 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.062 ns + " "Info: + Setup relationship between source and destination is 0.062 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.062 ns " "Info: + Latch edge is 0.062 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.943 ns + Largest " "Info: + Largest clock skew is -8.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination -0.300 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.534 ns) -0.300 ns core:inst14\|timecalc\[3\]_OTERM53_OTERM507_OTERM535 3 REG FF_X17_Y21_N27 1 " "Info: 3: + IC(0.959 ns) + CELL(0.534 ns) = -0.300 ns; Loc. = FF_X17_Y21_N27; Fanout = 1; REG Node = 'core:inst14\|timecalc\[3\]_OTERM53_OTERM507_OTERM535'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.96 % ) " "Info: Total cell delay = 0.534 ns ( 15.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.812 ns ( 84.04 % ) " "Info: Total interconnect delay = 2.812 ns ( 84.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 {} } { 0.000ns 1.853ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 8.643 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 8.643 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 2 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 2; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns fp2:inst6\|tCLK2 3 REG FF_X21_Y4_N27 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y4_N27; Fanout = 2; REG Node = 'fp2:inst6\|tCLK2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.242 ns) 1.707 ns fp2:inst6\|CLKout 4 COMB LCCOMB_X21_Y4_N0 2 " "Info: 4: + IC(0.294 ns) + CELL(0.242 ns) = 1.707 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { fp2:inst6|tCLK2 fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.703 ns MyUart:inst15\|RdCLK 5 REG FF_X21_Y4_N3 3 " "Info: 5: + IC(0.263 ns) + CELL(0.733 ns) = 2.703 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.733 ns) 5.032 ns OutputController:inst13\|RD 6 REG FF_X16_Y13_N1 2 " "Info: 6: + IC(1.596 ns) + CELL(0.733 ns) = 5.032 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.367 ns) 6.078 ns AllStore:inst2\|21mux:inst16\|5 7 COMB LCCOMB_X17_Y14_N2 1 " "Info: 7: + IC(0.679 ns) + CELL(0.367 ns) = 6.078 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 7.143 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 8 COMB CLKCTRL_G3 746 " "Info: 8: + IC(1.065 ns) + CELL(0.000 ns) = 7.143 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 8.643 ns OutputController:inst13\|LessThan1~0_OTERM457_Duplicate_Duplicate 9 REG FF_X15_Y21_N17 1 " "Info: 9: + IC(0.966 ns) + CELL(0.534 ns) = 8.643 ns; Loc. = FF_X15_Y21_N17; Fanout = 1; REG Node = 'OutputController:inst13\|LessThan1~0_OTERM457_Duplicate_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { AllStore:inst2|21mux:inst16|5~clkctrl OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 30.27 % ) " "Info: Total cell delay = 3.342 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.699 ns ( 69.73 % ) " "Info: Total interconnect delay = 7.699 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 {} } { 0.000ns 1.853ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 {} } { 0.000ns 1.853ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.886 ns - Longest register register " "Info: - Longest register to register delay is 1.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutputController:inst13\|LessThan1~0_OTERM457_Duplicate_Duplicate 1 REG FF_X15_Y21_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y21_N17; Fanout = 1; REG Node = 'OutputController:inst13\|LessThan1~0_OTERM457_Duplicate_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns core:inst14\|state\[2\]~6 2 COMB LCCOMB_X15_Y21_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X15_Y21_N16; Fanout = 1; COMB Node = 'core:inst14\|state\[2\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate core:inst14|state[2]~6 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.241 ns) 0.948 ns core:inst14\|timecalc\[3\]~1 3 COMB LCCOMB_X16_Y21_N6 3 " "Info: 3: + IC(0.338 ns) + CELL(0.241 ns) = 0.948 ns; Loc. = LCCOMB_X16_Y21_N6; Fanout = 3; COMB Node = 'core:inst14\|timecalc\[3\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { core:inst14|state[2]~6 core:inst14|timecalc[3]~1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.610 ns) 1.886 ns core:inst14\|timecalc\[3\]_OTERM53_OTERM507_OTERM535 4 REG FF_X17_Y21_N27 1 " "Info: 4: + IC(0.328 ns) + CELL(0.610 ns) = 1.886 ns; Loc. = FF_X17_Y21_N27; Fanout = 1; REG Node = 'core:inst14\|timecalc\[3\]_OTERM53_OTERM507_OTERM535'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { core:inst14|timecalc[3]~1 core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 64.69 % ) " "Info: Total cell delay = 1.220 ns ( 64.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.666 ns ( 35.31 % ) " "Info: Total interconnect delay = 0.666 ns ( 35.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate core:inst14|state[2]~6 core:inst14|timecalc[3]~1 core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.886 ns" { OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate {} core:inst14|state[2]~6 {} core:inst14|timecalc[3]~1 {} core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 {} } { 0.000ns 0.000ns 0.338ns 0.328ns } { 0.000ns 0.369ns 0.241ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 {} } { 0.000ns 1.853ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate core:inst14|state[2]~6 core:inst14|timecalc[3]~1 core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.886 ns" { OutputController:inst13|LessThan1~0_OTERM457_Duplicate_Duplicate {} core:inst14|state[2]~6 {} core:inst14|timecalc[3]~1 {} core:inst14|timecalc[3]_OTERM53_OTERM507_OTERM535 {} } { 0.000ns 0.000ns 0.338ns 0.328ns } { 0.000ns 0.369ns 0.241ns 0.610ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' 3939 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' along 3939 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 register TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663 -11.688 ns " "Info: Slack time is -11.688 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6\" and destination register \"TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-9.071 ns + Largest register register " "Info: + Largest register to register requirement is -9.071 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.032 ns + " "Info: + Setup relationship between source and destination is 0.032 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.032 ns " "Info: + Latch edge is 0.032 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.919 ns + Largest " "Info: + Largest clock skew is -8.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] destination -0.282 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is -0.282 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) -1.792 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G6 1126 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = -1.792 ns; Loc. = CLKCTRL_G6; Fanout = 1126; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) -0.282 ns TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663 3 REG FF_X27_Y21_N15 1 " "Info: 3: + IC(0.976 ns) + CELL(0.534 ns) = -0.282 ns; Loc. = FF_X27_Y21_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.87 % ) " "Info: Total cell delay = 0.534 ns ( 15.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.830 ns ( 84.13 % ) " "Info: Total interconnect delay = 2.830 ns ( 84.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 1.854ns 0.976ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 8.637 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 8.637 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 2 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 2; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns fp2:inst6\|tCLK2 3 REG FF_X21_Y4_N27 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y4_N27; Fanout = 2; REG Node = 'fp2:inst6\|tCLK2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.242 ns) 1.707 ns fp2:inst6\|CLKout 4 COMB LCCOMB_X21_Y4_N0 2 " "Info: 4: + IC(0.294 ns) + CELL(0.242 ns) = 1.707 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { fp2:inst6|tCLK2 fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.703 ns MyUart:inst15\|RdCLK 5 REG FF_X21_Y4_N3 3 " "Info: 5: + IC(0.263 ns) + CELL(0.733 ns) = 2.703 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.733 ns) 5.032 ns OutputController:inst13\|RD 6 REG FF_X16_Y13_N1 2 " "Info: 6: + IC(1.596 ns) + CELL(0.733 ns) = 5.032 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.367 ns) 6.078 ns AllStore:inst2\|21mux:inst16\|5 7 COMB LCCOMB_X17_Y14_N2 1 " "Info: 7: + IC(0.679 ns) + CELL(0.367 ns) = 6.078 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 7.143 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 8 COMB CLKCTRL_G3 746 " "Info: 8: + IC(1.065 ns) + CELL(0.000 ns) = 7.143 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 8.637 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 9 REG FF_X26_Y21_N3 2 " "Info: 9: + IC(0.960 ns) + CELL(0.534 ns) = 8.637 ns; Loc. = FF_X26_Y21_N3; Fanout = 2; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 30.29 % ) " "Info: Total cell delay = 3.342 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.693 ns ( 69.71 % ) " "Info: Total interconnect delay = 7.693 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 1.854ns 0.976ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 1.854ns 0.976ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.617 ns - Longest register register " "Info: - Longest register to register delay is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 1 REG FF_X26_Y21_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y21_N3; Fanout = 2; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.130 ns) 0.426 ns TrigClrDelay:inst25\|TmpTrig~682 2 COMB LCCOMB_X26_Y21_N14 2 " "Info: 2: + IC(0.296 ns) + CELL(0.130 ns) = 0.426 ns; Loc. = LCCOMB_X26_Y21_N14; Fanout = 2; COMB Node = 'TrigClrDelay:inst25\|TmpTrig~682'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 TrigClrDelay:inst25|TmpTrig~682 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.130 ns) 0.880 ns TrigClrDelay:inst25\|Mux0~483 3 COMB LCCOMB_X27_Y21_N28 1 " "Info: 3: + IC(0.324 ns) + CELL(0.130 ns) = 0.880 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~483'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { TrigClrDelay:inst25|TmpTrig~682 TrigClrDelay:inst25|Mux0~483 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.130 ns) 1.210 ns TrigClrDelay:inst25\|Mux0~484 4 COMB LCCOMB_X27_Y21_N6 1 " "Info: 4: + IC(0.200 ns) + CELL(0.130 ns) = 1.210 ns; Loc. = LCCOMB_X27_Y21_N6; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~484'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.330 ns" { TrigClrDelay:inst25|Mux0~483 TrigClrDelay:inst25|Mux0~484 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.130 ns) 1.541 ns TrigClrDelay:inst25\|Mux0~485 5 COMB LCCOMB_X27_Y21_N20 1 " "Info: 5: + IC(0.201 ns) + CELL(0.130 ns) = 1.541 ns; Loc. = LCCOMB_X27_Y21_N20; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~485'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.331 ns" { TrigClrDelay:inst25|Mux0~484 TrigClrDelay:inst25|Mux0~485 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 1.870 ns TrigClrDelay:inst25\|Mux0~486 6 COMB LCCOMB_X27_Y21_N18 1 " "Info: 6: + IC(0.199 ns) + CELL(0.130 ns) = 1.870 ns; Loc. = LCCOMB_X27_Y21_N18; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~486'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { TrigClrDelay:inst25|Mux0~485 TrigClrDelay:inst25|Mux0~486 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.130 ns) 2.197 ns TrigClrDelay:inst25\|Mux0~487 7 COMB LCCOMB_X27_Y21_N24 1 " "Info: 7: + IC(0.197 ns) + CELL(0.130 ns) = 2.197 ns; Loc. = LCCOMB_X27_Y21_N24; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~487'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.327 ns" { TrigClrDelay:inst25|Mux0~486 TrigClrDelay:inst25|Mux0~487 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 2.526 ns TrigClrDelay:inst25\|Mux0~488 8 COMB LCCOMB_X27_Y21_N14 1 " "Info: 8: + IC(0.199 ns) + CELL(0.130 ns) = 2.526 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~488'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { TrigClrDelay:inst25|Mux0~487 TrigClrDelay:inst25|Mux0~488 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.617 ns TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663 9 REG FF_X27_Y21_N15 1 " "Info: 9: + IC(0.000 ns) + CELL(0.091 ns) = 2.617 ns; Loc. = FF_X27_Y21_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { TrigClrDelay:inst25|Mux0~488 TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.001 ns ( 38.25 % ) " "Info: Total cell delay = 1.001 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.616 ns ( 61.75 % ) " "Info: Total interconnect delay = 1.616 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 TrigClrDelay:inst25|TmpTrig~682 TrigClrDelay:inst25|Mux0~483 TrigClrDelay:inst25|Mux0~484 TrigClrDelay:inst25|Mux0~485 TrigClrDelay:inst25|Mux0~486 TrigClrDelay:inst25|Mux0~487 TrigClrDelay:inst25|Mux0~488 TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 {} TrigClrDelay:inst25|TmpTrig~682 {} TrigClrDelay:inst25|Mux0~483 {} TrigClrDelay:inst25|Mux0~484 {} TrigClrDelay:inst25|Mux0~485 {} TrigClrDelay:inst25|Mux0~486 {} TrigClrDelay:inst25|Mux0~487 {} TrigClrDelay:inst25|Mux0~488 {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 0.296ns 0.324ns 0.200ns 0.201ns 0.199ns 0.197ns 0.199ns 0.000ns } { 0.000ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.282 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 1.854ns 0.976ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.637 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 TrigClrDelay:inst25|TmpTrig~682 TrigClrDelay:inst25|Mux0~483 TrigClrDelay:inst25|Mux0~484 TrigClrDelay:inst25|Mux0~485 TrigClrDelay:inst25|Mux0~486 TrigClrDelay:inst25|Mux0~487 TrigClrDelay:inst25|Mux0~488 TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 {} TrigClrDelay:inst25|TmpTrig~682 {} TrigClrDelay:inst25|Mux0~483 {} TrigClrDelay:inst25|Mux0~484 {} TrigClrDelay:inst25|Mux0~485 {} TrigClrDelay:inst25|Mux0~486 {} TrigClrDelay:inst25|Mux0~487 {} TrigClrDelay:inst25|Mux0~488 {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 0.296ns 0.324ns 0.200ns 0.201ns 0.199ns 0.197ns 0.199ns 0.000ns } { 0.000ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]' 7 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]' along 7 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] " "Info: No valid register-to-register data paths exist for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN memory PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_we_reg register PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1~OBSERVABLESCANDFF 6.177 ns " "Info: Slack time is 6.177 ns for clock \"CLKIN\" between source memory \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1~OBSERVABLESCANDFF\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "100.0 MHz " "Info: Fmax is restricted to 100.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.139 ns + Largest memory register " "Info: + Largest memory to register requirement is 11.139 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.605 ns + Largest " "Info: + Largest clock skew is -0.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.405 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 2.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G9 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G9; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.000 ns) 2.405 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1~OBSERVABLESCANDFF 4 REG PLL_2 1 " "Info: 4: + IC(1.251 ns) + CELL(0.000 ns) = 2.405 ns; Loc. = PLL_2; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1~OBSERVABLESCANDFF'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.991 ns ( 41.21 % ) " "Info: Total cell delay = 0.991 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.414 ns ( 58.79 % ) " "Info: Total interconnect delay = 1.414 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF {} } { 0.000ns 0.000ns 0.163ns 1.251ns } { 0.000ns 0.991ns 0.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 3.010 ns - Longest memory " "Info: - Longest clock path from clock \"CLKIN\" to source memory is 3.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G9 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G9; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.874 ns) 3.010 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M9K_X25_Y26_N0 1 " "Info: 4: + IC(0.982 ns) + CELL(0.874 ns) = 3.010 ns; Loc. = M9K_X25_Y26_N0; Fanout = 1; MEM Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 61.96 % ) " "Info: Total cell delay = 1.865 ns ( 61.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 38.04 % ) " "Info: Total interconnect delay = 1.145 ns ( 38.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF {} } { 0.000ns 0.000ns 0.163ns 1.251ns } { 0.000ns 0.991ns 0.000ns 0.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.226 ns - " "Info: - Micro clock to output delay of source is 0.226 ns" {  } { { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-1.970 ns - " "Info: - Micro setup delay of destination is -1.970 ns" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF {} } { 0.000ns 0.000ns 0.163ns 1.251ns } { 0.000ns 0.991ns 0.000ns 0.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.962 ns - Longest memory register " "Info: - Longest memory to register delay is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M9K_X25_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X25_Y26_N0; Fanout = 1; MEM Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.444 ns) 2.444 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|q_a\[0\] 2 MEM M9K_X25_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.444 ns) = 2.444 ns; Loc. = M9K_X25_Y26_N0; Fanout = 1; MEM Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.243 ns) 3.526 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|pll_scandata~1 3 COMB LCCOMB_X30_Y26_N10 1 " "Info: 3: + IC(0.839 ns) + CELL(0.243 ns) = 3.526 ns; Loc. = LCCOMB_X30_Y26_N10; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|pll_scandata~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|q_a[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|pll_scandata~1 } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.357 ns) 4.962 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1~OBSERVABLESCANDFF 4 REG PLL_2 1 " "Info: 4: + IC(1.079 ns) + CELL(0.357 ns) = 4.962 ns; Loc. = PLL_2; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1~OBSERVABLESCANDFF'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|pll_scandata~1 PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 61.35 % ) " "Info: Total cell delay = 3.044 ns ( 61.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.918 ns ( 38.65 % ) " "Info: Total interconnect delay = 1.918 ns ( 38.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|q_a[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|pll_scandata~1 PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|q_a[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|pll_scandata~1 {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF {} } { 0.000ns 0.000ns 0.839ns 1.079ns } { 0.000ns 2.444ns 0.243ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF {} } { 0.000ns 0.000ns 0.163ns 1.251ns } { 0.000ns 0.991ns 0.000ns 0.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|q_a[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|pll_scandata~1 PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_we_reg {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|q_a[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|pll_scandata~1 {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF {} } { 0.000ns 0.000ns 0.839ns 1.079ns } { 0.000ns 2.444ns 0.243ns 0.357ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLKIN2 " "Info: No valid register-to-register data paths exist for clock \"CLKIN2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SerCLKSet register OutputController:inst13\|tIndex\[4\]~_Duplicate_1 register OutputController:inst13\|RD -3.9 ns " "Info: Slack time is -3.9 ns for clock \"SerCLKSet\" between source register \"OutputController:inst13\|tIndex\[4\]~_Duplicate_1\" and destination register \"OutputController:inst13\|RD\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "102.04 MHz 9.8 ns " "Info: Fmax is 102.04 MHz (period= 9.8 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.826 ns + Largest register register " "Info: + Largest register to register requirement is -2.826 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.000 ns + " "Info: + Setup relationship between source and destination is 1.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.000 ns " "Info: + Latch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SerCLKSet 2.000 ns 1.000 ns inverted 50 " "Info: Clock period of Destination clock \"SerCLKSet\" is 2.000 ns with inverted offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SerCLKSet 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SerCLKSet\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.642 ns + Largest " "Info: + Largest clock skew is -3.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SerCLKSet destination 6.120 ns + Shortest register " "Info: + Shortest clock path from clock \"SerCLKSet\" to destination register is 6.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerCLKSet 1 CLK PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D2; Fanout = 1; CLK Node = 'SerCLKSet'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns SerCLKSet~input 2 COMB IOIBUF_X0_Y25_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X0_Y25_N1; Fanout = 2; COMB Node = 'SerCLKSet~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SerCLKSet SerCLKSet~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.130 ns) 2.994 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.873 ns) + CELL(0.130 ns) = 2.994 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { SerCLKSet~input fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 3.990 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 3.990 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.534 ns) 6.120 ns OutputController:inst13\|RD 5 REG FF_X16_Y13_N1 2 " "Info: 5: + IC(1.596 ns) + CELL(0.534 ns) = 6.120 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 39.02 % ) " "Info: Total cell delay = 2.388 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 60.98 % ) " "Info: Total interconnect delay = 3.732 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 0.000ns 1.873ns 0.263ns 1.596ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SerCLKSet source 9.762 ns - Longest register " "Info: - Longest clock path from clock \"SerCLKSet\" to source register is 9.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerCLKSet 1 CLK PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D2; Fanout = 1; CLK Node = 'SerCLKSet'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns SerCLKSet~input 2 COMB IOIBUF_X0_Y25_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X0_Y25_N1; Fanout = 2; COMB Node = 'SerCLKSet~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SerCLKSet SerCLKSet~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.130 ns) 2.994 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.873 ns) + CELL(0.130 ns) = 2.994 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { SerCLKSet~input fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 3.990 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 3.990 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.000 ns) 8.271 ns MyUart:inst15\|RdCLK~clkctrl 5 COMB CLKCTRL_G16 188 " "Info: 5: + IC(4.281 ns) + CELL(0.000 ns) = 8.271 ns; Loc. = CLKCTRL_G16; Fanout = 188; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.534 ns) 9.762 ns OutputController:inst13\|tIndex\[4\]~_Duplicate_1 6 REG FF_X16_Y10_N1 24 " "Info: 6: + IC(0.957 ns) + CELL(0.534 ns) = 9.762 ns; Loc. = FF_X16_Y10_N1; Fanout = 24; REG Node = 'OutputController:inst13\|tIndex\[4\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[4]~_Duplicate_1 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 24.46 % ) " "Info: Total cell delay = 2.388 ns ( 24.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.374 ns ( 75.54 % ) " "Info: Total interconnect delay = 7.374 ns ( 75.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.762 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.762 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[4]~_Duplicate_1 {} } { 0.000ns 0.000ns 1.873ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 0.000ns 1.873ns 0.263ns 1.596ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.762 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.762 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[4]~_Duplicate_1 {} } { 0.000ns 0.000ns 1.873ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 0.000ns 1.873ns 0.263ns 1.596ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.762 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.762 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[4]~_Duplicate_1 {} } { 0.000ns 0.000ns 1.873ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.074 ns - Longest register register " "Info: - Longest register to register delay is 1.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutputController:inst13\|tIndex\[4\]~_Duplicate_1 1 REG FF_X16_Y10_N1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y10_N1; Fanout = 24; REG Node = 'OutputController:inst13\|tIndex\[4\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|tIndex[4]~_Duplicate_1 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.243 ns) 0.983 ns OutputController:inst13\|always1~0 2 COMB LCCOMB_X16_Y13_N0 1 " "Info: 2: + IC(0.740 ns) + CELL(0.243 ns) = 0.983 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 1; COMB Node = 'OutputController:inst13\|always1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { OutputController:inst13|tIndex[4]~_Duplicate_1 OutputController:inst13|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.074 ns OutputController:inst13\|RD 3 REG FF_X16_Y13_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.074 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { OutputController:inst13|always1~0 OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.334 ns ( 31.10 % ) " "Info: Total cell delay = 0.334 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.740 ns ( 68.90 % ) " "Info: Total interconnect delay = 0.740 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { OutputController:inst13|tIndex[4]~_Duplicate_1 OutputController:inst13|always1~0 OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.074 ns" { OutputController:inst13|tIndex[4]~_Duplicate_1 {} OutputController:inst13|always1~0 {} OutputController:inst13|RD {} } { 0.000ns 0.740ns 0.000ns } { 0.000ns 0.243ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 0.000ns 1.873ns 0.263ns 1.596ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.762 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.762 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tIndex[4]~_Duplicate_1 {} } { 0.000ns 0.000ns 1.873ns 0.263ns 4.281ns 0.957ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { OutputController:inst13|tIndex[4]~_Duplicate_1 OutputController:inst13|always1~0 OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.074 ns" { OutputController:inst13|tIndex[4]~_Duplicate_1 {} OutputController:inst13|always1~0 {} OutputController:inst13|RD {} } { 0.000ns 0.740ns 0.000ns } { 0.000ns 0.243ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SerCLKSet' 6908 " "Warning: Can't achieve timing requirement Clock Setup: 'SerCLKSet' along 6908 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTDB_CLOCK_REQ_RESTRICTED" "SerCLKSet 4.000 ns " "Warning: Clock period specified in clock requirement for clock \"SerCLKSet\" must be greater than or equal to the I/O edge rate limit of 4.000 ns in the currently selected device" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "Clock period specified in clock requirement for clock \"%1!s!\" must be greater than or equal to the I/O edge rate limit of %2!s! in the currently selected device" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0 -3.79 ns " "Info: Minimum slack time is -3.79 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.218 ns + Shortest register memory " "Info: + Shortest register to memory delay is 3.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X11_Y10_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y10_N31; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.077 ns) 3.218 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0 2 MEM M9K_X13_Y14_N0 0 " "Info: 2: + IC(3.141 ns) + CELL(0.077 ns) = 3.218 ns; Loc. = M9K_X13_Y14_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 2.39 % ) " "Info: Total cell delay = 0.077 ns ( 2.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.141 ns ( 97.61 % ) " "Info: Total interconnect delay = 3.141 ns ( 97.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 3.141ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.008 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 7.008 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-1.750 ns + " "Info: + Hold relationship between source and destination is -1.750 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.250 ns " "Info: + Latch edge is 0.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.770 ns + Smallest " "Info: + Smallest clock skew is 8.770 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 8.472 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination memory is 8.472 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 1 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 1; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.367 ns) 1.189 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.344 ns) + CELL(0.367 ns) = 1.189 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.185 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 2.185 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.733 ns) 4.514 ns OutputController:inst13\|RD 5 REG FF_X16_Y13_N1 2 " "Info: 5: + IC(1.596 ns) + CELL(0.733 ns) = 4.514 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.367 ns) 5.560 ns AllStore:inst2\|21mux:inst16\|5 6 COMB LCCOMB_X17_Y14_N2 1 " "Info: 6: + IC(0.679 ns) + CELL(0.367 ns) = 5.560 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 6.625 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 7 COMB CLKCTRL_G3 746 " "Info: 7: + IC(1.065 ns) + CELL(0.000 ns) = 6.625 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.878 ns) 8.472 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0 8 MEM M9K_X13_Y14_N0 0 " "Info: 8: + IC(0.969 ns) + CELL(0.878 ns) = 8.472 ns; Loc. = M9K_X13_Y14_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 28.32 % ) " "Info: Total cell delay = 3.078 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.792 ns ( 71.68 % ) " "Info: Total interconnect delay = 7.792 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source -0.298 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is -0.298 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) -1.792 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = -1.792 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) -0.298 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X11_Y10_N31 5 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = -0.298 ns; Loc. = FF_X11_Y10_N31; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.814 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 3.141ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 1.344ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 512 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] along 512 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0 -4.112 ns " "Info: Minimum slack time is -4.112 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.218 ns + Shortest register memory " "Info: + Shortest register to memory delay is 3.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X11_Y10_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y10_N31; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.077 ns) 3.218 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0 2 MEM M9K_X13_Y14_N0 0 " "Info: 2: + IC(3.141 ns) + CELL(0.077 ns) = 3.218 ns; Loc. = M9K_X13_Y14_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 2.39 % ) " "Info: Total cell delay = 0.077 ns ( 2.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.141 ns ( 97.61 % ) " "Info: Total interconnect delay = 3.141 ns ( 97.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 3.141ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.330 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 7.330 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-1.946 ns + " "Info: + Hold relationship between source and destination is -1.946 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.062 ns " "Info: + Latch edge is 0.062 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.008 ns " "Info: - Launch edge is 2.008 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.288 ns + Smallest " "Info: + Smallest clock skew is 9.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 8.990 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination memory is 8.990 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 2 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 2; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns fp2:inst6\|tCLK2 3 REG FF_X21_Y4_N27 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y4_N27; Fanout = 2; REG Node = 'fp2:inst6\|tCLK2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.242 ns) 1.707 ns fp2:inst6\|CLKout 4 COMB LCCOMB_X21_Y4_N0 2 " "Info: 4: + IC(0.294 ns) + CELL(0.242 ns) = 1.707 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { fp2:inst6|tCLK2 fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.703 ns MyUart:inst15\|RdCLK 5 REG FF_X21_Y4_N3 3 " "Info: 5: + IC(0.263 ns) + CELL(0.733 ns) = 2.703 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.733 ns) 5.032 ns OutputController:inst13\|RD 6 REG FF_X16_Y13_N1 2 " "Info: 6: + IC(1.596 ns) + CELL(0.733 ns) = 5.032 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.367 ns) 6.078 ns AllStore:inst2\|21mux:inst16\|5 7 COMB LCCOMB_X17_Y14_N2 1 " "Info: 7: + IC(0.679 ns) + CELL(0.367 ns) = 6.078 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 7.143 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 8 COMB CLKCTRL_G3 746 " "Info: 8: + IC(1.065 ns) + CELL(0.000 ns) = 7.143 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.878 ns) 8.990 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0 9 MEM M9K_X13_Y14_N0 0 " "Info: 9: + IC(0.969 ns) + CELL(0.878 ns) = 8.990 ns; Loc. = M9K_X13_Y14_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a256~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 32.37 % ) " "Info: Total cell delay = 3.686 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.702 ns ( 67.63 % ) " "Info: Total interconnect delay = 7.702 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source -0.298 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is -0.298 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) -1.792 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = -1.792 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) -0.298 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X11_Y10_N31 5 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = -0.298 ns; Loc. = FF_X11_Y10_N31; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.814 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.218 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 3.141ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.990 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} fp2:inst6|tCLK2 {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.294ns 0.263ns 1.596ns 0.679ns 1.065ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.242ns 0.733ns 0.733ns 0.367ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 512 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] along 512 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 569 ps " "Info: Minimum slack time is 569 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X15_Y6_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y6_N11; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.436 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X15_Y6_N4 1 " "Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X15_Y6_N4; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.527 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X15_Y6_N5 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X15_Y6_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 41.94 % ) " "Info: Total cell delay = 0.221 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.306 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.341 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.534 ns) 3.341 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X15_Y6_N5 5 " "Info: 3: + IC(0.953 ns) + CELL(0.534 ns) = 3.341 ns; Loc. = FF_X15_Y6_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.98 % ) " "Info: Total cell delay = 0.534 ns ( 15.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 84.02 % ) " "Info: Total interconnect delay = 2.807 ns ( 84.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.341 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.534 ns) 3.341 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X15_Y6_N11 5 " "Info: 3: + IC(0.953 ns) + CELL(0.534 ns) = 3.341 ns; Loc. = FF_X15_Y6_N11; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.98 % ) " "Info: Total cell delay = 0.534 ns ( 15.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 84.02 % ) " "Info: Total interconnect delay = 2.807 ns ( 84.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] register AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 569 ps " "Info: Minimum slack time is 569 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG FF_X17_Y6_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y6_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.436 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X17_Y6_N4 1 " "Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.527 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X17_Y6_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X17_Y6_N5; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 41.94 % ) " "Info: Total cell delay = 0.221 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.306 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.000 ns " "Info: + Latch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.000 ns " "Info: - Launch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.329 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.534 ns) 3.329 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X17_Y6_N5 4 " "Info: 3: + IC(0.941 ns) + CELL(0.534 ns) = 3.329 ns; Loc. = FF_X17_Y6_N5; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.04 % ) " "Info: Total cell delay = 0.534 ns ( 16.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.795 ns ( 83.96 % ) " "Info: Total interconnect delay = 2.795 ns ( 83.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.329 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.534 ns) 3.329 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X17_Y6_N13 5 " "Info: 3: + IC(0.941 ns) + CELL(0.534 ns) = 3.329 ns; Loc. = FF_X17_Y6_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.04 % ) " "Info: Total cell delay = 0.534 ns ( 16.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.795 ns ( 83.96 % ) " "Info: Total interconnect delay = 2.795 ns ( 83.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.941ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\] -435 ps " "Info: Minimum slack time is -435 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\]\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\] 1 REG FF_X16_Y11_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y11_N19; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|ram_read_address\[10\]~10 2 COMB LCCOMB_X16_Y11_N18 2 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X16_Y11_N18; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|ram_read_address\[10\]~10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10 } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 64 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\] 3 REG FF_X16_Y11_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X16_Y11_N19; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.895 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.895 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.937 ns + Smallest " "Info: + Smallest clock skew is 0.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 6.913 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 6.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 3.546 ns core:inst14\|ENWFIFO 3 REG FF_X17_Y14_N11 23 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 3.546 ns; Loc. = FF_X17_Y14_N11; Fanout = 23; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 3.982 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X17_Y14_N16 41 " "Info: 4: + IC(0.306 ns) + CELL(0.130 ns) = 3.982 ns; Loc. = LCCOMB_X17_Y14_N16; Fanout = 41; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.130 ns) 4.333 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X17_Y14_N2 1 " "Info: 5: + IC(0.221 ns) + CELL(0.130 ns) = 4.333 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.351 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 5.398 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G3 746 " "Info: 6: + IC(1.065 ns) + CELL(0.000 ns) = 5.398 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 6.913 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\] 7 REG FF_X16_Y11_N19 1 " "Info: 7: + IC(0.981 ns) + CELL(0.534 ns) = 6.913 ns; Loc. = FF_X16_Y11_N19; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 22.09 % ) " "Info: Total cell delay = 1.527 ns ( 22.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.386 ns ( 77.91 % ) " "Info: Total interconnect delay = 5.386 ns ( 77.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 0.960ns 0.306ns 0.221ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 5.976 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 5.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.242 ns) 3.396 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X17_Y14_N2 1 " "Info: 3: + IC(1.301 ns) + CELL(0.242 ns) = 3.396 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 4.461 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G3 746 " "Info: 4: + IC(1.065 ns) + CELL(0.000 ns) = 4.461 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 5.976 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\] 5 REG FF_X16_Y11_N19 1 " "Info: 5: + IC(0.981 ns) + CELL(0.534 ns) = 5.976 ns; Loc. = FF_X16_Y11_N19; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.776 ns ( 12.99 % ) " "Info: Total cell delay = 0.776 ns ( 12.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 87.01 % ) " "Info: Total interconnect delay = 5.200 ns ( 87.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 1.301ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.242ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 0.960ns 0.306ns 0.221ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 1.301ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.242ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 0.960ns 0.306ns 0.221ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 1.301ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.242ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 0.960ns 0.306ns 0.221ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10] {} } { 0.000ns 1.853ns 1.301ns 1.065ns 0.981ns } { 0.000ns 0.000ns 0.242ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 24 " "Warning: Can't achieve minimum setup and hold requirement PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] along 24 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] register CLKD16:inst5\|step\[1\] register CLKD16:inst5\|step\[1\] 502 ps " "Info: Minimum slack time is 502 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"CLKD16:inst5\|step\[1\]\" and destination register \"CLKD16:inst5\|step\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKD16:inst5\|step\[1\] 1 REG FF_X3_Y14_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X3_Y14_N21; Fanout = 3; REG Node = 'CLKD16:inst5\|step\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst5|step[1] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns CLKD16:inst5\|Add0~1 2 COMB LCCOMB_X3_Y14_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 1; COMB Node = 'CLKD16:inst5\|Add0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { CLKD16:inst5|step[1] CLKD16:inst5|Add0~1 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns CLKD16:inst5\|step\[1\] 3 REG FF_X3_Y14_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X3_Y14_N21; Fanout = 3; REG Node = 'CLKD16:inst5\|step\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { CLKD16:inst5|Add0~1 CLKD16:inst5|step[1] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { CLKD16:inst5|step[1] CLKD16:inst5|Add0~1 CLKD16:inst5|step[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { CLKD16:inst5|step[1] {} CLKD16:inst5|Add0~1 {} CLKD16:inst5|step[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 8.000 ns 4.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] destination 3.355 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 3.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G6 1126 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G6; Fanout = 1126; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.534 ns) 3.355 ns CLKD16:inst5\|step\[1\] 3 REG FF_X3_Y14_N21 3 " "Info: 3: + IC(0.967 ns) + CELL(0.534 ns) = 3.355 ns; Loc. = FF_X3_Y14_N21; Fanout = 3; REG Node = 'CLKD16:inst5\|step\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|step[1] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.92 % ) " "Info: Total cell delay = 0.534 ns ( 15.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 84.08 % ) " "Info: Total interconnect delay = 2.821 ns ( 84.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|step[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|step[1] {} } { 0.000ns 1.854ns 0.967ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] source 3.355 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 3.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G6 1126 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G6; Fanout = 1126; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.534 ns) 3.355 ns CLKD16:inst5\|step\[1\] 3 REG FF_X3_Y14_N21 3 " "Info: 3: + IC(0.967 ns) + CELL(0.534 ns) = 3.355 ns; Loc. = FF_X3_Y14_N21; Fanout = 3; REG Node = 'CLKD16:inst5\|step\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|step[1] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.92 % ) " "Info: Total cell delay = 0.534 ns ( 15.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 84.08 % ) " "Info: Total interconnect delay = 2.821 ns ( 84.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|step[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|step[1] {} } { 0.000ns 1.854ns 0.967ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|step[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|step[1] {} } { 0.000ns 1.854ns 0.967ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/CLKD16.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|step[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|step[1] {} } { 0.000ns 1.854ns 0.967ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { CLKD16:inst5|step[1] CLKD16:inst5|Add0~1 CLKD16:inst5|step[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { CLKD16:inst5|step[1] {} CLKD16:inst5|Add0~1 {} CLKD16:inst5|step[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|step[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|step[1] {} } { 0.000ns 1.854ns 0.967ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN register PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[5\] memory PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0 450 ps " "Info: Minimum slack time is 450 ps for clock \"CLKIN\" between source register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[5\]\" and destination memory \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.780 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[5\] 1 REG FF_X26_Y26_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y26_N11; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 425 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|scan_cache_address\[5\] 2 COMB LCCOMB_X26_Y26_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X26_Y26_N10; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|scan_cache_address\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[5] } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.076 ns) 0.780 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M9K_X25_Y26_N0 0 " "Info: 3: + IC(0.335 ns) + CELL(0.076 ns) = 0.780 ns; Loc. = M9K_X25_Y26_N0; Fanout = 0; MEM Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[5] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.445 ns ( 57.05 % ) " "Info: Total cell delay = 0.445 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.335 ns ( 42.95 % ) " "Info: Total interconnect delay = 0.335 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[5] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.780 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[5] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.335ns } { 0.000ns 0.369ns 0.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.330 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.330 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.342 ns + Smallest " "Info: + Smallest clock skew is 0.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 3.010 ns + Longest memory " "Info: + Longest clock path from clock \"CLKIN\" to destination memory is 3.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G9 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G9; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.874 ns) 3.010 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M9K_X25_Y26_N0 0 " "Info: 4: + IC(0.982 ns) + CELL(0.874 ns) = 3.010 ns; Loc. = M9K_X25_Y26_N0; Fanout = 0; MEM Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 61.96 % ) " "Info: Total cell delay = 1.865 ns ( 61.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 38.04 % ) " "Info: Total interconnect delay = 1.145 ns ( 38.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKIN\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G9 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G9; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.534 ns) 2.668 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[5\] 4 REG FF_X26_Y26_N11 1 " "Info: 4: + IC(0.980 ns) + CELL(0.534 ns) = 2.668 ns; Loc. = FF_X26_Y26_N11; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 425 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 57.16 % ) " "Info: Total cell delay = 1.525 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/pll_reconfig_circuit.v" 425 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[5] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.780 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[5] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.335ns } { 0.000ns 0.369ns 0.076ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SerCLKSet register Decode:inst3\|Data\[2\] register TrigClrDelay:inst25\|tdelay\[4\] 121 ps " "Info: Minimum slack time is 121 ps for clock \"SerCLKSet\" between source register \"Decode:inst3\|Data\[2\]\" and destination register \"TrigClrDelay:inst25\|tdelay\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.068 ns + Shortest register register " "Info: + Shortest register to register delay is 1.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|Data\[2\] 1 REG FF_X30_Y27_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X30_Y27_N13; Fanout = 1; REG Node = 'Decode:inst3\|Data\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|Data[2] } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.342 ns) 1.068 ns TrigClrDelay:inst25\|tdelay\[4\] 2 REG FF_X30_Y25_N21 107 " "Info: 2: + IC(0.726 ns) + CELL(0.342 ns) = 1.068 ns; Loc. = FF_X30_Y25_N21; Fanout = 107; REG Node = 'TrigClrDelay:inst25\|tdelay\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { Decode:inst3|Data[2] TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.342 ns ( 32.02 % ) " "Info: Total cell delay = 0.342 ns ( 32.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 67.98 % ) " "Info: Total interconnect delay = 0.726 ns ( 67.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { Decode:inst3|Data[2] TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.068 ns" { Decode:inst3|Data[2] {} TrigClrDelay:inst25|tdelay[4] {} } { 0.000ns 0.726ns } { 0.000ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.947 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.947 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SerCLKSet 2.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SerCLKSet\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SerCLKSet 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SerCLKSet\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.989 ns + Smallest " "Info: + Smallest clock skew is 0.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SerCLKSet destination 8.355 ns + Longest register " "Info: + Longest clock path from clock \"SerCLKSet\" to destination register is 8.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerCLKSet 1 CLK PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D2; Fanout = 1; CLK Node = 'SerCLKSet'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns SerCLKSet~input 2 COMB IOIBUF_X0_Y25_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X0_Y25_N1; Fanout = 2; COMB Node = 'SerCLKSet~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SerCLKSet SerCLKSet~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.130 ns) 2.280 ns fp2:inst6\|CLKout2 3 REG LCCOMB_X22_Y24_N10 2 " "Info: 3: + IC(1.159 ns) + CELL(0.130 ns) = 2.280 ns; Loc. = LCCOMB_X22_Y24_N10; Fanout = 2; REG Node = 'fp2:inst6\|CLKout2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { SerCLKSet~input fp2:inst6|CLKout2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.733 ns) 3.992 ns MyRx:inst1\|DataReady 4 REG FF_X26_Y27_N1 3 " "Info: 4: + IC(0.979 ns) + CELL(0.733 ns) = 3.992 ns; Loc. = FF_X26_Y27_N1; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { fp2:inst6|CLKout2 MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.733 ns) 5.394 ns Decode:inst3\|SetTrigTime 5 REG FF_X31_Y27_N11 3 " "Info: 5: + IC(0.669 ns) + CELL(0.733 ns) = 5.394 ns; Loc. = FF_X31_Y27_N11; Fanout = 3; REG Node = 'Decode:inst3\|SetTrigTime'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { MyRx:inst1|DataReady Decode:inst3|SetTrigTime } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Decode.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 6.868 ns Decode:inst3\|SetTrigTime~clkctrl 6 COMB CLKCTRL_G10 10 " "Info: 6: + IC(1.474 ns) + CELL(0.000 ns) = 6.868 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'Decode:inst3\|SetTrigTime~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Decode.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.534 ns) 8.355 ns TrigClrDelay:inst25\|tdelay\[4\] 7 REG FF_X30_Y25_N21 107 " "Info: 7: + IC(0.953 ns) + CELL(0.534 ns) = 8.355 ns; Loc. = FF_X30_Y25_N21; Fanout = 107; REG Node = 'TrigClrDelay:inst25\|tdelay\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { Decode:inst3|SetTrigTime~clkctrl TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns ( 37.35 % ) " "Info: Total cell delay = 3.121 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.234 ns ( 62.65 % ) " "Info: Total interconnect delay = 5.234 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.355 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.355 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} TrigClrDelay:inst25|tdelay[4] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 0.669ns 1.474ns 0.953ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SerCLKSet source 7.366 ns - Shortest register " "Info: - Shortest clock path from clock \"SerCLKSet\" to source register is 7.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerCLKSet 1 CLK PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D2; Fanout = 1; CLK Node = 'SerCLKSet'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns SerCLKSet~input 2 COMB IOIBUF_X0_Y25_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X0_Y25_N1; Fanout = 2; COMB Node = 'SerCLKSet~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SerCLKSet SerCLKSet~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.130 ns) 2.280 ns fp2:inst6\|CLKout2 3 REG LCCOMB_X22_Y24_N10 2 " "Info: 3: + IC(1.159 ns) + CELL(0.130 ns) = 2.280 ns; Loc. = LCCOMB_X22_Y24_N10; Fanout = 2; REG Node = 'fp2:inst6\|CLKout2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { SerCLKSet~input fp2:inst6|CLKout2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.733 ns) 3.992 ns MyRx:inst1\|DataReady 4 REG FF_X26_Y27_N1 3 " "Info: 4: + IC(0.979 ns) + CELL(0.733 ns) = 3.992 ns; Loc. = FF_X26_Y27_N1; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { fp2:inst6|CLKout2 MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.000 ns) 5.877 ns MyRx:inst1\|DataReady~clkctrl 5 COMB CLKCTRL_G12 49 " "Info: 5: + IC(1.885 ns) + CELL(0.000 ns) = 5.877 ns; Loc. = CLKCTRL_G12; Fanout = 49; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.534 ns) 7.366 ns Decode:inst3\|Data\[2\] 6 REG FF_X30_Y27_N13 1 " "Info: 6: + IC(0.955 ns) + CELL(0.534 ns) = 7.366 ns; Loc. = FF_X30_Y27_N13; Fanout = 1; REG Node = 'Decode:inst3\|Data\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[2] } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 32.42 % ) " "Info: Total cell delay = 2.388 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 67.58 % ) " "Info: Total interconnect delay = 4.978 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.366 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.366 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[2] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 1.885ns 0.955ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.355 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.355 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} TrigClrDelay:inst25|tdelay[4] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 0.669ns 1.474ns 0.953ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.366 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.366 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[2] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 1.885ns 0.955ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.355 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.355 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} TrigClrDelay:inst25|tdelay[4] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 0.669ns 1.474ns 0.953ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.366 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.366 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[2] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 1.885ns 0.955ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { Decode:inst3|Data[2] TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.068 ns" { Decode:inst3|Data[2] {} TrigClrDelay:inst25|tdelay[4] {} } { 0.000ns 0.726ns } { 0.000ns 0.342ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.355 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl TrigClrDelay:inst25|tdelay[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.355 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} TrigClrDelay:inst25|tdelay[4] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 0.669ns 1.474ns 0.953ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.366 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.366 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[2] {} } { 0.000ns 0.000ns 1.159ns 0.979ns 1.885ns 0.955ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 54 " "Warning: Can't achieve timing requirement tsu along 54 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN pin TrigEN_SW register TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663 -5.228 ns " "Info: Slack time is -5.228 ns for clock \"CLKIN\" between source pin \"TrigEN_SW\" and destination register \"TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "4.000 ns + register " "Info: + tsu requirement for source pin and destination register is 4.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "9.228 ns - " "Info: - tsu from clock to input pin is 9.228 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.961 ns + Longest pin register " "Info: + Longest pin to register delay is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrigEN_SW 1 PIN PIN_H5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H5; Fanout = 1; PIN Node = 'TrigEN_SW'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigEN_SW } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.941 ns) 0.941 ns TrigEN_SW~input 2 COMB IOIBUF_X0_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y27_N1; Fanout = 2; COMB Node = 'TrigEN_SW~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { TrigEN_SW TrigEN_SW~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.242 ns) 2.770 ns TrigClrDelay:inst25\|TmpTrig~682 3 COMB LCCOMB_X26_Y21_N14 2 " "Info: 3: + IC(1.587 ns) + CELL(0.242 ns) = 2.770 ns; Loc. = LCCOMB_X26_Y21_N14; Fanout = 2; COMB Node = 'TrigClrDelay:inst25\|TmpTrig~682'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { TrigEN_SW~input TrigClrDelay:inst25|TmpTrig~682 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.130 ns) 3.224 ns TrigClrDelay:inst25\|Mux0~483 4 COMB LCCOMB_X27_Y21_N28 1 " "Info: 4: + IC(0.324 ns) + CELL(0.130 ns) = 3.224 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~483'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { TrigClrDelay:inst25|TmpTrig~682 TrigClrDelay:inst25|Mux0~483 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.130 ns) 3.554 ns TrigClrDelay:inst25\|Mux0~484 5 COMB LCCOMB_X27_Y21_N6 1 " "Info: 5: + IC(0.200 ns) + CELL(0.130 ns) = 3.554 ns; Loc. = LCCOMB_X27_Y21_N6; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~484'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.330 ns" { TrigClrDelay:inst25|Mux0~483 TrigClrDelay:inst25|Mux0~484 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.130 ns) 3.885 ns TrigClrDelay:inst25\|Mux0~485 6 COMB LCCOMB_X27_Y21_N20 1 " "Info: 6: + IC(0.201 ns) + CELL(0.130 ns) = 3.885 ns; Loc. = LCCOMB_X27_Y21_N20; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~485'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.331 ns" { TrigClrDelay:inst25|Mux0~484 TrigClrDelay:inst25|Mux0~485 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 4.214 ns TrigClrDelay:inst25\|Mux0~486 7 COMB LCCOMB_X27_Y21_N18 1 " "Info: 7: + IC(0.199 ns) + CELL(0.130 ns) = 4.214 ns; Loc. = LCCOMB_X27_Y21_N18; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~486'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { TrigClrDelay:inst25|Mux0~485 TrigClrDelay:inst25|Mux0~486 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.130 ns) 4.541 ns TrigClrDelay:inst25\|Mux0~487 8 COMB LCCOMB_X27_Y21_N24 1 " "Info: 8: + IC(0.197 ns) + CELL(0.130 ns) = 4.541 ns; Loc. = LCCOMB_X27_Y21_N24; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~487'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.327 ns" { TrigClrDelay:inst25|Mux0~486 TrigClrDelay:inst25|Mux0~487 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 4.870 ns TrigClrDelay:inst25\|Mux0~488 9 COMB LCCOMB_X27_Y21_N14 1 " "Info: 9: + IC(0.199 ns) + CELL(0.130 ns) = 4.870 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 1; COMB Node = 'TrigClrDelay:inst25\|Mux0~488'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { TrigClrDelay:inst25|Mux0~487 TrigClrDelay:inst25|Mux0~488 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.961 ns TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663 10 REG FF_X27_Y21_N15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.091 ns) = 4.961 ns; Loc. = FF_X27_Y21_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { TrigClrDelay:inst25|Mux0~488 TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.054 ns ( 41.40 % ) " "Info: Total cell delay = 2.054 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.907 ns ( 58.60 % ) " "Info: Total interconnect delay = 2.907 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { TrigEN_SW TrigEN_SW~input TrigClrDelay:inst25|TmpTrig~682 TrigClrDelay:inst25|Mux0~483 TrigClrDelay:inst25|Mux0~484 TrigClrDelay:inst25|Mux0~485 TrigClrDelay:inst25|Mux0~486 TrigClrDelay:inst25|Mux0~487 TrigClrDelay:inst25|Mux0~488 TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { TrigEN_SW {} TrigEN_SW~input {} TrigClrDelay:inst25|TmpTrig~682 {} TrigClrDelay:inst25|Mux0~483 {} TrigClrDelay:inst25|Mux0~484 {} TrigClrDelay:inst25|Mux0~485 {} TrigClrDelay:inst25|Mux0~486 {} TrigClrDelay:inst25|Mux0~487 {} TrigClrDelay:inst25|Mux0~488 {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 0.000ns 1.587ns 0.324ns 0.200ns 0.201ns 0.199ns 0.197ns 0.199ns 0.000ns } { 0.000ns 0.941ns 0.242ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] -7.646 ns - " "Info: - Offset between input clock \"CLKIN\" and output clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -7.646 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] destination 3.364 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 3.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G6 1126 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G6; Fanout = 1126; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 3.364 ns TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663 3 REG FF_X27_Y21_N15 1 " "Info: 3: + IC(0.976 ns) + CELL(0.534 ns) = 3.364 ns; Loc. = FF_X27_Y21_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|Mux0~532_OTERM615_OTERM625_OTERM663'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trigclrdelay.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.87 % ) " "Info: Total cell delay = 0.534 ns ( 15.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.830 ns ( 84.13 % ) " "Info: Total interconnect delay = 2.830 ns ( 84.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.364 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 1.854ns 0.976ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { TrigEN_SW TrigEN_SW~input TrigClrDelay:inst25|TmpTrig~682 TrigClrDelay:inst25|Mux0~483 TrigClrDelay:inst25|Mux0~484 TrigClrDelay:inst25|Mux0~485 TrigClrDelay:inst25|Mux0~486 TrigClrDelay:inst25|Mux0~487 TrigClrDelay:inst25|Mux0~488 TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { TrigEN_SW {} TrigEN_SW~input {} TrigClrDelay:inst25|TmpTrig~682 {} TrigClrDelay:inst25|Mux0~483 {} TrigClrDelay:inst25|Mux0~484 {} TrigClrDelay:inst25|Mux0~485 {} TrigClrDelay:inst25|Mux0~486 {} TrigClrDelay:inst25|Mux0~487 {} TrigClrDelay:inst25|Mux0~488 {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 0.000ns 1.587ns 0.324ns 0.200ns 0.201ns 0.199ns 0.197ns 0.199ns 0.000ns } { 0.000ns 0.941ns 0.242ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.364 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 1.854ns 0.976ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { TrigEN_SW TrigEN_SW~input TrigClrDelay:inst25|TmpTrig~682 TrigClrDelay:inst25|Mux0~483 TrigClrDelay:inst25|Mux0~484 TrigClrDelay:inst25|Mux0~485 TrigClrDelay:inst25|Mux0~486 TrigClrDelay:inst25|Mux0~487 TrigClrDelay:inst25|Mux0~488 TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { TrigEN_SW {} TrigEN_SW~input {} TrigClrDelay:inst25|TmpTrig~682 {} TrigClrDelay:inst25|Mux0~483 {} TrigClrDelay:inst25|Mux0~484 {} TrigClrDelay:inst25|Mux0~485 {} TrigClrDelay:inst25|Mux0~486 {} TrigClrDelay:inst25|Mux0~487 {} TrigClrDelay:inst25|Mux0~488 {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 0.000ns 1.587ns 0.324ns 0.200ns 0.201ns 0.199ns 0.197ns 0.199ns 0.000ns } { 0.000ns 0.941ns 0.242ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.364 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} TrigClrDelay:inst25|Mux0~532_OTERM615_OTERM625_OTERM663 {} } { 0.000ns 1.854ns 0.976ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 332 " "Warning: Can't achieve timing requirement tco along 332 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SerCLKSet memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a158 pin SOUT\[30\] -11.599 ns " "Info: Slack time is -11.599 ns for clock \"SerCLKSet\" between source memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a158\" and destination pin \"SOUT\[30\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "4.000 ns + memory " "Info: + tco requirement for source memory and destination pin is 4.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "15.599 ns - " "Info: - tco from clock to output pin is 15.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SerCLKSet source 10.218 ns + Longest memory " "Info: + Longest clock path from clock \"SerCLKSet\" to source memory is 10.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerCLKSet 1 CLK PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D2; Fanout = 1; CLK Node = 'SerCLKSet'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns SerCLKSet~input 2 COMB IOIBUF_X0_Y25_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X0_Y25_N1; Fanout = 2; COMB Node = 'SerCLKSet~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SerCLKSet SerCLKSet~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.130 ns) 2.994 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.873 ns) + CELL(0.130 ns) = 2.994 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { SerCLKSet~input fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 3.990 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 3.990 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.733 ns) 6.319 ns OutputController:inst13\|RD 5 REG FF_X16_Y13_N1 2 " "Info: 5: + IC(1.596 ns) + CELL(0.733 ns) = 6.319 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.367 ns) 7.365 ns AllStore:inst2\|21mux:inst16\|5 6 COMB LCCOMB_X17_Y14_N2 1 " "Info: 6: + IC(0.679 ns) + CELL(0.367 ns) = 7.365 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 8.430 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 7 COMB CLKCTRL_G3 746 " "Info: 7: + IC(1.065 ns) + CELL(0.000 ns) = 8.430 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.812 ns) 10.218 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a158 8 MEM M9K_X13_Y8_N0 1 " "Info: 8: + IC(0.976 ns) + CELL(0.812 ns) = 10.218 ns; Loc. = M9K_X13_Y8_N0; Fanout = 1; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a158'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 36.86 % ) " "Info: Total cell delay = 3.766 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.452 ns ( 63.14 % ) " "Info: Total interconnect delay = 6.452 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.218 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.218 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 {} } { 0.000ns 0.000ns 1.873ns 0.263ns 1.596ns 0.679ns 1.065ns 0.976ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.733ns 0.367ns 0.000ns 0.812ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns + " "Info: + Micro clock to output delay of source is 0.255 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5106 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.126 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.046 ns) 0.046 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a158 1 MEM M9K_X13_Y8_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.046 ns) = 0.046 ns; Loc. = M9K_X13_Y8_N0; Fanout = 1; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a158'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.242 ns) 1.211 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[30\]~2 2 COMB LCCOMB_X12_Y9_N10 1 " "Info: 2: + IC(0.923 ns) + CELL(0.242 ns) = 1.211 ns; Loc. = LCCOMB_X12_Y9_N10; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[30\]~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 } "NODE_NAME" } } { "db/mux_0pb.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_0pb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.130 ns) 1.538 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[30\]~3 3 COMB LCCOMB_X12_Y9_N4 2 " "Info: 3: + IC(0.197 ns) + CELL(0.130 ns) = 1.538 ns; Loc. = LCCOMB_X12_Y9_N4; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[30\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.327 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 } "NODE_NAME" } } { "db/mux_0pb.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_0pb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(2.281 ns) 5.126 ns SOUT\[30\]~output 4 COMB IOOBUF_X41_Y9_N23 1 " "Info: 4: + IC(1.307 ns) + CELL(2.281 ns) = 5.126 ns; Loc. = IOOBUF_X41_Y9_N23; Fanout = 1; COMB Node = 'SOUT\[30\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.588 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 SOUT[30]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.126 ns SOUT\[30\] 5 PIN PIN_R18 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 5.126 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'SOUT\[30\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { SOUT[30]~output SOUT[30] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.699 ns ( 52.65 % ) " "Info: Total cell delay = 2.699 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 47.35 % ) " "Info: Total interconnect delay = 2.427 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 SOUT[30]~output SOUT[30] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 {} SOUT[30]~output {} SOUT[30] {} } { 0.000ns 0.923ns 0.197ns 1.307ns 0.000ns } { 0.046ns 0.242ns 0.130ns 2.281ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.218 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.218 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 {} } { 0.000ns 0.000ns 1.873ns 0.263ns 1.596ns 0.679ns 1.065ns 0.976ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.733ns 0.367ns 0.000ns 0.812ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 SOUT[30]~output SOUT[30] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 {} SOUT[30]~output {} SOUT[30] {} } { 0.000ns 0.923ns 0.197ns 1.307ns 0.000ns } { 0.046ns 0.242ns 0.130ns 2.281ns 0.000ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.218 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.218 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 {} } { 0.000ns 0.000ns 1.873ns 0.263ns 1.596ns 0.679ns 1.065ns 0.976ns } { 0.000ns 0.991ns 0.130ns 0.733ns 0.733ns 0.367ns 0.000ns 0.812ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 SOUT[30]~output SOUT[30] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3 {} SOUT[30]~output {} SOUT[30] {} } { 0.000ns 0.923ns 0.197ns 1.307ns 0.000ns } { 0.046ns 0.242ns 0.130ns 2.281ns 0.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] pin TestOut\[12\] -4.093 ns " "Info: Slack time is -4.093 ns between source register \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" and destination pin \"TestOut\[12\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 2.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.093 ns - Longest register pin " "Info: - Longest register to pin delay is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G14 6 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.347 ns) 3.591 ns RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\]~_Duplicate_1 3 COMB LCCOMB_X4_Y1_N24 1 " "Info: 3: + IC(1.365 ns) + CELL(0.347 ns) = 3.591 ns; Loc. = LCCOMB_X4_Y1_N24; Fanout = 1; COMB Node = 'RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 } "NODE_NAME" } } { "TestOutput.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/TestOutput.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(2.025 ns) 6.093 ns TestOut\[12\]~output 4 COMB IOOBUF_X3_Y0_N2 1 " "Info: 4: + IC(0.477 ns) + CELL(2.025 ns) = 6.093 ns; Loc. = IOOBUF_X3_Y0_N2; Fanout = 1; COMB Node = 'TestOut\[12\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.093 ns TestOut\[12\] 5 PIN PIN_R11 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 6.093 ns; Loc. = PIN_R11; Fanout = 0; PIN Node = 'TestOut\[12\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 38.93 % ) " "Info: Total cell delay = 2.372 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.721 ns ( 61.07 % ) " "Info: Total interconnect delay = 3.721 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 {} TestOut[12]~output {} TestOut[12] {} } { 0.000ns 1.879ns 1.365ns 0.477ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.025ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 {} TestOut[12]~output {} TestOut[12] {} } { 0.000ns 1.879ns 1.365ns 0.477ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.025ns 0.000ns } "" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tpd 23 " "Warning: Can't achieve timing requirement tpd along 23 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SerCLKSet pin Rx register MyRx:inst1\|Data\[10\] 2.119 ns " "Info: Minimum slack time is 2.119 ns for clock \"SerCLKSet\" between source pin \"Rx\" and destination register \"MyRx:inst1\|Data\[10\]\"" { { "Info" "ITDB_FULL_TH_REQUIREMENT" "4.000 ns + register " "Info: + th requirement for source pin and destination register is 4.000 ns" {  } {  } 0 0 "%2!c! th requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TH_RESULT" "1.881 ns - " "Info: - th from clock to input pin is 1.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SerCLKSet destination 6.897 ns + Longest register " "Info: + Longest clock path from clock \"SerCLKSet\" to destination register is 6.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerCLKSet 1 CLK PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D2; Fanout = 1; CLK Node = 'SerCLKSet'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns SerCLKSet~input 2 COMB IOIBUF_X0_Y25_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X0_Y25_N1; Fanout = 2; COMB Node = 'SerCLKSet~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SerCLKSet SerCLKSet~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.130 ns) 2.280 ns fp2:inst6\|CLKout2 3 REG LCCOMB_X22_Y24_N10 2 " "Info: 3: + IC(1.159 ns) + CELL(0.130 ns) = 2.280 ns; Loc. = LCCOMB_X22_Y24_N10; Fanout = 2; REG Node = 'fp2:inst6\|CLKout2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { SerCLKSet~input fp2:inst6|CLKout2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.114 ns) + CELL(0.000 ns) 5.394 ns fp2:inst6\|CLKout2~clkctrl 4 COMB CLKCTRL_G17 65 " "Info: 4: + IC(3.114 ns) + CELL(0.000 ns) = 5.394 ns; Loc. = CLKCTRL_G17; Fanout = 65; COMB Node = 'fp2:inst6\|CLKout2~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.114 ns" { fp2:inst6|CLKout2 fp2:inst6|CLKout2~clkctrl } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.534 ns) 6.897 ns MyRx:inst1\|Data\[10\] 5 REG FF_X26_Y27_N25 19 " "Info: 5: + IC(0.969 ns) + CELL(0.534 ns) = 6.897 ns; Loc. = FF_X26_Y27_N25; Fanout = 19; REG Node = 'MyRx:inst1\|Data\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { fp2:inst6|CLKout2~clkctrl MyRx:inst1|Data[10] } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.655 ns ( 24.00 % ) " "Info: Total cell delay = 1.655 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.242 ns ( 76.00 % ) " "Info: Total interconnect delay = 5.242 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 fp2:inst6|CLKout2~clkctrl MyRx:inst1|Data[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} fp2:inst6|CLKout2~clkctrl {} MyRx:inst1|Data[10] {} } { 0.000ns 0.000ns 1.159ns 3.114ns 0.969ns } { 0.000ns 0.991ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.173 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx 1 PIN PIN_U22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_U22; Fanout = 1; PIN Node = 'Rx'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 304 1504 1672 320 "Rx" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.971 ns) 0.971 ns Rx~input 2 COMB IOIBUF_X41_Y8_N8 10 " "Info: 2: + IC(0.000 ns) + CELL(0.971 ns) = 0.971 ns; Loc. = IOIBUF_X41_Y8_N8; Fanout = 10; COMB Node = 'Rx~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { Rx Rx~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 304 1504 1672 320 "Rx" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.981 ns) + CELL(0.130 ns) 5.082 ns MyRx:inst1\|Data\[10\]~7 3 COMB LCCOMB_X26_Y27_N24 1 " "Info: 3: + IC(3.981 ns) + CELL(0.130 ns) = 5.082 ns; Loc. = LCCOMB_X26_Y27_N24; Fanout = 1; COMB Node = 'MyRx:inst1\|Data\[10\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { Rx~input MyRx:inst1|Data[10]~7 } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 5.173 ns MyRx:inst1\|Data\[10\] 4 REG FF_X26_Y27_N25 19 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 5.173 ns; Loc. = FF_X26_Y27_N25; Fanout = 19; REG Node = 'MyRx:inst1\|Data\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { MyRx:inst1|Data[10]~7 MyRx:inst1|Data[10] } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MyRx.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 23.04 % ) " "Info: Total cell delay = 1.192 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.981 ns ( 76.96 % ) " "Info: Total interconnect delay = 3.981 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.173 ns" { Rx Rx~input MyRx:inst1|Data[10]~7 MyRx:inst1|Data[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.173 ns" { Rx {} Rx~input {} MyRx:inst1|Data[10]~7 {} MyRx:inst1|Data[10] {} } { 0.000ns 0.000ns 3.981ns 0.000ns } { 0.000ns 0.971ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 fp2:inst6|CLKout2~clkctrl MyRx:inst1|Data[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} fp2:inst6|CLKout2~clkctrl {} MyRx:inst1|Data[10] {} } { 0.000ns 0.000ns 1.159ns 3.114ns 0.969ns } { 0.000ns 0.991ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.173 ns" { Rx Rx~input MyRx:inst1|Data[10]~7 MyRx:inst1|Data[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.173 ns" { Rx {} Rx~input {} MyRx:inst1|Data[10]~7 {} MyRx:inst1|Data[10] {} } { 0.000ns 0.000ns 3.981ns 0.000ns } { 0.000ns 0.971ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! th from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { SerCLKSet SerCLKSet~input fp2:inst6|CLKout2 fp2:inst6|CLKout2~clkctrl MyRx:inst1|Data[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { SerCLKSet {} SerCLKSet~input {} fp2:inst6|CLKout2 {} fp2:inst6|CLKout2~clkctrl {} MyRx:inst1|Data[10] {} } { 0.000ns 0.000ns 1.159ns 3.114ns 0.969ns } { 0.000ns 0.991ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.173 ns" { Rx Rx~input MyRx:inst1|Data[10]~7 MyRx:inst1|Data[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.173 ns" { Rx {} Rx~input {} MyRx:inst1|Data[10]~7 {} MyRx:inst1|Data[10] {} } { 0.000ns 0.000ns 3.981ns 0.000ns } { 0.000ns 0.971ns 0.130ns 0.091ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLKIN2 TestOut\[4\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] -245.838 ns clock " "Info: Minimum tco from clock \"CLKIN2\" to destination pin \"TestOut\[4\]\" through clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -245.838 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN2 RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] -250.984 ns + " "Info: + Offset between input clock \"CLKIN2\" and output clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -250.984 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.146 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 5.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G14 6 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(2.005 ns) 5.146 ns TestOut\[4\]~output 3 COMB IOOBUF_X32_Y0_N23 1 " "Info: 3: + IC(1.262 ns) + CELL(2.005 ns) = 5.146 ns; Loc. = IOOBUF_X32_Y0_N23; Fanout = 1; COMB Node = 'TestOut\[4\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl TestOut[4]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.146 ns TestOut\[4\] 4 PIN PIN_W15 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.146 ns; Loc. = PIN_W15; Fanout = 0; PIN Node = 'TestOut\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[4]~output TestOut[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.005 ns ( 38.96 % ) " "Info: Total cell delay = 2.005 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.141 ns ( 61.04 % ) " "Info: Total interconnect delay = 3.141 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl TestOut[4]~output TestOut[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} TestOut[4]~output {} TestOut[4] {} } { 0.000ns 1.879ns 1.262ns 0.000ns } { 0.000ns 0.000ns 2.005ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl TestOut[4]~output TestOut[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} TestOut[4]~output {} TestOut[4] {} } { 0.000ns 1.879ns 1.262ns 0.000ns } { 0.000ns 0.000ns 2.005ns 0.000ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW2 TestOut\[15\] 4.267 ns Shortest " "Info: Shortest tpd from source pin \"SW2\" to destination pin \"TestOut\[15\]\" is 4.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SW2 1 PIN PIN_H6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H6; Fanout = 1; PIN Node = 'SW2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -88 944 1112 -72 "SW2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.941 ns) 0.941 ns SW2~input 2 COMB IOIBUF_X0_Y25_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y25_N22; Fanout = 1; COMB Node = 'SW2~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { SW2 SW2~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -88 944 1112 -72 "SW2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(2.015 ns) 4.267 ns TestOut\[15\]~output 3 COMB IOOBUF_X1_Y0_N9 1 " "Info: 3: + IC(1.311 ns) + CELL(2.015 ns) = 4.267 ns; Loc. = IOOBUF_X1_Y0_N9; Fanout = 1; COMB Node = 'TestOut\[15\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { SW2~input TestOut[15]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 4.267 ns TestOut\[15\] 4 PIN PIN_T9 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 4.267 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'TestOut\[15\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[15]~output TestOut[15] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.956 ns ( 69.28 % ) " "Info: Total cell delay = 2.956 ns ( 69.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 30.72 % ) " "Info: Total interconnect delay = 1.311 ns ( 30.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { SW2 SW2~input TestOut[15]~output TestOut[15] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.267 ns" { SW2 {} SW2~input {} TestOut[15]~output {} TestOut[15] {} } { 0.000ns 0.000ns 1.311ns 0.000ns } { 0.000ns 0.941ns 2.015ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (High) 640 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 640 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (Low) 640 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 640 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "SerCLKSet AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270 -0.587 ns " "Info: Minimum pulse width minimum slack time is -0.587 ns between clock \"SerCLKSet\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted SerCLKSet high 1.000 ns + " "Info: + non-inverted clock path from clock \"SerCLKSet\" to destination has high pulse width of 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SerCLKSet 2.000 ns 0.000 ns non-inverted 50 " "Info: Clock period of Source clock \"SerCLKSet\" is 2.000 ns with non-inverted offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { SerCLKSet {} } {  } {  } "" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270 high 1.587 ns - " "Info: - Register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270\" has a high minimum pulse width requirement of 1.587 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 {} } { 0.000ns } { 0.046ns } "" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8690 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { SerCLKSet {} } {  } {  } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 {} } { 0.000ns } { 0.046ns } "" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8690 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "SerCLKSet AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270 -0.587 ns " "Info: Minimum pulse width minimum slack time is -0.587 ns between clock \"SerCLKSet\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted SerCLKSet low 1.000 ns + " "Info: + non-inverted clock path from clock \"SerCLKSet\" to destination has low pulse width of 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SerCLKSet 2.000 ns 0.000 ns non-inverted 50 " "Info: Clock period of Source clock \"SerCLKSet\" is 2.000 ns with non-inverted offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { SerCLKSet {} } {  } {  } "" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270 low 1.587 ns - " "Info: - Register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a270\" has a low minimum pulse width requirement of 1.587 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 {} } { 0.000ns } { 0.046ns } "" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8690 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerCLKSet } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { SerCLKSet {} } {  } {  } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270 {} } { 0.000ns } { 0.046ns } "" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 8690 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 3.92 ns " "Info: Slack time is 3.92 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "4.367 ns - " "Info: - Data arrival time is 4.367 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.290 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.290 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.534 ns) -0.290 ns core:inst14\|ClrFIFO 3 REG FF_X17_Y25_N5 77 " "Info: 3: + IC(0.969 ns) + CELL(0.534 ns) = -0.290 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.91 % ) " "Info: Total cell delay = 0.534 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.09 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.290 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.458 ns + Longest register register " "Info: + Longest register to register delay is 4.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X17_Y25_N5 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.684 ns) + CELL(0.774 ns) 4.458 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 2 REG DDIOOUTCELL_X16_Y29_N32 1 " "Info: 2: + IC(3.684 ns) + CELL(0.774 ns) = 4.458 ns; Loc. = DDIOOUTCELL_X16_Y29_N32; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 17.36 % ) " "Info: Total cell delay = 0.774 ns ( 17.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 82.64 % ) " "Info: Total interconnect delay = 3.684 ns ( 82.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.290 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.287 ns + " "Info: + Data required time is 8.287 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.250 ns " "Info: + Latch edge is 0.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 8.117 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 8.117 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 1 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 1; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.367 ns) 1.189 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.344 ns) + CELL(0.367 ns) = 1.189 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.185 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 2.185 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.733 ns) 4.514 ns OutputController:inst13\|RD 5 REG FF_X16_Y13_N1 2 " "Info: 5: + IC(1.596 ns) + CELL(0.733 ns) = 4.514 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.367 ns) 5.560 ns AllStore:inst2\|21mux:inst16\|5 6 COMB LCCOMB_X17_Y14_N2 1 " "Info: 6: + IC(0.679 ns) + CELL(0.367 ns) = 5.560 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 6.625 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 7 COMB CLKCTRL_G3 746 " "Info: 7: + IC(1.065 ns) + CELL(0.000 ns) = 6.625 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.488 ns) 8.117 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 8 REG DDIOOUTCELL_X16_Y29_N32 1 " "Info: 8: + IC(1.004 ns) + CELL(0.488 ns) = 8.117 ns; Loc. = DDIOOUTCELL_X16_Y29_N32; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.688 ns ( 25.56 % ) " "Info: Total cell delay = 2.688 ns ( 25.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.827 ns ( 74.44 % ) " "Info: Total interconnect delay = 7.827 ns ( 74.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.117 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.117 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.117 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.290 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 4.25 ns " "Info: Slack time is 4.25 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "4.367 ns - " "Info: - Data arrival time is 4.367 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.290 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.290 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.534 ns) -0.290 ns core:inst14\|ClrFIFO 3 REG FF_X17_Y25_N5 77 " "Info: 3: + IC(0.969 ns) + CELL(0.534 ns) = -0.290 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.91 % ) " "Info: Total cell delay = 0.534 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.09 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.290 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.458 ns + Longest register register " "Info: + Longest register to register delay is 4.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X17_Y25_N5 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.684 ns) + CELL(0.774 ns) 4.458 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 2 REG DDIOOUTCELL_X16_Y29_N32 1 " "Info: 2: + IC(3.684 ns) + CELL(0.774 ns) = 4.458 ns; Loc. = DDIOOUTCELL_X16_Y29_N32; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 17.36 % ) " "Info: Total cell delay = 0.774 ns ( 17.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 82.64 % ) " "Info: Total interconnect delay = 3.684 ns ( 82.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.290 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.617 ns + " "Info: + Data required time is 8.617 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.062 ns " "Info: + Latch edge is 0.062 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 8.635 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 8.635 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 2 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 2; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns fp2:inst6\|tCLK2 3 REG FF_X21_Y4_N27 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y4_N27; Fanout = 2; REG Node = 'fp2:inst6\|tCLK2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.242 ns) 1.707 ns fp2:inst6\|CLKout 4 COMB LCCOMB_X21_Y4_N0 2 " "Info: 4: + IC(0.294 ns) + CELL(0.242 ns) = 1.707 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { fp2:inst6|tCLK2 fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.703 ns MyUart:inst15\|RdCLK 5 REG FF_X21_Y4_N3 3 " "Info: 5: + IC(0.263 ns) + CELL(0.733 ns) = 2.703 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.733 ns) 5.032 ns OutputController:inst13\|RD 6 REG FF_X16_Y13_N1 2 " "Info: 6: + IC(1.596 ns) + CELL(0.733 ns) = 5.032 ns; Loc. = FF_X16_Y13_N1; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.367 ns) 6.078 ns AllStore:inst2\|21mux:inst16\|5 7 COMB LCCOMB_X17_Y14_N2 1 " "Info: 7: + IC(0.679 ns) + CELL(0.367 ns) = 6.078 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 7.143 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 8 COMB CLKCTRL_G3 746 " "Info: 8: + IC(1.065 ns) + CELL(0.000 ns) = 7.143 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.488 ns) 8.635 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 9 REG DDIOOUTCELL_X16_Y29_N32 1 " "Info: 9: + IC(1.004 ns) + CELL(0.488 ns) = 8.635 ns; Loc. = DDIOOUTCELL_X16_Y29_N32; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 29.87 % ) " "Info: Total cell delay = 3.296 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.737 ns ( 70.13 % ) " "Info: Total interconnect delay = 7.737 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.290 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 5.86 ns " "Info: Slack time is 5.86 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "8.013 ns - " "Info: - Data arrival time is 8.013 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 3.356 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 3.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.534 ns) 3.356 ns core:inst14\|ClrFIFO 3 REG FF_X17_Y25_N5 77 " "Info: 3: + IC(0.969 ns) + CELL(0.534 ns) = 3.356 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.91 % ) " "Info: Total cell delay = 0.534 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.09 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.458 ns + Longest register register " "Info: + Longest register to register delay is 4.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X17_Y25_N5 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.684 ns) + CELL(0.774 ns) 4.458 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 2 REG DDIOOUTCELL_X16_Y29_N32 1 " "Info: 2: + IC(3.684 ns) + CELL(0.774 ns) = 4.458 ns; Loc. = DDIOOUTCELL_X16_Y29_N32; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 17.36 % ) " "Info: Total cell delay = 0.774 ns ( 17.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 82.64 % ) " "Info: Total interconnect delay = 3.684 ns ( 82.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "13.873 ns + " "Info: + Data required time is 13.873 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 5.953 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 5.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.242 ns) 3.396 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X17_Y14_N2 1 " "Info: 3: + IC(1.301 ns) + CELL(0.242 ns) = 3.396 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 4.461 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G3 746 " "Info: 4: + IC(1.065 ns) + CELL(0.000 ns) = 4.461 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.488 ns) 5.953 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 5 REG DDIOOUTCELL_X16_Y29_N32 1 " "Info: 5: + IC(1.004 ns) + CELL(0.488 ns) = 5.953 ns; Loc. = DDIOOUTCELL_X16_Y29_N32; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.730 ns ( 12.26 % ) " "Info: Total cell delay = 0.730 ns ( 12.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.223 ns ( 87.74 % ) " "Info: Total interconnect delay = 5.223 ns ( 87.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ENOUT register OutputController:inst13\|tDataIn\[31\] 1.21 ns " "Info: Minimum slack time is 1.21 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ENOUT\" and destination register \"OutputController:inst13\|tDataIn\[31\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "9.390 ns + " "Info: + Data arrival time is 9.390 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 8.000 ns " "Info: + Launch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.291 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.291 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.534 ns) -0.291 ns core:inst14\|ENOUT 3 REG FF_X15_Y25_N17 180 " "Info: 3: + IC(0.968 ns) + CELL(0.534 ns) = -0.291 ns; Loc. = FF_X15_Y25_N17; Fanout = 180; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.92 % ) " "Info: Total cell delay = 0.534 ns ( 15.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 84.08 % ) " "Info: Total interconnect delay = 2.821 ns ( 84.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.482 ns + Shortest register register " "Info: + Shortest register to register delay is 1.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENOUT 1 REG FF_X15_Y25_N17 180 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y25_N17; Fanout = 180; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.774 ns) 1.482 ns OutputController:inst13\|tDataIn\[31\] 2 REG DDIOOUTCELL_X14_Y29_N32 1 " "Info: 2: + IC(0.708 ns) + CELL(0.774 ns) = 1.482 ns; Loc. = DDIOOUTCELL_X14_Y29_N32; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[31\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 52.23 % ) " "Info: Total cell delay = 0.774 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 47.77 % ) " "Info: Total interconnect delay = 0.708 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.180 ns - " "Info: - Data required time is 8.180 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.125 ns " "Info: + Latch edge is 0.125 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 1953.125 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with inverted offset of 1953.125 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 7.954 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 7.954 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 1 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 1; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.367 ns) 1.189 ns fp2:inst6\|CLKout 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.344 ns) + CELL(0.367 ns) = 1.189 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.185 ns MyUart:inst15\|RdCLK 4 REG FF_X21_Y4_N3 3 " "Info: 4: + IC(0.263 ns) + CELL(0.733 ns) = 2.185 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.000 ns) 6.466 ns MyUart:inst15\|RdCLK~clkctrl 5 COMB CLKCTRL_G16 188 " "Info: 5: + IC(4.281 ns) + CELL(0.000 ns) = 6.466 ns; Loc. = CLKCTRL_G16; Fanout = 188; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.488 ns) 7.954 ns OutputController:inst13\|tDataIn\[31\] 6 REG DDIOOUTCELL_X14_Y29_N32 1 " "Info: 6: + IC(1.000 ns) + CELL(0.488 ns) = 7.954 ns; Loc. = DDIOOUTCELL_X14_Y29_N32; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[31\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.588 ns ( 15.34 % ) " "Info: Total cell delay = 1.588 ns ( 15.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.764 ns ( 84.66 % ) " "Info: Total interconnect delay = 8.764 ns ( 84.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|ENOUT register OutputController:inst13\|tDataIn\[31\] 786 ps " "Info: Minimum slack time is 786 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|ENOUT\" and destination register \"OutputController:inst13\|tDataIn\[31\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "9.390 ns + " "Info: + Data arrival time is 9.390 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 8.000 ns " "Info: + Launch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.291 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.291 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.534 ns) -0.291 ns core:inst14\|ENOUT 3 REG FF_X15_Y25_N17 180 " "Info: 3: + IC(0.968 ns) + CELL(0.534 ns) = -0.291 ns; Loc. = FF_X15_Y25_N17; Fanout = 180; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.92 % ) " "Info: Total cell delay = 0.534 ns ( 15.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 84.08 % ) " "Info: Total interconnect delay = 2.821 ns ( 84.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.482 ns + Shortest register register " "Info: + Shortest register to register delay is 1.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENOUT 1 REG FF_X15_Y25_N17 180 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y25_N17; Fanout = 180; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.774 ns) 1.482 ns OutputController:inst13\|tDataIn\[31\] 2 REG DDIOOUTCELL_X14_Y29_N32 1 " "Info: 2: + IC(0.708 ns) + CELL(0.774 ns) = 1.482 ns; Loc. = DDIOOUTCELL_X14_Y29_N32; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[31\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 52.23 % ) " "Info: Total cell delay = 0.774 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 47.77 % ) " "Info: Total interconnect delay = 0.708 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.604 ns - " "Info: - Data required time is 8.604 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.031 ns " "Info: + Latch edge is 0.031 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 488.281 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with inverted offset of 488.281 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 8.472 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 8.472 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 2 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 2; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns fp2:inst6\|tCLK2 3 REG FF_X21_Y4_N27 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y4_N27; Fanout = 2; REG Node = 'fp2:inst6\|tCLK2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.242 ns) 1.707 ns fp2:inst6\|CLKout 4 COMB LCCOMB_X21_Y4_N0 2 " "Info: 4: + IC(0.294 ns) + CELL(0.242 ns) = 1.707 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'fp2:inst6\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { fp2:inst6|tCLK2 fp2:inst6|CLKout } "NODE_NAME" } } { "fp2.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/fp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.733 ns) 2.703 ns MyUart:inst15\|RdCLK 5 REG FF_X21_Y4_N3 3 " "Info: 5: + IC(0.263 ns) + CELL(0.733 ns) = 2.703 ns; Loc. = FF_X21_Y4_N3; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { fp2:inst6|CLKout MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.000 ns) 6.984 ns MyUart:inst15\|RdCLK~clkctrl 6 COMB CLKCTRL_G16 188 " "Info: 6: + IC(4.281 ns) + CELL(0.000 ns) = 6.984 ns; Loc. = CLKCTRL_G16; Fanout = 188; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.488 ns) 8.472 ns OutputController:inst13\|tDataIn\[31\] 7 REG DDIOOUTCELL_X14_Y29_N32 1 " "Info: 7: + IC(1.000 ns) + CELL(0.488 ns) = 8.472 ns; Loc. = DDIOOUTCELL_X14_Y29_N32; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[31\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.196 ns ( 20.20 % ) " "Info: Total cell delay = 2.196 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.674 ns ( 79.80 % ) " "Info: Total interconnect delay = 8.674 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl fp2:inst6|tCLK2 fp2:inst6|CLKout MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[31] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] -404 ps " "Info: Minimum slack time is -404 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "6.574 ns + " "Info: + Data arrival time is 6.574 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 3.356 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 3.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.534 ns) 3.356 ns core:inst14\|ClrFIFO 3 REG FF_X17_Y25_N5 77 " "Info: 3: + IC(0.969 ns) + CELL(0.534 ns) = 3.356 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.91 % ) " "Info: Total cell delay = 0.534 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 84.09 % ) " "Info: Total interconnect delay = 2.822 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.019 ns + Shortest register register " "Info: + Shortest register to register delay is 3.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X17_Y25_N5 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y25_N5; Fanout = 77; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.774 ns) 3.019 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] 2 REG DDIOOUTCELL_X0_Y13_N4 1 " "Info: 2: + IC(2.245 ns) + CELL(0.774 ns) = 3.019 ns; Loc. = DDIOOUTCELL_X0_Y13_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 25.64 % ) " "Info: Total cell delay = 0.774 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 74.36 % ) " "Info: Total interconnect delay = 2.245 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "6.978 ns - " "Info: - Data required time is 6.978 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 6.877 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 6.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G5 39 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 3.546 ns core:inst14\|ENWFIFO 3 REG FF_X17_Y14_N11 23 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 3.546 ns; Loc. = FF_X17_Y14_N11; Fanout = 23; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 3.982 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X17_Y14_N16 41 " "Info: 4: + IC(0.306 ns) + CELL(0.130 ns) = 3.982 ns; Loc. = LCCOMB_X17_Y14_N16; Fanout = 41; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.130 ns) 4.333 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X17_Y14_N2 1 " "Info: 5: + IC(0.221 ns) + CELL(0.130 ns) = 4.333 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.351 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 5.398 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G3 746 " "Info: 6: + IC(1.065 ns) + CELL(0.000 ns) = 5.398 ns; Loc. = CLKCTRL_G3; Fanout = 746; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.488 ns) 6.877 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] 7 REG DDIOOUTCELL_X0_Y13_N4 1 " "Info: 7: + IC(0.991 ns) + CELL(0.488 ns) = 6.877 ns; Loc. = DDIOOUTCELL_X0_Y13_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 21.54 % ) " "Info: Total cell delay = 1.481 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.396 ns ( 78.46 % ) " "Info: Total interconnect delay = 5.396 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.877 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.877 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.877 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' 15 " "Warning: Can't achieve timing requirement Removal: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' along 15 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 18:26:29 2011 " "Info: Processing ended: Tue Nov 08 18:26:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
