Analysis & Synthesis report for QPSK
Fri Mar 01 19:42:15 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Mar 01 19:42:15 2019               ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; QPSK                                            ;
; Top-level Entity Name              ; QPSKcodedecode                                  ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
; UFM blocks                         ; N/A until Partition Merge                       ;
; ADC blocks                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484I7G     ;                    ;
; Top-level entity name                                                      ; QPSKcodedecode     ; QPSK               ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+------------------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; LPM_MULT               ; 16.0    ; N/A          ; N/A          ; |QPSKcodedecode|LPM:b2v_inst4  ; LPM.v           ;
; N/A    ; altera_nco_ii          ; 16.0    ; N/A          ; N/A          ; |QPSKcodedecode|NCO:b2v_inst8  ; nco.qsys        ;
; Altera ; LPM_MULT               ; 16.0    ; N/A          ; N/A          ; |QPSKcodedecode|LPM:b2v_inst9  ; LPM.v           ;
; N/A    ; altera_nco_ii          ; 16.0    ; N/A          ; N/A          ; |QPSKcodedecode|NCO:b2v_inst11 ; nco.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 16.0    ; N/A          ; N/A          ; |QPSKcodedecode|FIR:b2v_inst12 ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 16.0    ; N/A          ; N/A          ; |QPSKcodedecode|FIR:b2v_inst13 ; FIR.qsys        ;
+--------+------------------------+---------+--------------+--------------+--------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Mar 01 19:41:58 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QPSK -c QPSK
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file qpskcodedecode.v
    Info (12023): Found entity 1: QPSKcodedecode File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v
    Info (12023): Found entity 1: nco File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/nco.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_pxx.v
    Info (12023): Found entity 1: asj_nco_pxx File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_pxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: nco_nco_ii_0 File: E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/nco_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fir/synthesis/fir.v
    Info (12023): Found entity 1: FIR File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/FIR.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir) File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir) File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir) File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0_rtl_core-normal File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0_rtl_core File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0_ast-struct File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 55
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0_ast File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0-syn File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 33
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0 File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file qpsk.bdf
    Info (12023): Found entity 1: QPSK
Info (12021): Found 1 design units, including 1 entities, in source file verilog7.v
    Info (12023): Found entity 1: fre_diff File: E:/Communication/Quartus/Work/QPSK/Verilog7.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog6.v
    Info (12023): Found entity 1: phi_phase_mod File: E:/Communication/Quartus/Work/QPSK/Verilog6.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog5.v
    Info (12023): Found entity 1: data_selector File: E:/Communication/Quartus/Work/QPSK/Verilog5.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog4.v
    Info (12023): Found entity 1: data_source_2 File: E:/Communication/Quartus/Work/QPSK/Verilog4.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog3.v
    Info (12023): Found entity 1: data_source File: E:/Communication/Quartus/Work/QPSK/Verilog3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog2.v
    Info (12023): Found entity 1: phase_selector File: E:/Communication/Quartus/Work/QPSK/Verilog2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file verilog1.v
    Info (12023): Found entity 1: identify File: E:/Communication/Quartus/Work/QPSK/Verilog1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test1.v
    Info (12023): Found entity 1: tra File: E:/Communication/Quartus/Work/QPSK/test1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12021): Found 1 design units, including 1 entities, in source file block3.bdf
    Info (12023): Found entity 1: Block3
Info (12021): Found 1 design units, including 1 entities, in source file block4.bdf
    Info (12023): Found entity 1: Block4
Info (12021): Found 1 design units, including 1 entities, in source file lpm.v
    Info (12023): Found entity 1: LPM File: E:/Communication/Quartus/Work/QPSK/LPM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file qpskdecode.bdf
    Info (12023): Found entity 1: QPSKDecode
Info (12021): Found 1 design units, including 1 entities, in source file block7.bdf
    Info (12023): Found entity 1: Block7
Info (12127): Elaborating entity "QPSKcodedecode" for the top level hierarchy
Info (12128): Elaborating entity "data_selector" for hierarchy "data_selector:b2v_inst" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 95
Info (12128): Elaborating entity "data_source" for hierarchy "data_source:b2v_inst1" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 103
Critical Warning (10237): Verilog HDL warning at Verilog3.v(26): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/Communication/Quartus/Work/QPSK/Verilog3.v Line: 26
Info (12128): Elaborating entity "phi_phase_mod" for hierarchy "phi_phase_mod:b2v_inst10" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 109
Info (12128): Elaborating entity "FIR" for hierarchy "FIR:b2v_inst12" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 131
Info (12128): Elaborating entity "FIR_fir_compiler_ii_0" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/FIR.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at FIR_fir_compiler_ii_0.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 54
Info (12128): Elaborating entity "FIR_fir_compiler_ii_0_ast" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at FIR_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 137
Info (12128): Elaborating entity "FIR_fir_compiler_ii_0_rtl_core" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 688
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 721
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_15" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 741
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 818
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_13" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 989
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_mtree_mult1_19_bs6_b_11" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 1432
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_mtree_mult1_19_bjB3_q_11" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 1482
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 1734
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 2446
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 2564
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 244
Info (12128): Elaborating entity "identify" for hierarchy "identify:b2v_inst14" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 151
Warning (10230): Verilog HDL assignment warning at Verilog1.v(43): truncated value with size 32 to match size of target (6) File: E:/Communication/Quartus/Work/QPSK/Verilog1.v Line: 43
Info (12128): Elaborating entity "data_source_2" for hierarchy "data_source_2:b2v_inst2" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 159
Critical Warning (10237): Verilog HDL warning at Verilog4.v(26): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/Communication/Quartus/Work/QPSK/Verilog4.v Line: 26
Info (12128): Elaborating entity "fre_diff" for hierarchy "fre_diff:b2v_inst3" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 167
Warning (10230): Verilog HDL assignment warning at Verilog7.v(30): truncated value with size 32 to match size of target (6) File: E:/Communication/Quartus/Work/QPSK/Verilog7.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at Verilog7.v(13): inferring latch(es) for variable "c_buff", which holds its previous value in one or more paths through the always construct File: E:/Communication/Quartus/Work/QPSK/Verilog7.v Line: 13
Info (10041): Inferred latch for "c_buff" at Verilog7.v(13) File: E:/Communication/Quartus/Work/QPSK/Verilog7.v Line: 13
Info (12128): Elaborating entity "LPM" for hierarchy "LPM:b2v_inst4" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 173
Info (12128): Elaborating entity "lpm_mult" for hierarchy "LPM:b2v_inst4|lpm_mult:lpm_mult_component" File: E:/Communication/Quartus/Work/QPSK/LPM.v Line: 60
Info (12130): Elaborated megafunction instantiation "LPM:b2v_inst4|lpm_mult:lpm_mult_component" File: E:/Communication/Quartus/Work/QPSK/LPM.v Line: 60
Info (12133): Instantiated megafunction "LPM:b2v_inst4|lpm_mult:lpm_mult_component" with the following parameter: File: E:/Communication/Quartus/Work/QPSK/LPM.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "12"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7qm.tdf
    Info (12023): Found entity 1: mult_7qm File: E:/Communication/Quartus/Work/QPSK/db/mult_7qm.tdf Line: 29
Info (12128): Elaborating entity "mult_7qm" for hierarchy "LPM:b2v_inst4|lpm_mult:lpm_mult_component|mult_7qm:auto_generated" File: e:/communication/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "phase_selector" for hierarchy "phase_selector:b2v_inst5" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 181
Info (12128): Elaborating entity "tra" for hierarchy "tra:b2v_inst7" File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 195
Warning (10230): Verilog HDL assignment warning at test1.v(36): truncated value with size 32 to match size of target (6) File: E:/Communication/Quartus/Work/QPSK/test1.v Line: 36
Warning (10230): Verilog HDL assignment warning at test1.v(39): truncated value with size 32 to match size of target (6) File: E:/Communication/Quartus/Work/QPSK/test1.v Line: 39
Error (12006): Node instance "b2v_inst11" instantiates undefined entity "NCO". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 120
Error (12006): Node instance "b2v_inst8" instantiates undefined entity "NCO". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v Line: 206
Info (144001): Generated suppressed messages file E:/Communication/Quartus/Work/QPSK/output_files/QPSK.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings
    Error: Peak virtual memory: 5058 megabytes
    Error: Processing ended: Fri Mar 01 19:42:15 2019
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Communication/Quartus/Work/QPSK/output_files/QPSK.map.smsg.


