Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/BPSK_txTest_isim_beh.exe" -prj "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/BPSK_txTest_beh.prj" "work.BPSK_txTest" "work.glbl" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/ipcore_dir/DDScompiler.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/SINE.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/Mixer.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/sineDatapath.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/sineController.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/Debouncer.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/ClockDivider.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/BPSK_tx.v" into library work
Analyzing Verilog file "C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/BPSK_txTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1716: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1720: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1803: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1807: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1864: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1865: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1916: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1917: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2012: Element index 23 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2013: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2018: Element index 31 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2019: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2122: Element index 23 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2123: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2128: Element index 31 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2129: Element index 3 into memp is out of bounds
Completed static elaboration
Compiling module ClockDivider
Compiling module Debouncer
Compiling module BPSKcontroller
Compiling module FDE
Compiling module SRLC16E
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1543: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1547: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1629: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1633: Element index 3 into memp is out of bounds
Compiling module RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module INV
Compiling module LUT1(INIT=2'b10)
Compiling module LUT2(INIT=4'b0110)
Compiling module LUT3(INIT=8'b10010110)
Compiling module LUT4(INIT=16'b01)
Compiling module MUXCY
Compiling module XORCY
Compiling module FDRE
Compiling module FDSE
Compiling module FD
Compiling module GND
Compiling module VCC
Compiling module DDScompiler
Compiling module SINE
Compiling module Mixer
Compiling module sineDatapath
Compiling module BPSK_tx
Compiling module BPSK_txTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 28 Verilog Units
Built simulation executable C:/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/BPSK_txTest_isim_beh.exe
Fuse Memory Usage: 53756 KB
Fuse CPU Usage: 3229 ms
