// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "08/24/2018 07:33:53"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          single_port_rom
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module single_port_rom_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [7:0] addr;
reg clk;
// wires                                               
wire [7:0] q;

// assign statements (if any)                          
single_port_rom i1 (
// port map - connection between master ports and signals/registers   
	.addr(addr),
	.clk(clk),
	.q(q)
);
initial 
begin 
#1000000 $finish;
end 
// addr[ 7 ]
initial
begin
	addr[7] = 1'b0;
end 
// addr[ 6 ]
initial
begin
	addr[6] = 1'b0;
end 
// addr[ 5 ]
initial
begin
	addr[5] = 1'b0;
	addr[5] = #640000 1'b1;
end 
// addr[ 4 ]
initial
begin
	addr[4] = 1'b0;
	addr[4] = #320000 1'b1;
	addr[4] = #320000 1'b0;
	addr[4] = #320000 1'b1;
end 
// addr[ 3 ]
initial
begin
	repeat(3)
	begin
		addr[3] = 1'b0;
		addr[3] = #160000 1'b1;
		# 160000;
	end
	addr[3] = 1'b0;
end 
// addr[ 2 ]
initial
begin
	repeat(6)
	begin
		addr[2] = 1'b0;
		addr[2] = #80000 1'b1;
		# 80000;
	end
	addr[2] = 1'b0;
end 
// addr[ 1 ]
initial
begin
	repeat(12)
	begin
		addr[1] = 1'b0;
		addr[1] = #40000 1'b1;
		# 40000;
	end
	addr[1] = 1'b0;
end 
// addr[ 0 ]
always
begin
	addr[0] = 1'b0;
	addr[0] = #20000 1'b1;
	#20000;
end 

// clk
always
begin
	clk = 1'b0;
	clk = #10000 1'b1;
	#10000;
end 
endmodule

