// Seed: 46670399
module module_0;
  assign id_1[1==1] = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial #(id_4) #1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output logic id_3,
    input  tri1  id_4
);
  initial begin : LABEL_0
    id_3 = #id_6 1;
    id_3 <= 1;
  end
  module_0 modCall_1 ();
endmodule
