Microchip MPLAB XC8 Compiler V2.10 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.10\pic\dat\en_msgs.txt \
  -cs -h+dist/default/production\Laboratorio_4.X.production.sym \
  --cmf=dist/default/production\Laboratorio_4.X.production.cmf -z -Q16F887 \
  -oC:\Users\hecto\AppData\Local\Temp\sfas.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Laboratorio_4.X.production.map -E1 -ver=XC8 \
  --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02008h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\hecto\AppData\Local\Temp\sfas.o \
  dist/default/production\Laboratorio_4.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\hecto\AppData\Local\Temp\sfas.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2     400E       0
dist/default/production\Laboratorio_4.X.production.o
                cinit                                11       11        A        8       0
                intentry                              4        4        A        8       0
                text8                               1F3      1F3       21        8       0
                text7                               17F      17F       44        8       0
                text6                                1B       1B       9D        8       0
                text5                                B8       B8       69        8       0
                text4                               24B      24B        8        8       0
                text3                               214      214       1E        8       0
                text2                               232      232       19        8       0
                text1                               121      121       5E        8       0
                maintext                            1C3      1C3       30        8       0
                cstackBANK0                          20       20       20       20       1
                cstackCOMMON                         70       70        7       70       1
                bssBANK0                             40       40        1       20       1
                bssCOMMON                            77       77        3       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11        A         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text8                               1F3      1F3       21         0
                text7                               17F      17F       44         0
                text6                                1B       1B       9D         0
                text5                                B8       B8       69         0
                text4                               24B      24B        8         0
                text3                               214      214       1E         0
                text2                               232      232       19         0
                text1                               121      121       5E         0
                maintext                            1C3      1C3       30         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        7         1
                bssCOMMON                            77       77        3         1

        CLASS   BANK0          
                cstackBANK0                          20       20       20         1
                bssBANK0                             40       40        1         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  00024F  000253         8       0  CODE        2
                cstackBANK0                    000020  000021  000041        20       1  BANK0       1
                cstackCOMMON                   000070  00000A  00007A        70       1  COMMON      1
                config                         002007  000002  002009      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0041-006F             2F           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         0253-1FFF            800
        COMMON           007A-007D              4           1
        CONST            0003-0003              1           2
                         0253-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         0253-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0041-006F             2F           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         0253-1FFF           1DAD
        STRING           0003-0003              1           2
                         0253-1FFF            100

                                  Symbol Table

?___aldiv                 cstackBANK0  0020
UART_Init@baudrate        cstackBANK0  002F
_ADCON0bits               (abs)        001F
_ADCON1bits               (abs)        009F
_ADC_CH1_BIN              bssCOMMON    0079
_ADC_CH2_BIN              bssCOMMON    0078
_ADIF                     (abs)        0066
_ADRESH                   (abs)        001E
_ANSEL                    (abs)        0188
_ANSELH                   (abs)        0189
_CONT                     bssCOMMON    0077
_Cont_COM                 bssBANK0     0040
_INTCON                   (abs)        000B
_OPTION_REG               (abs)        0081
_OSCCONbits               (abs)        008F
_PIR1bits                 (abs)        000C
_PORTA                    (abs)        0005
_PORTB                    (abs)        0006
_PORTC                    (abs)        0007
_PORTD                    (abs)        0008
_RCREG                    (abs)        001A
_RCSTAbits                (abs)        0018
_SPBRG                    (abs)        0099
_SSPBUF                   (abs)        0013
_SSPCON                   (abs)        0014
_SSPSTAT                  (abs)        0094
_SSPSTATbits              (abs)        0094
_TMR0                     (abs)        0001
_TMR0IF                   (abs)        005A
_TRISA                    (abs)        0085
_TRISB                    (abs)        0086
_TRISC                    (abs)        0087
_TRISC3                   (abs)        043B
_TRISC5                   (abs)        043D
_TRISCbits                (abs)        0087
_TRISD                    (abs)        0088
_TXREG                    (abs)        0019
_TXSTAbits                (abs)        0098
_UART_Init                text5        00B8
_UART_Read                text4        024B
__CFG_BOR4V$BOR40V        (abs)        0000
__CFG_BOREN$OFF           (abs)        0000
__CFG_CP$OFF              (abs)        0000
__CFG_CPD$OFF             (abs)        0000
__CFG_FCMEN$OFF           (abs)        0000
__CFG_FOSC$INTRC_NOCLKOUT (abs)        0000
__CFG_IESO$OFF            (abs)        0000
__CFG_LVP$OFF             (abs)        0000
__CFG_MCLRE$OFF           (abs)        0000
__CFG_PWRTE$OFF           (abs)        0000
__CFG_WDTE$OFF            (abs)        0000
__CFG_WRT$OFF             (abs)        0000
__Habs1                   abs1         0000
__Hbank0                  bank0        0000
__Hbank1                  bank1        0000
__Hbank2                  bank2        0000
__Hbank3                  bank3        0000
__HbssBANK0               bssBANK0     0000
__HbssCOMMON              bssCOMMON    0000
__Hcinit                  cinit        001B
__Hclrtext                clrtext      0000
__Hcode                   code         0000
__Hcommon                 common       0000
__Hconfig                 config       2009
__HcstackBANK0            cstackBANK0  0000
__HcstackCOMMON           cstackCOMMON 0000
__Heeprom_data            eeprom_data  0000
__Hend_init               end_init     0011
__Hfunctab                functab      0000
__Hidloc                  idloc        0000
__Hinit                   init         000E
__Hintentry               intentry     000E
__Hmaintext               maintext     0000
__Hpowerup                powerup      0000
__Hram                    ram          0000
__Hreset_vec              reset_vec    0003
__Hsfr0                   sfr0         0000
__Hsfr1                   sfr1         0000
__Hsfr2                   sfr2         0000
__Hsfr3                   sfr3         0000
__Hspace_0                (abs)        2009
__Hspace_1                (abs)        007A
__Hspace_2                (abs)        0000
__Hspace_3                (abs)        0000
__Hstack                  stack        0000
__Hstrings                strings      0000
__Htext                   text         0000
__Labs1                   abs1         0000
__Lbank0                  bank0        0000
__Lbank1                  bank1        0000
__Lbank2                  bank2        0000
__Lbank3                  bank3        0000
__LbssBANK0               bssBANK0     0000
__LbssCOMMON              bssCOMMON    0000
__Lcinit                  cinit        0011
__Lclrtext                clrtext      0000
__Lcode                   code         0000
__Lcommon                 common       0000
__Lconfig                 config       2007
__LcstackBANK0            cstackBANK0  0000
__LcstackCOMMON           cstackCOMMON 0000
__Leeprom_data            eeprom_data  0000
__Lend_init               end_init     000E
__Lfunctab                functab      0000
__Lidloc                  idloc        0000
__Linit                   init         000E
__Lintentry               intentry     0004
__Lmaintext               maintext     0000
__Lpowerup                powerup      0000
__Lram                    ram          0000
__Lreset_vec              reset_vec    0000
__Lsfr0                   sfr0         0000
__Lsfr1                   sfr1         0000
__Lsfr2                   sfr2         0000
__Lsfr3                   sfr3         0000
__Lspace_0                (abs)        0000
__Lspace_1                (abs)        0000
__Lspace_2                (abs)        0000
__Lspace_3                (abs)        0000
__Lstack                  stack        0000
__Lstrings                strings      0000
__Ltext                   text         0000
__S0                      (abs)        2009
__S1                      (abs)        007A
__S2                      (abs)        0000
__S3                      (abs)        0000
___aldiv                  text6        001B
___aldiv@counter          cstackBANK0  0029
___aldiv@dividend         cstackBANK0  0024
___aldiv@divisor          cstackBANK0  0020
___aldiv@quotient         cstackBANK0  002B
___aldiv@sign             cstackBANK0  002A
___int_sp                 stack        0000
___latbits                (abs)        0002
___sp                     stack        0000
___stackhi                (abs)        0000
___stacklo                (abs)        0000
__end_of_UART_Init        text5        0121
__end_of_UART_Read        text4        0253
__end_of___aldiv          text6        00B8
__end_of__initialization  cinit        0017
__end_of_channel          text8        0214
__end_of_init             text2        024B
__end_of_initOsc          text1        017F
__end_of_isr              text7        01C3
__end_of_main             maintext     01F3
__end_of_spiInit          text3        0232
__initialization          cinit        0011
__pbssBANK0               bssBANK0     0040
__pbssCOMMON              bssCOMMON    0077
__pcstackBANK0            cstackBANK0  0020
__pcstackCOMMON           cstackCOMMON 0070
__pintentry               intentry     0004
__pmaintext               maintext     01C3
__ptext1                  text1        0121
__ptext2                  text2        0232
__ptext3                  text3        0214
__ptext4                  text4        024B
__ptext5                  text5        00B8
__ptext6                  text6        001B
__ptext7                  text7        017F
__ptext8                  text8        01F3
__size_of_UART_Init       (abs)        0000
__size_of_UART_Read       (abs)        0000
__size_of___aldiv         (abs)        0000
__size_of_channel         (abs)        0000
__size_of_init            (abs)        0000
__size_of_initOsc         (abs)        0000
__size_of_isr             (abs)        0000
__size_of_main            (abs)        0000
__size_of_spiInit         (abs)        0000
_channel                  text8        01F3
_init                     text2        0232
_initOsc                  text1        0121
_isr                      text7        017F
_main                     maintext     01C3
_spiInit                  text3        0214
btemp                     (abs)        007E
channel@ch                cstackCOMMON 0072
end_of_initialization     cinit        0017
initOsc@frec              cstackBANK0  0022
interrupt_function        intentry     0004
intlevel0                 functab      0000
intlevel1                 functab      0000
intlevel2                 functab      0000
intlevel3                 functab      0000
intlevel4                 functab      0000
intlevel5                 functab      0000
reset_vec                 reset_vec    0000
saved_w                   (abs)        007E
spiInit@sClockIdle        cstackBANK0  0021
spiInit@sDataSample       cstackBANK0  0020
spiInit@sTransmitEdge     cstackBANK0  0022
spiInit@sType             cstackBANK0  0023
start                     init         000E
start_initialization      cinit        0011
wtemp0                    (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 39 in file "Master_Lab_4.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels required when called:    4
 This function calls:
		_UART_Init
		_UART_Read
		_init
		_initOsc
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _initOsc *****************
 Defined at:
		line 8 in file "Oscilador.c"
 Parameters:    Size  Location     Type
  frec            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  frec            1    2[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       3       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
		_mainSlave
 This function uses a non-reentrant model


 *************** function _init *****************
 Defined at:
		line 59 in file "Master_Lab_4.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_spiInit
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _spiInit *****************
 Defined at:
		line 10 in file "SPI.c"
 Parameters:    Size  Location     Type
  sType           1    wreg     enum E1264
  sDataSample     1    0[BANK0 ] enum E1272
  sClockIdle      1    1[BANK0 ] enum E1276
  sTransmitEdg    1    2[BANK0 ] enum E1280
 Auto vars:     Size  Location     Type
  sType           1    3[BANK0 ] enum E1264
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       3       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       4       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_init
 This function uses a non-reentrant model


 *************** function _UART_Read *****************
 Defined at:
		line 34 in file "UART.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_Init *****************
 Defined at:
		line 18 in file "UART.c"
 Parameters:    Size  Location     Type
  baudrate        4   15[BANK0 ] const long 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0      12       0       0       0
      Totals:         0      16       0       0       0
Total ram usage:       16 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 5 in file "C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[BANK0 ] long 
  dividend        4    4[BANK0 ] long 
 Auto vars:     Size  Location     Type
  quotient        4   11[BANK0 ] long 
  sign            1   10[BANK0 ] unsigned char 
  counter         1    9[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[BANK0 ] long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       8       0       0       0
      Locals:         0       6       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0      15       0       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_UART_Init
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 50 in file "Slave_Lab_4.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          4       0       0       0       0
      Totals:         4       0       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_channel
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model


 *************** function _channel *****************
 Defined at:
		line 27 in file "ADC.c"
 Parameters:    Size  Location     Type
  ch              1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  ch              1    2[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_isr
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
UART.c
		_UART_Read     		CODE           	024B	0000	9
		_UART_Init     		CODE           	00B8	0000	106

UART.c estimated size: 115

Master_Lab_4.c
		_init          		CODE           	0232	0000	26
		_main          		CODE           	01C3	0000	49

Master_Lab_4.c estimated size: 75

Slave_Lab_4.c
		_isr           		CODE           	017F	0000	69

Slave_Lab_4.c estimated size: 69

C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\aldiv.c
		___aldiv       		CODE           	001B	0000	158

C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\aldiv.c estimated size: 158

Oscilador.c
		_initOsc       		CODE           	0121	0000	95

Oscilador.c estimated size: 95

shared
		__initialization		CODE           	0011	0000	7

shared estimated size: 7

ADC.c
		_channel       		CODE           	01F3	0000	34

ADC.c estimated size: 34

SPI.c
		_spiInit       		CODE           	0214	0000	31

SPI.c estimated size: 31

