{
  "module_name": "carminefb_regs.h",
  "hash_id": "2ebc3ea107ae19e19de19222e2f60215dbc50082b513a724fcc685779300e7ff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/carminefb_regs.h",
  "human_readable_source": " \n#ifndef _CARMINEFB_REGS_H\n#define _CARMINEFB_REGS_H\n\n#define CARMINE_OVERLAY_EXT_MODE\t(0x00000002)\n#define CARMINE_GRAPH_REG\t\t(0x00000000)\n#define CARMINE_DISP0_REG\t\t(0x00100000)\n#define CARMINE_DISP1_REG\t\t(0x00140000)\n#define CARMINE_WB_REG\t\t\t(0x00180000)\n#define CARMINE_DCTL_REG\t\t(0x00300000)\n#define CARMINE_CTL_REG\t\t\t(0x00400000)\n#define CARMINE_WINDOW_MODE\t\t(0x00000001)\n#define CARMINE_EXTEND_MODE\t\t(CARMINE_WINDOW_MODE | \\\n\t\t\t\t\tCARMINE_OVERLAY_EXT_MODE)\n#define CARMINE_L0E\t\t\t(1 << 16)\n#define CARMINE_L2E\t\t\t(1 << 18)\n#define CARMINE_DEN\t\t\t(1 << 31)\n\n#define CARMINE_EXT_CMODE_DIRECT24_RGBA\t\t(0xC0000000)\n#define CARMINE_DCTL_REG_MODE_ADD\t\t(0x00)\n#define CARMINE_DCTL_REG_SETTIME1_EMODE\t\t(0x04)\n#define CARMINE_DCTL_REG_REFRESH_SETTIME2\t(0x08)\n#define CARMINE_DCTL_REG_RSV0_STATES\t\t(0x0C)\n#define CARMINE_DCTL_REG_RSV2_RSV1\t\t(0x10)\n#define CARMINE_DCTL_REG_DDRIF2_DDRIF1\t\t(0x14)\n#define CARMINE_DCTL_REG_IOCONT1_IOCONT0\t(0x24)\n#define CARMINE_DCTL_REG_STATES_MASK\t\t(0x000F)\n#define CARMINE_DCTL_INIT_WAIT_INTERVAL\t\t(1)\n#define CARMINE_DCTL_INIT_WAIT_LIMIT\t\t(5000)\n#define CARMINE_WB_REG_WBM_DEFAULT\t\t(0x0001c020)\n#define CARMINE_DISP_REG_L0RM\t\t\t(0x1880)\n#define CARMINE_DISP_REG_L0PX\t\t\t(0x1884)\n#define CARMINE_DISP_REG_L0PY\t\t\t(0x1888)\n#define CARMINE_DISP_REG_L2RM\t\t\t(0x18A0)\n#define CARMINE_DISP_REG_L2PX\t\t\t(0x18A4)\n#define CARMINE_DISP_REG_L2PY\t\t\t(0x18A8)\n#define CARMINE_DISP_REG_L3RM\t\t\t(0x18B0)\n#define CARMINE_DISP_REG_L3PX\t\t\t(0x18B4)\n#define CARMINE_DISP_REG_L3PY\t\t\t(0x18B8)\n#define CARMINE_DISP_REG_L4RM\t\t\t(0x18C0)\n#define CARMINE_DISP_REG_L4PX\t\t\t(0x18C4)\n#define CARMINE_DISP_REG_L4PY\t\t\t(0x18C8)\n#define CARMINE_DISP_REG_L5RM\t\t\t(0x18D0)\n#define CARMINE_DISP_REG_L5PX\t\t\t(0x18D4)\n#define CARMINE_DISP_REG_L5PY\t\t\t(0x18D8)\n#define CARMINE_DISP_REG_L6RM\t\t\t(0x1924)\n#define CARMINE_DISP_REG_L6PX\t\t\t(0x1928)\n#define CARMINE_DISP_REG_L6PY\t\t\t(0x192C)\n#define CARMINE_DISP_REG_L7RM\t\t\t(0x1964)\n#define CARMINE_DISP_REG_L7PX\t\t\t(0x1968)\n#define CARMINE_DISP_REG_L7PY\t\t\t(0x196C)\n#define CARMINE_WB_REG_WBM\t\t\t(0x0004)\n#define CARMINE_DISP_HTP_SHIFT\t\t\t(16)\n#define CARMINE_DISP_HDB_SHIFT\t\t\t(16)\n#define CARMINE_DISP_HSW_SHIFT\t\t\t(16)\n#define CARMINE_DISP_VSW_SHIFT\t\t\t(24)\n#define CARMINE_DISP_VTR_SHIFT\t\t\t(16)\n#define CARMINE_DISP_VDP_SHIFT\t\t\t(16)\n#define CARMINE_CURSOR_CUTZ_MASK\t\t(0x00000100)\n#define CARMINE_CURSOR0_PRIORITY_MASK\t\t(0x00010000)\n#define CARMINE_CURSOR1_PRIORITY_MASK\t\t(0x00020000)\n#define CARMINE_DISP_WIDTH_SHIFT\t\t(16)\n#define CARMINE_DISP_WIN_H_SHIFT\t\t(16)\n#define CARMINE_DISP_REG_H_TOTAL\t\t(0x0004)\n#define CARMINE_DISP_REG_H_PERIOD\t\t(0x0008)\n#define CARMINE_DISP_REG_V_H_W_H_POS\t\t(0x000C)\n#define CARMINE_DISP_REG_V_TOTAL\t\t(0x0010)\n#define CARMINE_DISP_REG_V_PERIOD_POS\t\t(0x0014)\n#define CARMINE_DISP_REG_L0_MODE_W_H\t\t(0x0020)\n#define CARMINE_DISP_REG_L0_ORG_ADR\t\t(0x0024)\n#define CARMINE_DISP_REG_L0_DISP_ADR\t\t(0x0028)\n#define CARMINE_DISP_REG_L0_DISP_POS\t\t(0x002C)\n#define CARMINE_DISP_REG_L1_WIDTH\t\t(0x0030)\n#define CARMINE_DISP_REG_L1_ORG_ADR\t\t(0x0034)\n#define CARMINE_DISP_REG_L2_MODE_W_H\t\t(0x0040)\n#define CARMINE_DISP_REG_L2_ORG_ADR1\t\t(0x0044)\n#define CARMINE_DISP_REG_L2_DISP_ADR1\t\t(0x0048)\n#define CARMINE_DISP_REG_L2_DISP_POS\t\t(0x0054)\n#define CARMINE_DISP_REG_L3_MODE_W_H\t\t(0x0058)\n#define CARMINE_DISP_REG_L3_ORG_ADR1\t\t(0x005C)\n#define CARMINE_DISP_REG_L3_DISP_ADR1\t\t(0x0060)\n#define CARMINE_DISP_REG_L3_DISP_POS\t\t(0x006C)\n#define CARMINE_DISP_REG_L4_MODE_W_H\t\t(0x0070)\n#define CARMINE_DISP_REG_L4_ORG_ADR1\t\t(0x0074)\n#define CARMINE_DISP_REG_L4_DISP_ADR1\t\t(0x0078)\n#define CARMINE_DISP_REG_L4_DISP_POS\t\t(0x0084)\n#define CARMINE_DISP_REG_L5_MODE_W_H\t\t(0x0088)\n#define CARMINE_DISP_REG_L5_ORG_ADR1\t\t(0x008C)\n#define CARMINE_DISP_REG_L5_DISP_ADR1\t\t(0x0090)\n#define CARMINE_DISP_REG_L5_DISP_POS\t\t(0x009C)\n#define CARMINE_DISP_REG_CURSOR_MODE\t\t(0x00A0)\n#define CARMINE_DISP_REG_CUR1_POS\t\t(0x00A8)\n#define CARMINE_DISP_REG_CUR2_POS\t\t(0x00B0)\n#define CARMINE_DISP_REG_C_TRANS\t\t(0x00BC)\n#define CARMINE_DISP_REG_MLMR_TRANS\t\t(0x00C0)\n#define CARMINE_DISP_REG_L0_EXT_MODE\t\t(0x0110)\n#define CARMINE_DISP_REG_L0_WIN_POS\t\t(0x0114)\n#define CARMINE_DISP_REG_L0_WIN_SIZE\t\t(0x0118)\n#define CARMINE_DISP_REG_L1_EXT_MODE\t\t(0x0120)\n#define CARMINE_DISP_REG_L1_WIN_POS\t\t(0x0124)\n#define CARMINE_DISP_REG_L1_WIN_SIZE\t\t(0x0128)\n#define CARMINE_DISP_REG_L2_EXT_MODE\t\t(0x0130)\n#define CARMINE_DISP_REG_L2_WIN_POS\t\t(0x0134)\n#define CARMINE_DISP_REG_L2_WIN_SIZE\t\t(0x0138)\n#define CARMINE_DISP_REG_L3_EXT_MODE\t\t(0x0140)\n#define CARMINE_DISP_REG_L3_WIN_POS\t\t(0x0144)\n#define CARMINE_DISP_REG_L3_WIN_SIZE\t\t(0x0148)\n#define CARMINE_DISP_REG_L4_EXT_MODE\t\t(0x0150)\n#define CARMINE_DISP_REG_L4_WIN_POS\t\t(0x0154)\n#define CARMINE_DISP_REG_L4_WIN_SIZE\t\t(0x0158)\n#define CARMINE_DISP_REG_L5_EXT_MODE\t\t(0x0160)\n#define CARMINE_DISP_REG_L5_WIN_POS\t\t(0x0164)\n#define CARMINE_DISP_REG_L5_WIN_SIZE\t\t(0x0168)\n#define CARMINE_DISP_REG_L6_EXT_MODE\t\t(0x1918)\n#define CARMINE_DISP_REG_L6_WIN_POS\t\t(0x191c)\n#define CARMINE_DISP_REG_L6_WIN_SIZE\t\t(0x1920)\n#define CARMINE_DISP_REG_L7_EXT_MODE\t\t(0x1958)\n#define CARMINE_DISP_REG_L7_WIN_POS\t\t(0x195c)\n#define CARMINE_DISP_REG_L7_WIN_SIZE\t\t(0x1960)\n#define CARMINE_DISP_REG_BLEND_MODE_L0\t\t(0x00B4)\n#define CARMINE_DISP_REG_BLEND_MODE_L1\t\t(0x0188)\n#define CARMINE_DISP_REG_BLEND_MODE_L2\t\t(0x018C)\n#define CARMINE_DISP_REG_BLEND_MODE_L3\t\t(0x0190)\n#define CARMINE_DISP_REG_BLEND_MODE_L4\t\t(0x0194)\n#define CARMINE_DISP_REG_BLEND_MODE_L5\t\t(0x0198)\n#define CARMINE_DISP_REG_BLEND_MODE_L6\t\t(0x1990)\n#define CARMINE_DISP_REG_BLEND_MODE_L7\t\t(0x1994)\n#define CARMINE_DISP_REG_L0_TRANS\t\t(0x01A0)\n#define CARMINE_DISP_REG_L1_TRANS\t\t(0x01A4)\n#define CARMINE_DISP_REG_L2_TRANS\t\t(0x01A8)\n#define CARMINE_DISP_REG_L3_TRANS\t\t(0x01AC)\n#define CARMINE_DISP_REG_L4_TRANS\t\t(0x01B0)\n#define CARMINE_DISP_REG_L5_TRANS\t\t(0x01B4)\n#define CARMINE_DISP_REG_L6_TRANS\t\t(0x1998)\n#define CARMINE_DISP_REG_L7_TRANS\t\t(0x199c)\n#define CARMINE_EXTEND_MODE_MASK\t\t(0x00000003)\n#define CARMINE_DISP_DCM_MASK\t\t\t(0x0000FFFF)\n#define CARMINE_DISP_REG_DCM1\t\t\t(0x0100)\n#define CARMINE_DISP_WIDTH_UNIT\t\t\t(64)\n#define CARMINE_DISP_REG_L6_MODE_W_H\t\t(0x1900)\n#define CARMINE_DISP_REG_L6_ORG_ADR1\t\t(0x1904)\n#define CARMINE_DISP_REG_L6_DISP_ADR0\t\t(0x1908)\n#define CARMINE_DISP_REG_L6_DISP_POS\t\t(0x1914)\n#define CARMINE_DISP_REG_L7_MODE_W_H\t\t(0x1940)\n#define CARMINE_DISP_REG_L7_ORG_ADR1\t\t(0x1944)\n#define CARMINE_DISP_REG_L7_DISP_ADR0\t\t(0x1948)\n#define CARMINE_DISP_REG_L7_DISP_POS\t\t(0x1954)\n#define CARMINE_CTL_REG_CLOCK_ENABLE\t\t(0x000C)\n#define CARMINE_CTL_REG_SOFTWARE_RESET\t\t(0x0010)\n#define CARMINE_CTL_REG_IST_MASK_ALL\t\t(0x07FFFFFF)\n#define CARMINE_GRAPH_REG_VRINTM\t\t(0x00028064)\n#define CARMINE_GRAPH_REG_VRERRM\t\t(0x0002806C)\n#define CARMINE_GRAPH_REG_DC_OFFSET_PX\t\t(0x0004005C)\n#define CARMINE_GRAPH_REG_DC_OFFSET_PY\t\t(0x00040060)\n#define CARMINE_GRAPH_REG_DC_OFFSET_LX\t\t(0x00040064)\n#define CARMINE_GRAPH_REG_DC_OFFSET_LY\t\t(0x00040068)\n#define CARMINE_GRAPH_REG_DC_OFFSET_TX\t\t(0x0004006C)\n#define CARMINE_GRAPH_REG_DC_OFFSET_TY\t\t(0x00040070)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}