Running: E:\Prog\ISE\telepítve\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Greg/Desktop/fpga_-master/fpgacomp/top_level_isim_beh.exe -prj C:/Users/Greg/Desktop/fpga_-master/fpgacomp/top_level_beh.prj work.top_level work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/VGA_DRV.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/srl_fifo.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/BLOCK_framebuffer.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/BIG_framebuffer.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/VGA.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/TETRIS_GAME.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/ps2_if.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/clk_gen.v" into library work
Analyzing Verilog file "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/top_level.v" into library work
WARNING:HDLCompiler:114 - "C:/Users/Greg/Desktop/fpga_-master/fpgacomp/top_level.v" Line 212: /* in comment
ERROR:HDLCompiler:0 - "Unknown" Line 0: cannot open verilog file E:/Prog/ISE/telepÃ­tve/14.7/ISE_DS/ISE//verilog/src/glbl.v
