Classic Timing Analyzer report for KP
Tue May 14 03:45:33 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.332 ns                         ; HUI                                                                                    ; inst12                                                                                                                               ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 22.828 ns                        ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7] ; DATA_BUS[1]                                                                                                                          ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.093 ns                        ; HUI                                                                                    ; inst12                                                                                                                               ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 27.02 MHz ( period = 37.006 ns ) ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]                                 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; MEMORY:inst8|inst14                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLK        ; CLK      ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                        ;                                                                                                                                      ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                               ; To                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.02 MHz ( period = 37.006 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.753 ns               ;
; N/A                                     ; 27.05 MHz ( period = 36.962 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.715 ns               ;
; N/A                                     ; 27.06 MHz ( period = 36.956 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.710 ns               ;
; N/A                                     ; 27.06 MHz ( period = 36.954 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.730 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.930 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.716 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.928 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.715 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.926 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.713 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.924 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.691 ns               ;
; N/A                                     ; 27.09 MHz ( period = 36.918 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.688 ns               ;
; N/A                                     ; 27.09 MHz ( period = 36.916 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.687 ns               ;
; N/A                                     ; 27.10 MHz ( period = 36.902 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.704 ns               ;
; N/A                                     ; 27.10 MHz ( period = 36.900 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.704 ns               ;
; N/A                                     ; 27.10 MHz ( period = 36.900 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.703 ns               ;
; N/A                                     ; 27.10 MHz ( period = 36.898 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.702 ns               ;
; N/A                                     ; 27.10 MHz ( period = 36.896 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.702 ns               ;
; N/A                                     ; 27.10 MHz ( period = 36.894 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.700 ns               ;
; N/A                                     ; 27.11 MHz ( period = 36.890 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.699 ns               ;
; N/A                                     ; 27.11 MHz ( period = 36.890 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.697 ns               ;
; N/A                                     ; 27.11 MHz ( period = 36.888 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.696 ns               ;
; N/A                                     ; 27.11 MHz ( period = 36.882 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.694 ns               ;
; N/A                                     ; 27.11 MHz ( period = 36.880 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.706 ns               ;
; N/A                                     ; 27.13 MHz ( period = 36.856 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.688 ns               ;
; N/A                                     ; 27.14 MHz ( period = 36.852 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.686 ns               ;
; N/A                                     ; 27.14 MHz ( period = 36.844 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.669 ns               ;
; N/A                                     ; 27.15 MHz ( period = 36.836 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.669 ns               ;
; N/A                                     ; 27.15 MHz ( period = 36.826 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.670 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.824 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.669 ns               ;
; N/A                                     ; 27.17 MHz ( period = 36.812 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[9]     ; CLK        ; CLK      ; None                        ; None                      ; 17.642 ns               ;
; N/A                                     ; 27.17 MHz ( period = 36.810 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                        ; None                      ; 17.649 ns               ;
; N/A                                     ; 27.17 MHz ( period = 36.808 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[9]     ; CLK        ; CLK      ; None                        ; None                      ; 17.640 ns               ;
; N/A                                     ; 27.17 MHz ( period = 36.806 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.625 ns               ;
; N/A                                     ; 27.17 MHz ( period = 36.804 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.624 ns               ;
; N/A                                     ; 27.17 MHz ( period = 36.802 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.658 ns               ;
; N/A                                     ; 27.18 MHz ( period = 36.792 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.650 ns               ;
; N/A                                     ; 27.18 MHz ( period = 36.792 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.618 ns               ;
; N/A                                     ; 27.18 MHz ( period = 36.788 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.648 ns               ;
; N/A                                     ; 27.18 MHz ( period = 36.788 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.648 ns               ;
; N/A                                     ; 27.18 MHz ( period = 36.788 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.648 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.784 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.647 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.784 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.647 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.782 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.646 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.780 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.617 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.780 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.617 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.778 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.632 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.778 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.616 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.776 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.631 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.776 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.631 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.774 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.619 ns               ;
; N/A                                     ; 27.21 MHz ( period = 36.746 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.621 ns               ;
; N/A                                     ; 27.22 MHz ( period = 36.738 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.635 ns               ;
; N/A                                     ; 27.22 MHz ( period = 36.732 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 18.097 ns               ;
; N/A                                     ; 27.23 MHz ( period = 36.724 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.612 ns               ;
; N/A                                     ; 27.24 MHz ( period = 36.716 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.611 ns               ;
; N/A                                     ; 27.24 MHz ( period = 36.708 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.581 ns               ;
; N/A                                     ; 27.24 MHz ( period = 36.704 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.597 ns               ;
; N/A                                     ; 27.25 MHz ( period = 36.700 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.577 ns               ;
; N/A                                     ; 27.25 MHz ( period = 36.700 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.577 ns               ;
; N/A                                     ; 27.25 MHz ( period = 36.694 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.596 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.690 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.591 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.688 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 18.059 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.688 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.584 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.686 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.583 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.686 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.605 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.684 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.604 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.682 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.593 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.682 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.054 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.682 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.596 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.682 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.596 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.682 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.603 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.680 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.074 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.678 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.585 ns               ;
; N/A                                     ; 27.26 MHz ( period = 36.678 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.596 ns               ;
; N/A                                     ; 27.27 MHz ( period = 36.676 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.580 ns               ;
; N/A                                     ; 27.27 MHz ( period = 36.666 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.573 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.662 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.580 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.662 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.584 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.658 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.568 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.656 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 18.060 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.654 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.579 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.654 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.059 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.652 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.578 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.652 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                        ; None                      ; 17.569 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.652 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.057 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.652 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.578 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.650 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 18.035 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.648 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.573 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.648 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.576 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.648 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.569 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.648 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.584 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.646 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                        ; None                      ; 17.566 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.644 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.582 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.644 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.032 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.642 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.557 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.642 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.031 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.640 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.556 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.640 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.575 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.640 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.574 ns               ;
; N/A                                     ; 27.29 MHz ( period = 36.638 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.555 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.636 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.573 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.628 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 18.048 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.626 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[9]  ; CLK        ; CLK      ; None                        ; None                      ; 17.564 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.626 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[9]  ; CLK        ; CLK      ; None                        ; None                      ; 17.564 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.626 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[10]    ; CLK        ; CLK      ; None                        ; None                      ; 17.551 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.626 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.048 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.626 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.047 ns               ;
; N/A                                     ; 27.30 MHz ( period = 36.624 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.046 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.622 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 18.046 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.620 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 17.570 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.620 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.560 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.620 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 18.044 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.618 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.559 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.616 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 18.043 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.616 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.041 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.614 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.563 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.614 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.040 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.612 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.558 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.610 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.557 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.608 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.038 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.606 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 18.050 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.600 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[10]   ; CLK        ; CLK      ; None                        ; None                      ; 17.545 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.600 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[10]   ; CLK        ; CLK      ; None                        ; None                      ; 17.545 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.600 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.557 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.598 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[10]   ; CLK        ; CLK      ; None                        ; None                      ; 17.544 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.598 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.531 ns               ;
; N/A                                     ; 27.33 MHz ( period = 36.596 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.530 ns               ;
; N/A                                     ; 27.33 MHz ( period = 36.594 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.533 ns               ;
; N/A                                     ; 27.33 MHz ( period = 36.592 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.534 ns               ;
; N/A                                     ; 27.33 MHz ( period = 36.588 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.556 ns               ;
; N/A                                     ; 27.33 MHz ( period = 36.584 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.533 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.582 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.522 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.582 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.532 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.582 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 18.032 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.580 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.521 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.580 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.531 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.578 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.525 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.578 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 18.030 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.576 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                        ; None                      ; 17.543 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.574 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[9]  ; CLK        ; CLK      ; None                        ; None                      ; 17.516 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.574 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.517 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.570 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[9]  ; CLK        ; CLK      ; None                        ; None                      ; 17.514 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.570 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]     ; CLK        ; CLK      ; None                        ; None                      ; 17.516 ns               ;
; N/A                                     ; 27.34 MHz ( period = 36.570 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 18.013 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.568 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.538 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.566 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.538 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.564 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.537 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.564 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.544 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.562 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[9]   ; CLK        ; CLK      ; None                        ; None                      ; 18.013 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.560 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.510 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.556 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.540 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.556 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.530 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.554 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.529 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.552 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.538 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.552 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 18.014 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.550 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 18.013 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.544 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.533 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.542 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.824 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.540 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.502 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.540 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.522 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.540 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[1]     ; CLK        ; CLK      ; None                        ; None                      ; 17.503 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.538 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[9]     ; CLK        ; CLK      ; None                        ; None                      ; 17.986 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.536 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.500 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.536 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.496 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.536 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                        ; None                      ; 17.993 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.534 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[9]     ; CLK        ; CLK      ; None                        ; None                      ; 17.984 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.534 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                        ; None                      ; 17.517 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.534 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.499 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.534 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.495 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.532 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[9]  ; CLK        ; CLK      ; None                        ; None                      ; 17.495 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.532 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                        ; None                      ; 17.516 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.532 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.494 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.532 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[1]     ; CLK        ; CLK      ; None                        ; None                      ; 17.499 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.532 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.969 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.530 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.968 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.528 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 18.002 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.526 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[9]  ; CLK        ; CLK      ; None                        ; None                      ; 17.506 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.526 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.504 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.524 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst6|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.503 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.522 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.518 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.518 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.994 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.518 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.962 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.516 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.515 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.516 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[9]    ; CLK        ; CLK      ; None                        ; None                      ; 17.515 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.514 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.992 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.514 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.992 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.514 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.992 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.514 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.518 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.512 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[9]  ; CLK        ; CLK      ; None                        ; None                      ; 17.499 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.510 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; CLK        ; CLK      ; None                        ; None                      ; 17.991 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.510 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.991 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.510 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.520 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.508 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8]    ; CLK        ; CLK      ; None                        ; None                      ; 17.479 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.508 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[10] ; CLK        ; CLK      ; None                        ; None                      ; 17.517 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.508 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                        ; None                      ; 17.990 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.508 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.519 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.508 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]   ; CLK        ; CLK      ; None                        ; None                      ; 17.519 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.506 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[10] ; CLK        ; CLK      ; None                        ; None                      ; 17.516 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.506 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.961 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.506 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.961 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.504 ns )                    ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]    ; CLK        ; CLK      ; None                        ; None                      ; 17.976 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.504 ns )                    ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1]    ; CLK        ; CLK      ; None                        ; None                      ; 17.513 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                    ;                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg1  ; CLK        ; CLK      ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst12                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg11 ; CLK        ; CLK      ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg5  ; CLK        ; CLK      ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg4  ; CLK        ; CLK      ; None                       ; None                       ; 2.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg10 ; CLK        ; CLK      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 2.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst12                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst12                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg3  ; CLK        ; CLK      ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg9  ; CLK        ; CLK      ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg7  ; CLK        ; CLK      ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 2.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg8  ; CLK        ; CLK      ; None                       ; None                       ; 2.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg6  ; CLK        ; CLK      ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 2.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 2.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst12                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 2.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 2.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 2.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 2.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 2.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 2.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 2.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 2.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 2.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 2.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 2.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst12                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 2.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 2.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 2.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 2.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 2.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 3.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[2]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 3.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 3.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[0]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 3.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg5  ; CLK        ; CLK      ; None                       ; None                       ; 3.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 3.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 3.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst12                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 3.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 3.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg1  ; CLK        ; CLK      ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 3.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 3.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 3.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3]  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 3.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|inst19                                                                                      ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[12]               ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg7   ; CLK        ; CLK      ; None                       ; None                       ; 3.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 3.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[0]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[2]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 3.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[2]                 ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 3.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3]  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 3.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|inst30                                                                                      ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a7~porta_address_reg10  ; CLK        ; CLK      ; None                       ; None                       ; 3.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[3]  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg9   ; CLK        ; CLK      ; None                       ; None                       ; 3.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]                 ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg6   ; CLK        ; CLK      ; None                       ; None                       ; 3.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg3   ; CLK        ; CLK      ; None                       ; None                       ; 3.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]                 ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[2]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[2]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3]   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst12                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]                 ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|inst14                                                                                    ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[3] ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[2]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 3.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[2]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[9]  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[2]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg2   ; CLK        ; CLK      ; None                       ; None                       ; 3.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[4]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg4   ; CLK        ; CLK      ; None                       ; None                       ; 3.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a2~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 3.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a4~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a6~porta_address_reg8   ; CLK        ; CLK      ; None                       ; None                       ; 3.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                                   ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_address_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 3.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[11]                                  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a0~porta_address_reg11  ; CLK        ; CLK      ; None                       ; None                       ; 3.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]                 ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4]     ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[5]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg5   ; CLK        ; CLK      ; None                       ; None                       ; 3.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]                 ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_we_reg         ; CLK        ; CLK      ; None                       ; None                       ; 3.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[0]                ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a1~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 3.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 3.979 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                    ;                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 3.332 ns   ; HUI  ; inst12 ; CLK      ;
+-------+--------------+------------+------+--------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                               ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 22.828 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.691 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.596 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.497 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.450 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.439 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 22.392 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 22.350 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.340 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 22.302 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.302 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 22.286 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.255 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 22.248 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.241 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.207 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 22.203 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 22.188 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.185 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.175 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.160 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 22.115 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.108 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 22.108 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 22.107 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.084 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.061 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 22.061 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 22.046 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 22.014 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 22.009 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.981 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.962 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.961 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.959 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.925 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[2]             ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.917 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.914 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.913 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.897 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.892 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.881 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.866 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.862 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.859 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.852 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.850 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.844 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.830 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.814 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.812 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.805 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.799 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.798 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.796 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.786 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.781 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.780 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.760 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.753 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.752 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.749 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.749 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.742 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.739 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.726 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.718 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.706 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.704 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.700 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.699 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]             ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.697 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.695 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.693 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.688 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[12]           ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.687 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.685 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.679 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.671 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.659 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.657 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.653 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.650 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.648 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.644 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[7]            ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.644 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.627 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.619 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.610 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.610 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[11]           ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.603 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.598 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.596 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.586 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.579 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.570 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.569 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.562 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.558 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.549 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.539 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.536 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[2]             ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.523 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.521 ns  ; CACHE:inst|inst34                                                                                  ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.511 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                               ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.499 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.492 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.489 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[2]             ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.474 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.471 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.467 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.462 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[10]           ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.456 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.455 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.452 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.450 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.445 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.439 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.439 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.437 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[2]             ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.423 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[9]            ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.404 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.403 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.401 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.394 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.393 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.391 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.375 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.375 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.368 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3] ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.353 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.352 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.341 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.337 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.330 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.328 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.328 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.321 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]             ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.315 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.306 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.304 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.303 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.299 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[12]           ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.297 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[8]            ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.288 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.277 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.274 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.270 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.268 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.268 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                               ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.264 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.264 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.260 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                               ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.255 ns  ; CACHE:inst|inst32                                                                                  ; DATA_BUS[1]    ; CLK        ;
; N/A                                     ; None                                                ; 21.255 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[7]            ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.255 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.254 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.252 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[12]           ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.250 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.243 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.239 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.237 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]             ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.228 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.223 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.221 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[11]           ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.221 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0] ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.217 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                               ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.216 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.208 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[7]            ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.204 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                               ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.201 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.200 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[12]           ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.199 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]             ; DATA_BUS[9]    ; CLK        ;
; N/A                                     ; None                                                ; 21.196 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                               ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.194 ns  ; CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.190 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.190 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.187 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.180 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.177 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; DATA_BUS[2]    ; CLK        ;
; N/A                                     ; None                                                ; 21.174 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[11]           ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.173 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]             ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.173 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]             ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.171 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.165 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                               ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.164 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.157 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]             ; DATA_BUS[6]    ; CLK        ;
; N/A                                     ; None                                                ; 21.156 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[7]            ; DATA_BUS[10]   ; CLK        ;
; N/A                                     ; None                                                ; 21.143 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]                                ; CLICK_TWO_TACT ; CLK        ;
; N/A                                     ; None                                                ; 21.141 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]                              ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.138 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.135 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]             ; DATA_BUS[8]    ; CLK        ;
; N/A                                     ; None                                                ; 21.132 ns  ; CACHE:inst|inst34                                                                                  ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.128 ns  ; lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]             ; DATA_BUS[7]    ; CLK        ;
; N/A                                     ; None                                                ; 21.126 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]                               ; DATA_BUS[5]    ; CLK        ;
; N/A                                     ; None                                                ; 21.122 ns  ; DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                               ; DATA_BUS[3]    ; CLK        ;
; N/A                                     ; None                                                ; 21.122 ns  ; lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[11]           ; DATA_BUS[10]   ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                    ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+----------------+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -3.093 ns ; HUI  ; inst12 ; CLK      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue May 14 03:45:20 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "MEMORY:inst8|ROM:inst1|inst9" as buffer
    Info: Detected ripple clock "MEMORY:inst8|ROM:inst1|inst13" as buffer
    Info: Detected ripple clock "MEMORY:inst8|RAM:inst|inst2" as buffer
    Info: Detected gated clock "CACHE:inst|inst~0" as buffer
    Info: Detected gated clock "MEMORY:inst8|ROM:inst1|inst2" as buffer
    Info: Detected gated clock "MEMORY:inst8|ROM:inst1|inst3" as buffer
    Info: Detected gated clock "MEMORY:inst8|RAM:inst|inst6" as buffer
    Info: Detected ripple clock "lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_ebj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "DECODE_COMMAND:inst72|busmux:inst23|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2" as buffer
    Info: Detected ripple clock "DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected gated clock "CACHE:inst|inst11~0" as buffer
    Info: Detected ripple clock "CACHE:inst|inst19" as buffer
    Info: Detected gated clock "DECODE_COMMAND:inst72|inst29~0" as buffer
    Info: Detected gated clock "inst35" as buffer
    Info: Detected gated clock "lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0" as buffer
    Info: Detected gated clock "lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]" as buffer
    Info: Detected ripple clock "DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10]" as buffer
    Info: Detected ripple clock "CACHE:inst|inst30" as buffer
    Info: Detected ripple clock "CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "inst41~0" as buffer
    Info: Detected gated clock "CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0" as buffer
    Info: Detected ripple clock "CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9]" as buffer
    Info: Detected ripple clock "DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected ripple clock "DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]" as buffer
    Info: Detected gated clock "lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 27.02 MHz between source register "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]" and destination register "CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]" (period= 37.006 ns)
    Info: + Longest register to register delay is 17.753 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y17_N31; Fanout = 4; REG Node = 'lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]'
        Info: 2: + IC(0.948 ns) + CELL(0.366 ns) = 1.314 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 12; COMB Node = 'lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
        Info: 3: + IC(0.245 ns) + CELL(0.053 ns) = 1.612 ns; Loc. = LCCOMB_X14_Y17_N4; Fanout = 19; COMB Node = 'inst35'
        Info: 4: + IC(0.266 ns) + CELL(0.053 ns) = 1.931 ns; Loc. = LCCOMB_X14_Y17_N26; Fanout = 16; COMB Node = 'lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5'
        Info: 5: + IC(0.311 ns) + CELL(0.053 ns) = 2.295 ns; Loc. = LCCOMB_X15_Y17_N0; Fanout = 64; COMB Node = 'CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0'
        Info: 6: + IC(1.216 ns) + CELL(0.272 ns) = 3.783 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1'
        Info: 7: + IC(0.249 ns) + CELL(0.272 ns) = 4.304 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]'
        Info: 8: + IC(1.188 ns) + CELL(0.154 ns) = 5.646 ns; Loc. = LCCOMB_X15_Y5_N18; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 9: + IC(1.453 ns) + CELL(0.053 ns) = 7.152 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 7.414 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 10; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0'
        Info: 11: + IC(0.371 ns) + CELL(0.053 ns) = 7.838 ns; Loc. = LCCOMB_X26_Y13_N16; Fanout = 3; COMB Node = 'CACHE:inst|Banks_Memory:inst6|inst23~1'
        Info: 12: + IC(0.206 ns) + CELL(0.053 ns) = 8.097 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 24; COMB Node = 'CACHE:inst|inst52'
        Info: 13: + IC(0.249 ns) + CELL(0.053 ns) = 8.399 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 880; COMB Node = 'CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0'
        Info: 14: + IC(1.835 ns) + CELL(0.154 ns) = 10.388 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w0_n0_mux_dataout~14'
        Info: 15: + IC(0.246 ns) + CELL(0.272 ns) = 10.906 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w0_n0_mux_dataout~30'
        Info: 16: + IC(0.246 ns) + CELL(0.272 ns) = 11.424 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[0]~21'
        Info: 17: + IC(1.444 ns) + CELL(0.378 ns) = 13.246 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 4; COMB Node = 'CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[0]~33'
        Info: 18: + IC(1.240 ns) + CELL(0.053 ns) = 14.539 ns; Loc. = LCCOMB_X13_Y17_N20; Fanout = 3; COMB Node = 'lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[0]~44'
        Info: 19: + IC(1.013 ns) + CELL(0.053 ns) = 15.605 ns; Loc. = LCCOMB_X22_Y16_N6; Fanout = 512; COMB Node = 'CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 20: + IC(1.839 ns) + CELL(0.309 ns) = 17.753 ns; Loc. = LCFF_X30_Y4_N9; Fanout = 1; REG Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 2.979 ns ( 16.78 % )
        Info: Total interconnect delay = 14.774 ns ( 83.22 % )
    Info: - Smallest clock skew is -0.566 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6467; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N9; Fanout = 1; REG Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.472 ns ( 59.33 % )
            Info: Total interconnect delay = 1.009 ns ( 40.67 % )
        Info: - Longest clock path from clock "CLK" to source register is 3.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'
            Info: 2: + IC(1.575 ns) + CELL(0.618 ns) = 3.047 ns; Loc. = LCFF_X9_Y17_N31; Fanout = 4; REG Node = 'lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.472 ns ( 48.31 % )
            Info: Total interconnect delay = 1.575 ns ( 51.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "MEMORY:inst8|inst14" and destination pin or register "MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0" for clock "CLK" (Hold time is 9.953 ns)
    Info: + Largest clock skew is 11.266 ns
        Info: + Longest clock path from clock "CLK" to destination memory is 13.749 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'
            Info: 2: + IC(1.575 ns) + CELL(0.712 ns) = 3.141 ns; Loc. = LCFF_X9_Y17_N31; Fanout = 4; REG Node = 'lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]'
            Info: 3: + IC(0.948 ns) + CELL(0.366 ns) = 4.455 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 12; COMB Node = 'lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
            Info: 4: + IC(1.197 ns) + CELL(0.053 ns) = 5.705 ns; Loc. = LCCOMB_X9_Y9_N12; Fanout = 3; COMB Node = 'lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]~0'
            Info: 5: + IC(1.151 ns) + CELL(0.228 ns) = 7.084 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 4; COMB Node = 'inst41~0'
            Info: 6: + IC(1.274 ns) + CELL(0.053 ns) = 8.411 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 36; COMB Node = 'CACHE:inst|inst11~0'
            Info: 7: + IC(0.703 ns) + CELL(0.225 ns) = 9.339 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 27; COMB Node = 'MEMORY:inst8|inst17'
            Info: 8: + IC(1.689 ns) + CELL(0.053 ns) = 11.081 ns; Loc. = LCCOMB_X6_Y19_N0; Fanout = 1; COMB Node = 'MEMORY:inst8|RAM:inst|inst6'
            Info: 9: + IC(1.525 ns) + CELL(0.000 ns) = 12.606 ns; Loc. = CLKCTRL_G2; Fanout = 165; COMB Node = 'MEMORY:inst8|RAM:inst|inst6~clkctrl'
            Info: 10: + IC(0.662 ns) + CELL(0.481 ns) = 13.749 ns; Loc. = M4K_X20_Y12; Fanout = 1; MEM Node = 'MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0'
            Info: Total cell delay = 3.025 ns ( 22.00 % )
            Info: Total interconnect delay = 10.724 ns ( 78.00 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6467; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 23; REG Node = 'MEMORY:inst8|inst14'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to memory delay is 1.422 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 23; REG Node = 'MEMORY:inst8|inst14'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 2; COMB Node = 'MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[3]~9'
        Info: 3: + IC(0.245 ns) + CELL(0.228 ns) = 0.806 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[3]~9'
        Info: 4: + IC(0.520 ns) + CELL(0.096 ns) = 1.422 ns; Loc. = M4K_X20_Y12; Fanout = 1; MEM Node = 'MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_datain_reg0'
        Info: Total cell delay = 0.657 ns ( 46.20 % )
        Info: Total interconnect delay = 0.765 ns ( 53.80 % )
    Info: + Micro hold delay of destination is 0.203 ns
Info: tsu for register "inst12" (data pin = "HUI", clock pin = "CLK") is 3.332 ns
    Info: + Longest pin to register delay is 5.713 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; PIN Node = 'HUI'
        Info: 2: + IC(4.587 ns) + CELL(0.309 ns) = 5.713 ns; Loc. = LCFF_X5_Y17_N17; Fanout = 1; REG Node = 'inst12'
        Info: Total cell delay = 1.126 ns ( 19.71 % )
        Info: Total interconnect delay = 4.587 ns ( 80.29 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6467; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X5_Y17_N17; Fanout = 1; REG Node = 'inst12'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
Info: tco from clock "CLK" to destination pin "DATA_BUS[1]" through register "lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]" is 22.828 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.047 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'
        Info: 2: + IC(1.575 ns) + CELL(0.618 ns) = 3.047 ns; Loc. = LCFF_X9_Y17_N31; Fanout = 4; REG Node = 'lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]'
        Info: Total cell delay = 1.472 ns ( 48.31 % )
        Info: Total interconnect delay = 1.575 ns ( 51.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 19.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y17_N31; Fanout = 4; REG Node = 'lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]'
        Info: 2: + IC(0.948 ns) + CELL(0.366 ns) = 1.314 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 12; COMB Node = 'lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
        Info: 3: + IC(0.245 ns) + CELL(0.053 ns) = 1.612 ns; Loc. = LCCOMB_X14_Y17_N4; Fanout = 19; COMB Node = 'inst35'
        Info: 4: + IC(0.266 ns) + CELL(0.053 ns) = 1.931 ns; Loc. = LCCOMB_X14_Y17_N26; Fanout = 16; COMB Node = 'lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[7]~5'
        Info: 5: + IC(0.311 ns) + CELL(0.053 ns) = 2.295 ns; Loc. = LCCOMB_X15_Y17_N0; Fanout = 64; COMB Node = 'CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0'
        Info: 6: + IC(1.216 ns) + CELL(0.272 ns) = 3.783 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1'
        Info: 7: + IC(0.249 ns) + CELL(0.272 ns) = 4.304 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]'
        Info: 8: + IC(1.188 ns) + CELL(0.154 ns) = 5.646 ns; Loc. = LCCOMB_X15_Y5_N18; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 9: + IC(1.453 ns) + CELL(0.053 ns) = 7.152 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 7.414 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 10; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0'
        Info: 11: + IC(0.371 ns) + CELL(0.053 ns) = 7.838 ns; Loc. = LCCOMB_X26_Y13_N16; Fanout = 3; COMB Node = 'CACHE:inst|Banks_Memory:inst6|inst23~1'
        Info: 12: + IC(0.206 ns) + CELL(0.053 ns) = 8.097 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 24; COMB Node = 'CACHE:inst|inst52'
        Info: 13: + IC(0.249 ns) + CELL(0.053 ns) = 8.399 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 880; COMB Node = 'CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0'
        Info: 14: + IC(1.573 ns) + CELL(0.053 ns) = 10.025 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~6'
        Info: 15: + IC(0.658 ns) + CELL(0.272 ns) = 10.955 ns; Loc. = LCCOMB_X17_Y5_N8; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~9'
        Info: 16: + IC(0.647 ns) + CELL(0.228 ns) = 11.830 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 1; COMB Node = 'CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[1]~14'
        Info: 17: + IC(1.264 ns) + CELL(0.272 ns) = 13.366 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 4; COMB Node = 'CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24'
        Info: 18: + IC(2.070 ns) + CELL(0.228 ns) = 15.664 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 1; COMB Node = 'lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~54'
        Info: 19: + IC(1.879 ns) + CELL(2.144 ns) = 19.687 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'DATA_BUS[1]'
        Info: Total cell delay = 4.685 ns ( 23.80 % )
        Info: Total interconnect delay = 15.002 ns ( 76.20 % )
Info: th for register "inst12" (data pin = "HUI", clock pin = "CLK") is -3.093 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6467; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X5_Y17_N17; Fanout = 1; REG Node = 'inst12'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.713 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; PIN Node = 'HUI'
        Info: 2: + IC(4.587 ns) + CELL(0.309 ns) = 5.713 ns; Loc. = LCFF_X5_Y17_N17; Fanout = 1; REG Node = 'inst12'
        Info: Total cell delay = 1.126 ns ( 19.71 % )
        Info: Total interconnect delay = 4.587 ns ( 80.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 324 megabytes
    Info: Processing ended: Tue May 14 03:45:33 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


