Classic Timing Analyzer report for Projeto2SD
Fri Dec 14 13:14:12 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 11.614 ns                        ; Controller:controller|tZ[0] ; tZ[0]                       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 88.79 MHz ( period = 11.262 ns ) ; Controller:controller|tY[0] ; RegisterY:regY|out[1]       ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Memory:comb_4|out[1]        ; Controller:controller|tX[1] ; clk        ; clk      ; 13           ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                             ;            ;          ; 13           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 88.79 MHz ( period = 11.262 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; 88.79 MHz ( period = 11.262 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; 88.97 MHz ( period = 11.240 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; 88.97 MHz ( period = 11.240 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; 88.97 MHz ( period = 11.240 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; 88.97 MHz ( period = 11.240 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; 92.13 MHz ( period = 10.854 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; 92.28 MHz ( period = 10.836 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; 94.57 MHz ( period = 10.574 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.643 ns                ;
; N/A   ; 94.84 MHz ( period = 10.544 ns )               ; Controller:controller|tX[0] ; RegisterX:regX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; 98.12 MHz ( period = 10.192 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; 98.12 MHz ( period = 10.192 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; 98.12 MHz ( period = 10.192 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; 98.14 MHz ( period = 10.190 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.453 ns                ;
; N/A   ; 98.21 MHz ( period = 10.182 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; 98.25 MHz ( period = 10.178 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.442 ns                ;
; N/A   ; 98.35 MHz ( period = 10.168 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; 98.54 MHz ( period = 10.148 ns )               ; Controller:controller|tX[1] ; RegisterX:regX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Memory:comb_4|val[2]        ; RegisterX:regX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[2]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[2]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[3]       ; Memory:comb_4|val[2]  ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Memory:comb_4|val[2]  ; clk        ; clk      ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Memory:comb_4|val[2]  ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.593 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Memory:comb_4|out[0]  ; clk        ; clk      ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[2]       ; RegisterX:regX|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[3]       ; Counter:comb_3|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Memory:comb_4|out[2]  ; clk        ; clk      ; None                        ; None                      ; 0.608 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Memory:comb_4|out[1]  ; clk        ; clk      ; None                        ; None                      ; 0.553 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                           ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tX[1] ; clk        ; clk      ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[2]  ; Controller:controller|tX[0] ; clk        ; clk      ; None                       ; None                       ; 0.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tX[0] ; clk        ; clk      ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[2]  ; Controller:controller|tZ[0] ; clk        ; clk      ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tY[0] ; clk        ; clk      ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tY[2] ; clk        ; clk      ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tY[0] ; clk        ; clk      ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tY[2] ; clk        ; clk      ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tZ[1] ; clk        ; clk      ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tZ[1] ; clk        ; clk      ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[1] ; Memory:comb_4|out[1]        ; clk        ; clk      ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[2] ; Memory:comb_4|out[2]        ; clk        ; clk      ; None                       ; None                       ; 0.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[0] ; Memory:comb_4|out[0]        ; clk        ; clk      ; None                       ; None                       ; 0.810 ns                 ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+-----------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To               ; From Clock ;
+-------+--------------+------------+-----------------------------+------------------+------------+
; N/A   ; None         ; 11.614 ns  ; Controller:controller|tZ[0] ; tZ[0]            ; clk        ;
; N/A   ; None         ; 11.489 ns  ; Controller:controller|tY[2] ; tY[2]            ; clk        ;
; N/A   ; None         ; 10.772 ns  ; Controller:controller|tZ[1] ; tZ[1]            ; clk        ;
; N/A   ; None         ; 10.442 ns  ; Controller:controller|tX[1] ; tX[1]            ; clk        ;
; N/A   ; None         ; 10.409 ns  ; Controller:controller|tY[0] ; tY[0]            ; clk        ;
; N/A   ; None         ; 10.109 ns  ; Controller:controller|tX[0] ; tX[0]            ; clk        ;
; N/A   ; None         ; 7.095 ns   ; Counter:comb_3|out[0]       ; outCounter[0]    ; clk        ;
; N/A   ; None         ; 6.919 ns   ; RegisterX:regX|out[2]       ; outX[2]          ; clk        ;
; N/A   ; None         ; 6.914 ns   ; RegisterX:regX|out[2]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.802 ns   ; RegisterX:regX|out[2]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 6.794 ns   ; RegisterX:regZ|out[3]       ; outZ[3]          ; clk        ;
; N/A   ; None         ; 6.792 ns   ; RegisterX:regZ|out[1]       ; outZ[1]          ; clk        ;
; N/A   ; None         ; 6.704 ns   ; RegisterY:regY|out[0]       ; outULA[0]        ; clk        ;
; N/A   ; None         ; 6.704 ns   ; RegisterY:regY|out[0]       ; outY[0]          ; clk        ;
; N/A   ; None         ; 6.657 ns   ; Memory:comb_4|out[2]        ; funcOutMemory[2] ; clk        ;
; N/A   ; None         ; 6.656 ns   ; Memory:comb_4|out[1]        ; funcOutMemory[1] ; clk        ;
; N/A   ; None         ; 6.596 ns   ; Counter:comb_3|out[2]       ; outCounter[2]    ; clk        ;
; N/A   ; None         ; 6.428 ns   ; RegisterX:regZ|out[2]       ; outZ[2]          ; clk        ;
; N/A   ; None         ; 6.411 ns   ; Memory:comb_4|out[0]        ; funcOutMemory[0] ; clk        ;
; N/A   ; None         ; 6.393 ns   ; Memory:comb_4|val[2]        ; valMemory[2]     ; clk        ;
; N/A   ; None         ; 6.312 ns   ; RegisterY:regY|out[2]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 6.267 ns   ; RegisterY:regY|out[3]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.229 ns   ; RegisterY:regY|out[2]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.221 ns   ; RegisterY:regY|out[1]       ; outY[1]          ; clk        ;
; N/A   ; None         ; 5.969 ns   ; Counter:comb_3|out[3]       ; outCounter[3]    ; clk        ;
; N/A   ; None         ; 5.923 ns   ; RegisterY:regY|out[1]       ; outULA[1]        ; clk        ;
; N/A   ; None         ; 5.913 ns   ; RegisterX:regZ|out[0]       ; outZ[0]          ; clk        ;
; N/A   ; None         ; 5.779 ns   ; Counter:comb_3|out[1]       ; outCounter[1]    ; clk        ;
; N/A   ; None         ; 5.651 ns   ; RegisterY:regY|out[3]       ; outY[3]          ; clk        ;
; N/A   ; None         ; 5.648 ns   ; RegisterY:regY|out[2]       ; outY[2]          ; clk        ;
+-------+--------------+------------+-----------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 14 13:14:11 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto2SD -c Projeto2SD --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Memory:comb_4|val[2]" is a latch
    Warning: Node "Controller:controller|tX[0]" is a latch
    Warning: Node "Controller:controller|tX[1]" is a latch
    Warning: Node "Memory:comb_4|out[1]" is a latch
    Warning: Node "Memory:comb_4|out[2]" is a latch
    Warning: Node "Memory:comb_4|out[0]" is a latch
    Warning: Node "Controller:controller|tY[0]" is a latch
    Warning: Node "Controller:controller|tY[2]" is a latch
    Warning: Node "Controller:controller|tZ[1]" is a latch
    Warning: Node "Controller:controller|tZ[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Memory:comb_4|out[0]" as buffer
    Info: Detected ripple clock "Memory:comb_4|out[2]" as buffer
    Info: Detected ripple clock "Memory:comb_4|out[1]" as buffer
    Info: Detected gated clock "Controller:controller|Mux6~0" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[0]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[2]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[1]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[3]" as buffer
    Info: Detected gated clock "Memory:comb_4|WideOr1~0" as buffer
Info: Clock "clk" has Internal fmax of 88.79 MHz between source register "Controller:controller|tY[0]" and destination register "RegisterY:regY|out[0]" (period= 11.262 ns)
    Info: + Longest register to register delay is 0.987 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y8_N10; Fanout = 5; REG Node = 'Controller:controller|tY[0]'
        Info: 2: + IC(0.241 ns) + CELL(0.746 ns) = 0.987 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 3; REG Node = 'RegisterY:regY|out[0]'
        Info: Total cell delay = 0.746 ns ( 75.58 % )
        Info: Total interconnect delay = 0.241 ns ( 24.42 % )
    Info: - Smallest clock skew is -4.554 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.453 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 3; REG Node = 'RegisterY:regY|out[0]'
            Info: Total cell delay = 1.472 ns ( 60.01 % )
            Info: Total interconnect delay = 0.981 ns ( 39.99 % )
        Info: - Longest clock path from clock "clk" to source register is 7.007 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N19; Fanout = 6; REG Node = 'Counter:comb_3|out[2]'
            Info: 3: + IC(0.262 ns) + CELL(0.346 ns) = 3.154 ns; Loc. = LCCOMB_X5_Y11_N14; Fanout = 4; COMB Node = 'Memory:comb_4|WideOr1~0'
            Info: 4: + IC(0.233 ns) + CELL(0.053 ns) = 3.440 ns; Loc. = LCCOMB_X5_Y11_N20; Fanout = 5; REG Node = 'Memory:comb_4|out[0]'
            Info: 5: + IC(0.270 ns) + CELL(0.228 ns) = 3.938 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
            Info: 6: + IC(2.101 ns) + CELL(0.000 ns) = 6.039 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
            Info: 7: + IC(0.915 ns) + CELL(0.053 ns) = 7.007 ns; Loc. = LCCOMB_X13_Y8_N10; Fanout = 5; REG Node = 'Controller:controller|tY[0]'
            Info: Total cell delay = 2.246 ns ( 32.05 % )
            Info: Total interconnect delay = 4.761 ns ( 67.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Memory:comb_4|out[1]" and destination pin or register "Controller:controller|tX[1]" for clock "clk" (Hold time is 3.136 ns)
    Info: + Largest clock skew is 3.897 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.026 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N19; Fanout = 6; REG Node = 'Counter:comb_3|out[2]'
            Info: 3: + IC(0.262 ns) + CELL(0.346 ns) = 3.154 ns; Loc. = LCCOMB_X5_Y11_N14; Fanout = 4; COMB Node = 'Memory:comb_4|WideOr1~0'
            Info: 4: + IC(0.233 ns) + CELL(0.053 ns) = 3.440 ns; Loc. = LCCOMB_X5_Y11_N20; Fanout = 5; REG Node = 'Memory:comb_4|out[0]'
            Info: 5: + IC(0.270 ns) + CELL(0.228 ns) = 3.938 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
            Info: 6: + IC(2.101 ns) + CELL(0.000 ns) = 6.039 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
            Info: 7: + IC(0.934 ns) + CELL(0.053 ns) = 7.026 ns; Loc. = LCCOMB_X5_Y11_N10; Fanout = 2; REG Node = 'Controller:controller|tX[1]'
            Info: Total cell delay = 2.246 ns ( 31.97 % )
            Info: Total interconnect delay = 4.780 ns ( 68.03 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.129 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N17; Fanout = 7; REG Node = 'Counter:comb_3|out[1]'
            Info: 3: + IC(0.245 ns) + CELL(0.053 ns) = 2.844 ns; Loc. = LCCOMB_X5_Y11_N14; Fanout = 4; COMB Node = 'Memory:comb_4|WideOr1~0'
            Info: 4: + IC(0.232 ns) + CELL(0.053 ns) = 3.129 ns; Loc. = LCCOMB_X5_Y11_N22; Fanout = 7; REG Node = 'Memory:comb_4|out[1]'
            Info: Total cell delay = 1.672 ns ( 53.44 % )
            Info: Total interconnect delay = 1.457 ns ( 46.56 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y11_N22; Fanout = 7; REG Node = 'Memory:comb_4|out[1]'
        Info: 2: + IC(0.395 ns) + CELL(0.366 ns) = 0.761 ns; Loc. = LCCOMB_X5_Y11_N10; Fanout = 2; REG Node = 'Controller:controller|tX[1]'
        Info: Total cell delay = 0.366 ns ( 48.09 % )
        Info: Total interconnect delay = 0.395 ns ( 51.91 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "tZ[0]" through register "Controller:controller|tZ[0]" is 11.614 ns
    Info: + Longest clock path from clock "clk" to source register is 7.005 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N19; Fanout = 6; REG Node = 'Counter:comb_3|out[2]'
        Info: 3: + IC(0.262 ns) + CELL(0.346 ns) = 3.154 ns; Loc. = LCCOMB_X5_Y11_N14; Fanout = 4; COMB Node = 'Memory:comb_4|WideOr1~0'
        Info: 4: + IC(0.233 ns) + CELL(0.053 ns) = 3.440 ns; Loc. = LCCOMB_X5_Y11_N20; Fanout = 5; REG Node = 'Memory:comb_4|out[0]'
        Info: 5: + IC(0.270 ns) + CELL(0.228 ns) = 3.938 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
        Info: 6: + IC(2.101 ns) + CELL(0.000 ns) = 6.039 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
        Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 7.005 ns; Loc. = LCCOMB_X13_Y8_N26; Fanout = 5; REG Node = 'Controller:controller|tZ[0]'
        Info: Total cell delay = 2.246 ns ( 32.06 % )
        Info: Total interconnect delay = 4.759 ns ( 67.94 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y8_N26; Fanout = 5; REG Node = 'Controller:controller|tZ[0]'
        Info: 2: + IC(2.657 ns) + CELL(1.952 ns) = 4.609 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'tZ[0]'
        Info: Total cell delay = 1.952 ns ( 42.35 % )
        Info: Total interconnect delay = 2.657 ns ( 57.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Dec 14 13:14:12 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


