<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p416" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_416{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_416{left:565px;bottom:1130px;}
#t3_416{left:566px;bottom:1124px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t4_416{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_416{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_416{left:138px;bottom:1069px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t7_416{left:137px;bottom:1051px;letter-spacing:0.11px;word-spacing:0.01px;}
#t8_416{left:137px;bottom:1033px;letter-spacing:0.11px;}
#t9_416{left:137px;bottom:1014px;letter-spacing:0.1px;word-spacing:0.03px;}
#ta_416{left:137px;bottom:978px;letter-spacing:0.11px;}
#tb_416{left:137px;bottom:959px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tc_416{left:137px;bottom:926px;letter-spacing:0.11px;}
#td_416{left:137px;bottom:900px;letter-spacing:0.1px;word-spacing:0.21px;}
#te_416{left:466px;bottom:900px;letter-spacing:-0.06px;}
#tf_416{left:514px;bottom:900px;letter-spacing:0.12px;word-spacing:0.2px;}
#tg_416{left:137px;bottom:881px;letter-spacing:0.12px;word-spacing:0.74px;}
#th_416{left:186px;bottom:881px;letter-spacing:0.08px;word-spacing:0.89px;}
#ti_416{left:314px;bottom:881px;letter-spacing:0.15px;}
#tj_416{left:331px;bottom:881px;letter-spacing:0.07px;word-spacing:0.9px;}
#tk_416{left:432px;bottom:881px;letter-spacing:0.1px;word-spacing:0.81px;}
#tl_416{left:138px;bottom:863px;letter-spacing:0.08px;}
#tm_416{left:269px;bottom:863px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tn_416{left:375px;bottom:863px;letter-spacing:0.17px;}
#to_416{left:439px;bottom:860px;letter-spacing:0.13px;}
#tp_416{left:465px;bottom:863px;letter-spacing:0.1px;word-spacing:0.03px;}
#tq_416{left:606px;bottom:863px;letter-spacing:0.13px;}
#tr_416{left:668px;bottom:863px;letter-spacing:0.11px;}
#ts_416{left:137px;bottom:834px;letter-spacing:0.11px;word-spacing:1.49px;}
#tt_416{left:137px;bottom:816px;letter-spacing:0.1px;}
#tu_416{left:660px;bottom:816px;letter-spacing:0.15px;}
#tv_416{left:719px;bottom:816px;letter-spacing:0.1px;word-spacing:0.02px;}
#tw_416{left:137px;bottom:790px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tx_416{left:137px;bottom:756px;letter-spacing:0.08px;word-spacing:-0.03px;}
#ty_416{left:137px;bottom:730px;letter-spacing:0.1px;word-spacing:0.01px;}
#tz_416{left:526px;bottom:730px;letter-spacing:0.17px;}
#t10_416{left:590px;bottom:728px;letter-spacing:0.13px;}
#t11_416{left:612px;bottom:730px;letter-spacing:0.11px;}
#t12_416{left:137px;bottom:694px;letter-spacing:0.13px;}
#t13_416{left:165px;bottom:653px;letter-spacing:-0.15px;}
#t14_416{left:214px;bottom:653px;}
#t15_416{left:236px;bottom:653px;letter-spacing:-0.16px;}
#t16_416{left:165px;bottom:636px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t17_416{left:272px;bottom:636px;}
#t18_416{left:294px;bottom:636px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t19_416{left:165px;bottom:619px;letter-spacing:-0.16px;}
#t1a_416{left:272px;bottom:619px;}
#t1b_416{left:294px;bottom:619px;letter-spacing:-0.16px;}
#t1c_416{left:165px;bottom:602px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1d_416{left:193px;bottom:586px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1e_416{left:193px;bottom:569px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1f_416{left:193px;bottom:552px;letter-spacing:-0.15px;}
#t1g_416{left:258px;bottom:552px;}
#t1h_416{left:280px;bottom:552px;}
#t1i_416{left:288px;bottom:559px;}
#t1j_416{left:308px;bottom:552px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1k_416{left:165px;bottom:535px;letter-spacing:-0.18px;}
#t1l_416{left:193px;bottom:518px;letter-spacing:-0.15px;}
#t1m_416{left:258px;bottom:518px;}
#t1n_416{left:280px;bottom:518px;}
#t1o_416{left:288px;bottom:525px;}
#t1p_416{left:165px;bottom:502px;letter-spacing:-0.17px;}
#t1q_416{left:165px;bottom:485px;letter-spacing:-0.15px;}
#t1r_416{left:214px;bottom:485px;}
#t1s_416{left:236px;bottom:485px;}
#t1t_416{left:138px;bottom:451px;letter-spacing:0.11px;}
#t1u_416{left:138px;bottom:425px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1v_416{left:138px;bottom:391px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1w_416{left:138px;bottom:365px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1x_416{left:165px;bottom:333px;letter-spacing:-0.15px;}
#t1y_416{left:193px;bottom:317px;letter-spacing:-0.18px;}
#t1z_416{left:248px;bottom:317px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t20_416{left:193px;bottom:300px;letter-spacing:-0.15px;}
#t21_416{left:247px;bottom:300px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t22_416{left:193px;bottom:283px;letter-spacing:-0.18px;}
#t23_416{left:248px;bottom:283px;letter-spacing:-0.16px;}
#t24_416{left:193px;bottom:266px;letter-spacing:-0.18px;}
#t25_416{left:248px;bottom:266px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t26_416{left:363px;bottom:266px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t27_416{left:193px;bottom:249px;letter-spacing:-0.18px;}
#t28_416{left:248px;bottom:249px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t29_416{left:165px;bottom:216px;letter-spacing:-0.18px;}
#t2a_416{left:193px;bottom:199px;letter-spacing:-0.18px;}
#t2b_416{left:248px;bottom:199px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2c_416{left:193px;bottom:182px;letter-spacing:-0.18px;}
#t2d_416{left:248px;bottom:182px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2e_416{left:193px;bottom:165px;letter-spacing:-0.18px;}
#t2f_416{left:248px;bottom:165px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2g_416{left:193px;bottom:149px;letter-spacing:-0.18px;}
#t2h_416{left:248px;bottom:149px;letter-spacing:-0.17px;word-spacing:0.03px;}

.s1_416{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_416{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_416{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_416{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_416{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s6_416{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_416{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s8_416{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.s9_416{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sa_416{font-size:15px;font-family:sub_CourierNewPSMT_tr;color:#000;}
.sb_416{font-size:14px;font-family:Courier_vm;color:#000;}
.sc_416{font-size:14px;font-family:SymbolMT_vr;color:#000;}
.sd_416{font-size:11px;font-family:Courier_vm;color:#000;}
.t.v0_416{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts416" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_vr;
	src: url("fonts/SymbolMT_vr.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPSMT_tr;
	src: url("fonts/sub_CourierNewPSMT_tr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg416Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg416" style="-webkit-user-select: none;"><object width="935" height="1210" data="416/416.svg" type="image/svg+xml" id="pdf416" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_416" class="t s1_416">SCDP </span><span id="t2_416" class="t v0_416 s2_416">I</span><span id="t3_416" class="t s3_416">Store Conditional DoubleWord Paired </span>
<span id="t4_416" class="t s4_416">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_416" class="t s4_416">459 </span>
<span id="t6_416" class="t s5_416">Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that </span>
<span id="t7_416" class="t s5_416">is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is </span>
<span id="t8_416" class="t s5_416">synchronizable depends on the processor and system configurations, and on the memory access type used for the </span>
<span id="t9_416" class="t s5_416">location. Requirements for Uniprocessor, MP and I/O atomicity are given in the SC definition. </span>
<span id="ta_416" class="t s5_416">The definition for SCDP is extended for uncached memory types in a manner identical to SC. The extension is </span>
<span id="tb_416" class="t s5_416">defined in the SC instruction description. </span>
<span id="tc_416" class="t s6_416">Restrictions: </span>
<span id="td_416" class="t s5_416">Load-Linked and Store-Conditional instruction types </span><span id="te_416" class="t s7_416">require </span><span id="tf_416" class="t s5_416">that the addressed location must have a memory access </span>
<span id="tg_416" class="t s5_416">type of </span><span id="th_416" class="t s7_416">cached noncoherent </span><span id="ti_416" class="t s5_416">or </span><span id="tj_416" class="t s7_416">cached coherent</span><span id="tk_416" class="t s5_416">, that is the processor must have a cache. If it does not, the result is </span>
<span id="tl_416" class="t s6_416">UNPREDICTABLE</span><span id="tm_416" class="t s5_416">. Release 6 (with </span><span id="tn_416" class="t s8_416">Config5 </span>
<span id="to_416" class="t s9_416">ULS </span>
<span id="tp_416" class="t s5_416">=1) extends support to </span><span id="tq_416" class="t s7_416">uncached </span><span id="tr_416" class="t s5_416">types. </span>
<span id="ts_416" class="t s5_416">The architecture optionally allows support for Load-Linked and Store-Conditional instruction types in a cacheless </span>
<span id="tt_416" class="t s5_416">processor. Support for cacheless operation is implementation dependent. In this case, </span><span id="tu_416" class="t s8_416">LLAddr </span><span id="tv_416" class="t s5_416">is optional. </span>
<span id="tw_416" class="t s5_416">Providing misaligned support is not a requirement for this instruction. </span>
<span id="tx_416" class="t s6_416">Availability and Compatibility </span>
<span id="ty_416" class="t s5_416">This instruction is introduced by Release 6. It is only present if </span><span id="tz_416" class="t sa_416">Config5 </span>
<span id="t10_416" class="t s9_416">XNP </span>
<span id="t11_416" class="t s5_416">=0. </span>
<span id="t12_416" class="t s6_416">Operation: </span>
<span id="t13_416" class="t sb_416">vAddr </span><span id="t14_416" class="t sc_416"> </span><span id="t15_416" class="t sb_416">GPR[base] </span>
<span id="t16_416" class="t sb_416">(pAddr, CCA) </span><span id="t17_416" class="t sc_416"> </span><span id="t18_416" class="t sb_416">AddressTranslation (vAddr, DATA, STORE) </span>
<span id="t19_416" class="t sb_416">dataquadword </span><span id="t1a_416" class="t sc_416"> </span><span id="t1b_416" class="t sb_416">{GPR[rd],GPR[rt]} </span>
<span id="t1c_416" class="t sb_416">if (LLbit &amp;&amp; (pAddr == LLAddr))then // quadword aligned monitor </span>
<span id="t1d_416" class="t sb_416">// PAIREDDOUBLEWORD: two double-word data-type that is quad-word atomic </span>
<span id="t1e_416" class="t sb_416">StoreMemory (CCA, PAIREDDOUBLEWORD, dataquadword, pAddr, vAddr, DATA) </span>
<span id="t1f_416" class="t sb_416">GPR[rt] </span><span id="t1g_416" class="t sc_416"> </span><span id="t1h_416" class="t sb_416">0 </span>
<span id="t1i_416" class="t sd_416">63 </span>
<span id="t1j_416" class="t sb_416">|| 1’b1 </span>
<span id="t1k_416" class="t sb_416">else </span>
<span id="t1l_416" class="t sb_416">GPR[rt] </span><span id="t1m_416" class="t sc_416"> </span><span id="t1n_416" class="t sb_416">0 </span>
<span id="t1o_416" class="t sd_416">64 </span>
<span id="t1p_416" class="t sb_416">endif </span>
<span id="t1q_416" class="t sb_416">LLbit </span><span id="t1r_416" class="t sc_416"> </span><span id="t1s_416" class="t sb_416">0 </span>
<span id="t1t_416" class="t s6_416">Exceptions: </span>
<span id="t1u_416" class="t s5_416">TLB Refill, TLB Invalid, TLB Modified, Reserved Instruction, Address Error, Watch </span>
<span id="t1v_416" class="t s6_416">Programming Notes: </span>
<span id="t1w_416" class="t s5_416">LLDP and SCDP are used to atomically update memory locations, as shown below. </span>
<span id="t1x_416" class="t sb_416">L1: </span>
<span id="t1y_416" class="t sb_416">LLDP </span><span id="t1z_416" class="t sb_416">T2, T3, (T0)# load T2 and T3 </span>
<span id="t20_416" class="t sb_416">BOVC </span><span id="t21_416" class="t sb_416">T2, 1, U32# check whether least-significant double-word may overflow </span>
<span id="t22_416" class="t sb_416">ADDI </span><span id="t23_416" class="t sb_416">T2, T2, 1 # increment lower - only </span>
<span id="t24_416" class="t sb_416">SCDP </span><span id="t25_416" class="t sb_416">T2, T3, (T0) </span><span id="t26_416" class="t sb_416"># store T2 and T3 </span>
<span id="t27_416" class="t sb_416">BEQC </span><span id="t28_416" class="t sb_416">T2, 0, L1 # if not atomic (0), try again </span>
<span id="t29_416" class="t sb_416">U32: </span>
<span id="t2a_416" class="t sb_416">ADDI </span><span id="t2b_416" class="t sb_416">T2, T2, 1 # increment lower </span>
<span id="t2c_416" class="t sb_416">ADDI </span><span id="t2d_416" class="t sb_416">T3, T3, 1 # increment upper </span>
<span id="t2e_416" class="t sb_416">SCDP </span><span id="t2f_416" class="t sb_416">T2, T3, (T0) </span>
<span id="t2g_416" class="t sb_416">BEQC </span><span id="t2h_416" class="t sb_416">T2, 0, L1 # if not atomic (0), try again </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
