<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HALDLS: haldls::vx Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HALDLS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('namespacehaldls_1_1vx.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">haldls::vx Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacehaldls_1_1vx_1_1detail"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx_1_1detail.html">detail</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacehaldls_1_1vx_1_1v1"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx_1_1v1.html">v1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacehaldls_1_1vx_1_1v2"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx_1_1v2.html">v2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_add_pickle.html">AddPickle</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add pickle support to list of classes.  <a href="structhaldls_1_1vx_1_1_add_pickle.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html">AddPickle&lt; hate::type_list&lt; Ts... &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html">ADPLL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for configuration of an <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> (All-Digital Phased-Locked-Loop) clock generator.  <a href="classhaldls_1_1vx_1_1_a_d_p_l_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_background_spike_source.html">BackgroundSpikeSource</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background spike source on chip.  <a href="classhaldls_1_1vx_1_1_background_spike_source.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_barrier.html">Barrier</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_block_post_pulse.html">BlockPostPulse</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container to send post pulses to one half of the neurons (left/right).  <a href="classhaldls_1_1vx_1_1_block_post_pulse.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html">CADCChannelConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CADC container with channel-local digital offset config.  <a href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_config.html">CADCConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CADC container with global digital config for a vertical half.  <a href="classhaldls_1_1vx_1_1_c_a_d_c_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config.html">CADCOffsetSRAMTimingConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block.html">CapMemBlock</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block_config.html">CapMemBlockConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_common_correlation_config.html">CommonCorrelationConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Correlation reset and readout timing configuration container.  <a href="classhaldls_1_1vx_1_1_common_correlation_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_common_neuron_backend_config.html">CommonNeuronBackendConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read/write access to common neuron parameters.  <a href="classhaldls_1_1vx_1_1_common_neuron_backend_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html">CommonPADIBusConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration for a PADI bus block.  <a href="classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_common_phy_config_chip.html">CommonPhyConfigChip</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for configuration of enable values for the chip-side PHYs.  <a href="classhaldls_1_1vx_1_1_common_phy_config_chip.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a.html">CommonPhyConfigFPGA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for configuration of enable values for the FPGA-side PHYs.  <a href="classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_common_s_t_p_config.html">CommonSTPConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common STP configuration shared by synapse drivers per vertical half.  <a href="classhaldls_1_1vx_1_1_common_s_t_p_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_common_synram_config.html">CommonSynramConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_crossbar_input_drop_counter.html">CrossbarInputDropCounter</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crossbar input drop counter accumulating drops at all outputs for which the drop counter accumulation is enabled in the corresponding <a class="el" href="classhaldls_1_1vx_1_1_crossbar_node.html" title="Node of the crossbar routing events from a CrossbarInputOnDLS to a CrossbarOutputOnDLS.">CrossbarNode</a>.  <a href="classhaldls_1_1vx_1_1_crossbar_input_drop_counter.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_crossbar_node.html">CrossbarNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Node of the crossbar routing events from a CrossbarInputOnDLS to a CrossbarOutputOnDLS.  <a href="classhaldls_1_1vx_1_1_crossbar_node.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_crossbar_output_config.html">CrossbarOutputConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_crossbar_output_event_counter.html">CrossbarOutputEventCounter</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crossbar output event counter counting events routed to an output.  <a href="classhaldls_1_1vx_1_1_crossbar_output_event_counter.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_d_a_c_channel.html">DACChannel</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for individual configuration of the value of a DAC channel of the xBoard DACs.  <a href="classhaldls_1_1vx_1_1_d_a_c_channel.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_d_a_c_control.html">DACControl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for enabling DAC channels of a xBoard DAC.  <a href="classhaldls_1_1vx_1_1_d_a_c_control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_differential_write_trait.html">DifferentialWriteTrait</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trait signalling derived-from container type support differential write operation.  <a href="classhaldls_1_1vx_1_1_differential_write_trait.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_event_recording_config.html">EventRecordingConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for the event (spikes, MADC samples) recording configuration register.  <a href="classhaldls_1_1vx_1_1_event_recording_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_external_p_p_u_memory_byte.html">ExternalPPUMemoryByte</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a.html">FPGADeviceDNA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for reading out the unique identifier of the FPGA.  <a href="classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_has_local_data.html">HasLocalData</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01000b7c52ec4a96196c587f73152a0d09.html">HasLocalData&lt; T, typename boost::enable_if_has_type&lt; typename T::has_local_data &gt;::type &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01a312ede60dae1b310c1c78db43ae5e4c.html">HasLocalData&lt; T, typename boost::enable_if_has_type&lt; typename T::is_leaf_node &gt;::type &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_hicann_a_r_q_status.html">HicannARQStatus</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_highspeed_link_notification.html">HighspeedLinkNotification</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highspeed-Link notification from chip.  <a href="classhaldls_1_1vx_1_1_highspeed_link_notification.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_i_n_a219_config.html">INA219Config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_i_n_a219_status.html">INA219Status</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler.html">JTAGClockScaler</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container writing JTAG clock-scaler value.  <a href="classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_j_t_a_g_id_code.html">JTAGIdCode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for reading the JTAG IDCODE.  <a href="classhaldls_1_1vx_1_1_j_t_a_g_id_code.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_m_a_d_c_config.html">MADCConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration container for MADC and related circuitry.  <a href="classhaldls_1_1vx_1_1_m_a_d_c_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_m_a_d_c_control.html">MADCControl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for MADC control state machine.  <a href="classhaldls_1_1vx_1_1_m_a_d_c_control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip.html">MADCSampleFromChip</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MADCSample from chip.  <a href="classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_neuron_backend_address_out.html">NeuronBackendAddressOut</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the spikes sent out by a neuron.  <a href="structhaldls_1_1vx_1_1_neuron_backend_address_out.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_config.html">NeuronBackendConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read/write access to the NeuronBackend container.  <a href="classhaldls_1_1vx_1_1_neuron_backend_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config.html">NeuronBackendSRAMTimingConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_neuron_reset.html">NeuronReset</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container to trigger reset of a single neuron.  <a href="classhaldls_1_1vx_1_1_neuron_reset.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config.html">NeuronSRAMTimingConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_null_payload_readable.html">NullPayloadReadable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_a_d_i_event.html">PADIEvent</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A container for the PADI event trigger register.  <a href="classhaldls_1_1vx_1_1_p_a_d_i_event.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_pad_multiplexer_config.html">PadMultiplexerConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A configuration container for the top-level readout mux, selecting the connections between the two analog readout pads and different components of the chip.  <a href="classhaldls_1_1vx_1_1_pad_multiplexer_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_perf_test.html">PerfTest</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for enabling highspeed perf test.  <a href="classhaldls_1_1vx_1_1_perf_test.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_perf_test_status.html">PerfTestStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for perf test result readout.  <a href="classhaldls_1_1vx_1_1_perf_test_status.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_phy_config_chip.html">PhyConfigChip</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for individual configuration of chip-side PHYs.  <a href="classhaldls_1_1vx_1_1_phy_config_chip.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_phy_config_f_p_g_a.html">PhyConfigFPGA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for individual configuration of FPGA-side PHYs.  <a href="classhaldls_1_1vx_1_1_phy_config_f_p_g_a.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_phy_status.html">PhyStatus</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block.html">PLLClockOutputBlock</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for configuration of the clock outputs of the PLL.  <a href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_self_test.html">PLLSelfTest</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for configuration and triggering of the PLL internal self test.  <a href="classhaldls_1_1vx_1_1_p_l_l_self_test.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_self_test_status.html">PLLSelfTestStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container of PLL self-test status data.  <a href="classhaldls_1_1vx_1_1_p_l_l_self_test_status.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_polling_omnibus_block.html">PollingOmnibusBlock</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for polling block operation on a Omnibus address.  <a href="classhaldls_1_1vx_1_1_polling_omnibus_block.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_polling_omnibus_block_config.html">PollingOmnibusBlockConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_p_u_control_register.html">PPUControlRegister</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_p_u_memory.html">PPUMemory</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_p_u_memory_block.html">PPUMemoryBlock</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_p_u_memory_word.html">PPUMemoryWord</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_p_u_status_register.html">PPUStatusRegister</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_readout_source_selection.html">ReadoutSourceSelection</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration container for the two mux and buffer blocks for voltage readout.  <a href="classhaldls_1_1vx_1_1_readout_source_selection.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_reset_chip.html">ResetChip</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for setting the reset pin of the chip.  <a href="classhaldls_1_1vx_1_1_reset_chip.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_reset_j_t_a_g_tap.html">ResetJTAGTap</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for resetting JTAG state-machine.  <a href="classhaldls_1_1vx_1_1_reset_j_t_a_g_tap.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_shift_register.html">ShiftRegister</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for configuration of the 24-bit wide shift register controlling six VDD switches, the selection of the ADC source, ADC power down and reset pins, six LEDs, routing two DAC channels to a differential debug line and the CapMem reference current connection.  <a href="classhaldls_1_1vx_1_1_shift_register.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_spike_counter_read.html">SpikeCounterRead</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container to read the spike counter of a single neuron.  <a href="classhaldls_1_1vx_1_1_spike_counter_read.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_spike_counter_reset.html">SpikeCounterReset</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container to reset the spike counter of a single neuron.  <a href="classhaldls_1_1vx_1_1_spike_counter_reset.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_spike_from_chip.html">SpikeFromChip</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spike from chip.  <a href="classhaldls_1_1vx_1_1_spike_from_chip.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_spike_label.html">SpikeLabel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_spike_pack1_to_chip.html">SpikePack1ToChip</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_spike_pack2_to_chip.html">SpikePack2ToChip</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_spike_pack3_to_chip.html">SpikePack3ToChip</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_synapse_bias_selection.html">SynapseBiasSelection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config.html">SynapseDriverSRAMTimingConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhaldls_1_1vx_1_1_synapse_label_value.html">SynapseLabelValue</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value type of a single synapse label configuration.  <a href="structhaldls_1_1vx_1_1_synapse_label_value.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_systime_sync.html">SystimeSync</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for syncronization of chip and FPGA systime.  <a href="classhaldls_1_1vx_1_1_systime_sync.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_systime_sync_base.html">SystimeSyncBase</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for configuring the initial counter value of the systime counter in the chip and in the FPGA after the next systime syncronization operation.  <a href="classhaldls_1_1vx_1_1_systime_sync_base.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_timer.html">Timer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container for resetting the FPGA playback timer.  <a href="classhaldls_1_1vx_1_1_timer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a98186b2568b381869c84a3ac98cb623b"><td class="memItemLeft" align="right" valign="top">typedef hate::type_list&lt;#define PLAYBACK_CONTAINER(Name, Type) #define LAST_PLAYBACK_CONTAINER(Name, Type) &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a98186b2568b381869c84a3ac98cb623b">BackendContainerList</a></td></tr>
<tr class="separator:a98186b2568b381869c84a3ac98cb623b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5363e757d515e8058604c6d768878dad"><td class="memItemLeft" align="right" valign="top">typedef fisch::vx::ChipTime&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a5363e757d515e8058604c6d768878dad">ChipTime</a></td></tr>
<tr class="separator:a5363e757d515e8058604c6d768878dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551584a55b25ec985dff7c305848260e"><td class="memItemLeft" align="right" valign="top">typedef fisch::vx::FPGATime&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a551584a55b25ec985dff7c305848260e">FPGATime</a></td></tr>
<tr class="separator:a551584a55b25ec985dff7c305848260e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a090837f0a96d7d15d40eeef01be6711c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711c">Backend</a> { <a class="el" href="namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711caeb8d5a96b0ef0b7cf20432195c5bd011">Backend::PLAYBACK_CONTAINER</a>, 
<a class="el" href="namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711cae6e75b497d1f9d63cffddd07444f3548">Backend::LAST_PLAYBACK_CONTAINER</a>
 }</td></tr>
<tr class="memdesc:a090837f0a96d7d15d40eeef01be6711c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Possible backends to target with PlaybackProgramBuilder::read/write.  <a href="namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711c">More...</a><br /></td></tr>
<tr class="separator:a090837f0a96d7d15d40eeef01be6711c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad042e6e6b912d0cb9b58d4fd779f9121"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121">CapMemBlockConfigIOutSelect</a> : uint_fast8_t { <a class="el" href="namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121a075ae3d2fc31640504f814f60e5ef713">CapMemBlockConfigIOutSelect::disabled</a> = 0, 
<a class="el" href="namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121abcfe05da20df52b89d3c03a869622323">CapMemBlockConfigIOutSelect::i_out_mux</a> = 1, 
<a class="el" href="namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121ae97b7fe0ad1d733d5d1ffc72049124fb">CapMemBlockConfigIOutSelect::i_out_ramp</a> = 2
 }</td></tr>
<tr class="memdesc:ad042e6e6b912d0cb9b58d4fd779f9121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum inside templated class not wrapped correctly by genpybind (Issue #3699).  <a href="namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121">More...</a><br /></td></tr>
<tr class="separator:ad042e6e6b912d0cb9b58d4fd779f9121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9412800cd3836dd58d35589b4830f3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3">CapMemBlockConfigVRefSelect</a> : uint_fast8_t { <a class="el" href="namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3a075ae3d2fc31640504f814f60e5ef713">CapMemBlockConfigVRefSelect::disabled</a> = 0, 
<a class="el" href="namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3ac68b2381c6e3b740453d686b43e538aa">CapMemBlockConfigVRefSelect::v_ref_v</a> = 1, 
<a class="el" href="namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3a47027103ab6e1cedaff1245bb343b534">CapMemBlockConfigVRefSelect::v_ref_i</a> = 2
 }</td></tr>
<tr class="memdesc:a9b9412800cd3836dd58d35589b4830f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum inside templated class not wrapped correctly by genpybind (Issue #3699).  <a href="namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3">More...</a><br /></td></tr>
<tr class="separator:a9b9412800cd3836dd58d35589b4830f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9afab8a5192cd64e2efd0223ea2b14f6"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a9afab8a5192cd64e2efd0223ea2b14f6">cadc_bottom_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#aa9b2ff50e11272d5252e343b9867a0f4">ppu_bottom_subtree_address</a>|0x0040 '0000)</td></tr>
<tr class="separator:a9afab8a5192cd64e2efd0223ea2b14f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36ec0eda5609f778a02d5f391f6820b"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab36ec0eda5609f778a02d5f391f6820b">cadc_bottom_busreg_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#a9afab8a5192cd64e2efd0223ea2b14f6">cadc_bottom_base_address</a>|0x0000 '1000)</td></tr>
<tr class="separator:ab36ec0eda5609f778a02d5f391f6820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158a2308b9cc306e941b8a67f787c654"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a158a2308b9cc306e941b8a67f787c654">cadc_bottom_sram_east_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#a9afab8a5192cd64e2efd0223ea2b14f6">cadc_bottom_base_address</a>)</td></tr>
<tr class="separator:a158a2308b9cc306e941b8a67f787c654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d57cbefa8f7f067d50b89941ad6b8f4"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a1d57cbefa8f7f067d50b89941ad6b8f4">cadc_bottom_sram_timing_east_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#a158a2308b9cc306e941b8a67f787c654">cadc_bottom_sram_east_base_address</a>|0x102)</td></tr>
<tr class="separator:a1d57cbefa8f7f067d50b89941ad6b8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20442007c3a171f42cbcd1bd91fdccc8"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a20442007c3a171f42cbcd1bd91fdccc8">cadc_bottom_sram_timing_west_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#a2658222e8ffe1a415e1d3eafc5344212">cadc_bottom_sram_west_base_address</a>|0x102)</td></tr>
<tr class="separator:a20442007c3a171f42cbcd1bd91fdccc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2658222e8ffe1a415e1d3eafc5344212"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a2658222e8ffe1a415e1d3eafc5344212">cadc_bottom_sram_west_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#a9afab8a5192cd64e2efd0223ea2b14f6">cadc_bottom_base_address</a>|0x0000 '0800)</td></tr>
<tr class="separator:a2658222e8ffe1a415e1d3eafc5344212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfba4017ad1a72249be46e677e6ec7e6"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#acfba4017ad1a72249be46e677e6ec7e6">cadc_top_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#ae1cff7462ef4ff34b3d0d58fa4c0978c">ppu_top_subtree_address</a>|0x0040 '0000)</td></tr>
<tr class="separator:acfba4017ad1a72249be46e677e6ec7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b584d86821b9e584e5bc4c45694f0f6"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a1b584d86821b9e584e5bc4c45694f0f6">cadc_top_busreg_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#acfba4017ad1a72249be46e677e6ec7e6">cadc_top_base_address</a>|0x0000 '1000)</td></tr>
<tr class="separator:a1b584d86821b9e584e5bc4c45694f0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160665fbeb3bc3d7f00de4c8d5f99e9f"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a160665fbeb3bc3d7f00de4c8d5f99e9f">cadc_top_sram_east_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#acfba4017ad1a72249be46e677e6ec7e6">cadc_top_base_address</a>)</td></tr>
<tr class="separator:a160665fbeb3bc3d7f00de4c8d5f99e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac332b0f8d0f40e8ca188797c1a2f881f"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ac332b0f8d0f40e8ca188797c1a2f881f">cadc_top_sram_timing_east_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#a160665fbeb3bc3d7f00de4c8d5f99e9f">cadc_top_sram_east_base_address</a>|0x102)</td></tr>
<tr class="separator:ac332b0f8d0f40e8ca188797c1a2f881f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa917379cc8f4765f48ce9d34a4f3d944"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aa917379cc8f4765f48ce9d34a4f3d944">cadc_top_sram_timing_west_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#a17dc798e0e4cdbabe9daaa314c8718a9">cadc_top_sram_west_base_address</a>|0x102)</td></tr>
<tr class="separator:aa917379cc8f4765f48ce9d34a4f3d944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dc798e0e4cdbabe9daaa314c8718a9"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a17dc798e0e4cdbabe9daaa314c8718a9">cadc_top_sram_west_base_address</a> (<a class="el" href="namespacehaldls_1_1vx.html#acfba4017ad1a72249be46e677e6ec7e6">cadc_top_base_address</a>|0x0000 '0800)</td></tr>
<tr class="separator:a17dc798e0e4cdbabe9daaa314c8718a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecd1aef120b61ce1c50b9f2a8c5a2bd"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aeecd1aef120b61ce1c50b9f2a8c5a2bd">correlation_reset_base_bottom</a> (<a class="el" href="namespacehaldls_1_1vx.html#aa9b2ff50e11272d5252e343b9867a0f4">ppu_bottom_subtree_address</a>|0x00c9 '0000)</td></tr>
<tr class="separator:aeecd1aef120b61ce1c50b9f2a8c5a2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9f4c562d76319f7480f411985e8c32"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a9c9f4c562d76319f7480f411985e8c32">correlation_reset_base_top</a> (<a class="el" href="namespacehaldls_1_1vx.html#ae1cff7462ef4ff34b3d0d58fa4c0978c">ppu_top_subtree_address</a>|0x00c9 '0000)</td></tr>
<tr class="separator:a9c9f4c562d76319f7480f411985e8c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd9de81f5e339bb57081a24e537d751"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a6dd9de81f5e339bb57081a24e537d751"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a6dd9de81f5e339bb57081a24e537d751">from_binary</a> (T &amp;t, std::string const &amp;s)</td></tr>
<tr class="separator:a6dd9de81f5e339bb57081a24e537d751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aabaead35c366a93aaf9164de5c1038"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a9aabaead35c366a93aaf9164de5c1038"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a9aabaead35c366a93aaf9164de5c1038">from_json</a> (T &amp;t, std::string const &amp;s)</td></tr>
<tr class="separator:a9aabaead35c366a93aaf9164de5c1038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1ce5ee8c90f0bf401964a6ab1ba151"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a7f1ce5ee8c90f0bf401964a6ab1ba151"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a7f1ce5ee8c90f0bf401964a6ab1ba151">from_portablebinary</a> (T &amp;t, std::string const &amp;s)</td></tr>
<tr class="separator:a7f1ce5ee8c90f0bf401964a6ab1ba151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cf72196d1772877e75a4684a242a49"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a03cf72196d1772877e75a4684a242a49"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a03cf72196d1772877e75a4684a242a49">from_xml</a> (T &amp;t, std::string const &amp;s)</td></tr>
<tr class="separator:a03cf72196d1772877e75a4684a242a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1fa5ce40a7509c0c6304ca7e3fbd6a"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a6d1fa5ce40a7509c0c6304ca7e3fbd6a">operator&lt;&lt;</a> (std::ostream &amp;os, typename <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt;::value_type const &amp;value) SYMBOL_VISIBLE</td></tr>
<tr class="separator:a6d1fa5ce40a7509c0c6304ca7e3fbd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f3ad59b874186d028f9df6d67bb0ee"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ae2f3ad59b874186d028f9df6d67bb0ee">operator&lt;&lt;</a> (std::ostream &amp;os, typename <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt;::value_type const &amp;value) SYMBOL_VISIBLE</td></tr>
<tr class="separator:ae2f3ad59b874186d028f9df6d67bb0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed001ce52f4c04bbc6cdf49baf9a956a"><td class="memTemplParams" colspan="2">template&lt;typename Coordinates &gt; </td></tr>
<tr class="memitem:aed001ce52f4c04bbc6cdf49baf9a956a"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aed001ce52f4c04bbc6cdf49baf9a956a">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; Coordinates &gt; const &amp;cell)</td></tr>
<tr class="separator:aed001ce52f4c04bbc6cdf49baf9a956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6524038d97640072383a3895356025"><td class="memTemplParams" colspan="2">template&lt;typename Coordinates &gt; </td></tr>
<tr class="memitem:aba6524038d97640072383a3895356025"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aba6524038d97640072383a3895356025">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block.html">CapMemBlock</a>&lt; Coordinates &gt; const &amp;cell)</td></tr>
<tr class="separator:aba6524038d97640072383a3895356025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a199d6b6dca2ef31f13ea2bd60feb1"><td class="memTemplParams" colspan="2">template&lt;typename Coordinates &gt; </td></tr>
<tr class="memitem:ac4a199d6b6dca2ef31f13ea2bd60feb1"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ac4a199d6b6dca2ef31f13ea2bd60feb1">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block_config.html">CapMemBlockConfig</a>&lt; Coordinates &gt; const &amp;cell)</td></tr>
<tr class="separator:ac4a199d6b6dca2ef31f13ea2bd60feb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c79a1ee71d2eb21b7dd401cd94057f1"><td class="memTemplParams" colspan="2">template&lt;typename Coordinates &gt; </td></tr>
<tr class="memitem:a4c79a1ee71d2eb21b7dd401cd94057f1"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a4c79a1ee71d2eb21b7dd401cd94057f1">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html">CADCChannelConfig</a>&lt; Coordinates &gt; const &amp;config)</td></tr>
<tr class="separator:a4c79a1ee71d2eb21b7dd401cd94057f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84382cc30f3135256709c936330ffe2a"><td class="memTemplParams" colspan="2">template&lt;typename Coordinates &gt; </td></tr>
<tr class="memitem:a84382cc30f3135256709c936330ffe2a"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a84382cc30f3135256709c936330ffe2a">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_config.html">NeuronBackendConfig</a>&lt; Coordinates &gt; const &amp;config)</td></tr>
<tr class="separator:a84382cc30f3135256709c936330ffe2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a04b0ca5926e8c85798f5192877a6b"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a03a04b0ca5926e8c85798f5192877a6b">operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block.html">CapMemBlock</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:a03a04b0ca5926e8c85798f5192877a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad310d96ca813b41a3bb83c76e413e720"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad310d96ca813b41a3bb83c76e413e720">operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:ad310d96ca813b41a3bb83c76e413e720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5cbcc37f7db96cdde62a3de2f76a681"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab5cbcc37f7db96cdde62a3de2f76a681">operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_config.html">NeuronBackendConfig</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:ab5cbcc37f7db96cdde62a3de2f76a681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f8f27432a5fbb348859c3e1ad22a52"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab0f8f27432a5fbb348859c3e1ad22a52">operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block_config.html">CapMemBlockConfig</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:ab0f8f27432a5fbb348859c3e1ad22a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0398a1a62adf9f1279f0c5194e2b9dec"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a0398a1a62adf9f1279f0c5194e2b9dec">operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html">CADCChannelConfig</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:a0398a1a62adf9f1279f0c5194e2b9dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d48e3d30a662595de25eaa66bc1ecd"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a26d48e3d30a662595de25eaa66bc1ecd">operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block.html">CapMemBlock</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:a26d48e3d30a662595de25eaa66bc1ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f81a5f41bc8f3767d65c4e15c95807"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a72f81a5f41bc8f3767d65c4e15c95807">operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_config.html">NeuronBackendConfig</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:a72f81a5f41bc8f3767d65c4e15c95807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17e245cda9d4c77c2cab49a3edfbac8"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ac17e245cda9d4c77c2cab49a3edfbac8">operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:ac17e245cda9d4c77c2cab49a3edfbac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebba4728d61ed19886d80514107374f"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a1ebba4728d61ed19886d80514107374f">operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block_config.html">CapMemBlockConfig</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:a1ebba4728d61ed19886d80514107374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6c9be293b61d995e40607e668ed71b"><td class="memItemLeft" align="right" valign="top">template SYMBOL_VISIBLE std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a2c6c9be293b61d995e40607e668ed71b">operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;</a> (std::ostream &amp;os, <a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html">CADCChannelConfig</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;value)</td></tr>
<tr class="separator:a2c6c9be293b61d995e40607e668ed71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952419dc1161c6c0094aa053f3683ba6"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a952419dc1161c6c0094aa053f3683ba6"><td class="memTemplItemLeft" align="right" valign="top">std::string&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a952419dc1161c6c0094aa053f3683ba6">to_binary</a> (T const &amp;t)</td></tr>
<tr class="separator:a952419dc1161c6c0094aa053f3683ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8fd28eec9e6128d911ee3673b62f567"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aa8fd28eec9e6128d911ee3673b62f567"><td class="memTemplItemLeft" align="right" valign="top">std::string&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aa8fd28eec9e6128d911ee3673b62f567">to_json</a> (T const &amp;t)</td></tr>
<tr class="separator:aa8fd28eec9e6128d911ee3673b62f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3304a07966620575d750245390d7a3c1"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a3304a07966620575d750245390d7a3c1"><td class="memTemplItemLeft" align="right" valign="top">std::string&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a3304a07966620575d750245390d7a3c1">to_portablebinary</a> (T const &amp;t)</td></tr>
<tr class="separator:a3304a07966620575d750245390d7a3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3801084611352a8aa35c95a5d4a9dc9b"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a3801084611352a8aa35c95a5d4a9dc9b"><td class="memTemplItemLeft" align="right" valign="top">std::string&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a3801084611352a8aa35c95a5d4a9dc9b">to_xml</a> (T const &amp;t)</td></tr>
<tr class="separator:a3801084611352a8aa35c95a5d4a9dc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd8ec02d3345f73bc603b35fdc16893"><td class="memTemplParams" colspan="2">template&lt;class ContainerT , class CoordinateT , class VisitorT &gt; </td></tr>
<tr class="memitem:a1dd8ec02d3345f73bc603b35fdc16893"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a1dd8ec02d3345f73bc603b35fdc16893">visit_preorder</a> (ContainerT &amp;config, CoordinateT const &amp;coord, VisitorT &amp;&amp;visitor)</td></tr>
<tr class="memdesc:a1dd8ec02d3345f73bc603b35fdc16893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply the specified visitor to all containers in a hierarchy by doing a pre-order tree traversal.  <a href="#a1dd8ec02d3345f73bc603b35fdc16893">More...</a><br /></td></tr>
<tr class="separator:a1dd8ec02d3345f73bc603b35fdc16893"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a4828bb60af98099a33adb8a40ed63148"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a4828bb60af98099a33adb8a40ed63148">anncore_center_base_address</a> {0x0010'0000}</td></tr>
<tr class="separator:a4828bb60af98099a33adb8a40ed63148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c27396b07ca3b58f4c2a7451e602dd"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a67c27396b07ca3b58f4c2a7451e602dd">background_spike_source_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#a2b8baf2992fec205ceb11895ef2b3b62">spl1_fabric_base_address</a> + 1}</td></tr>
<tr class="separator:a67c27396b07ca3b58f4c2a7451e602dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f858dda7dc6467c0408377a22ee3e67"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a6f858dda7dc6467c0408377a22ee3e67">bottom_ppu_base_address</a> {0x0080'0000 | ppu_bottom_subtree_address}</td></tr>
<tr class="separator:a6f858dda7dc6467c0408377a22ee3e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab651f89e55a21c680128008e7a87d992"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab651f89e55a21c680128008e7a87d992">cadc_buffer_enable_mask</a> = 0x0020'0000</td></tr>
<tr class="separator:ab651f89e55a21c680128008e7a87d992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63522754b568bb5ba94db901316f10e7"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a63522754b568bb5ba94db901316f10e7">cadc_busreg_addresses</a></td></tr>
<tr class="separator:a63522754b568bb5ba94db901316f10e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e500dbb6ede832d9b2365b3aa81dfb2"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a3e500dbb6ede832d9b2365b3aa81dfb2">cadc_offset_sram_timing_config_base_addresses</a></td></tr>
<tr class="separator:a3e500dbb6ede832d9b2365b3aa81dfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1874a5ead1f9762643328b3e9e3584f"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aa1874a5ead1f9762643328b3e9e3584f">cadc_sram_base_addresses</a></td></tr>
<tr class="separator:aa1874a5ead1f9762643328b3e9e3584f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e3ceb00438f114d80e6f6c19cb662a"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a09e3ceb00438f114d80e6f6c19cb662a">capmem_config_base_addresses</a></td></tr>
<tr class="separator:a09e3ceb00438f114d80e6f6c19cb662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b27b4bc4adeb2fe1ff64db59429975"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a97b27b4bc4adeb2fe1ff64db59429975">capmem_ne_config_base_address</a> {0x14c000}</td></tr>
<tr class="separator:a97b27b4bc4adeb2fe1ff64db59429975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88b093313bc1b7076eefd6165fce546"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad88b093313bc1b7076eefd6165fce546">capmem_ne_sram_base_address</a> {0x148000}</td></tr>
<tr class="separator:ad88b093313bc1b7076eefd6165fce546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266e5e93c1fc1082f946b0dd24a40928"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a266e5e93c1fc1082f946b0dd24a40928">capmem_nw_config_base_address</a> {0x144000}</td></tr>
<tr class="separator:a266e5e93c1fc1082f946b0dd24a40928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf5d8e281dd3f56048dc559d4862c95"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#afbf5d8e281dd3f56048dc559d4862c95">capmem_nw_sram_base_address</a> {0x140000}</td></tr>
<tr class="separator:afbf5d8e281dd3f56048dc559d4862c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae316764ad14d0f0566afc7e7cd7c1f5"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aae316764ad14d0f0566afc7e7cd7c1f5">capmem_se_config_base_address</a> {0x15c000}</td></tr>
<tr class="separator:aae316764ad14d0f0566afc7e7cd7c1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2a2d1a9a8dd4469351cf2903d2fa08"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a6b2a2d1a9a8dd4469351cf2903d2fa08">capmem_se_sram_base_address</a> {0x158000}</td></tr>
<tr class="separator:a6b2a2d1a9a8dd4469351cf2903d2fa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ab71f9c0edb73093097f708f9eee1d"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a30ab71f9c0edb73093097f708f9eee1d">capmem_sram_base_addresses</a></td></tr>
<tr class="separator:a30ab71f9c0edb73093097f708f9eee1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c95cbf24b4d69340f5c5ae7f4004de"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a50c95cbf24b4d69340f5c5ae7f4004de">capmem_sw_config_base_address</a> {0x154000}</td></tr>
<tr class="separator:a50c95cbf24b4d69340f5c5ae7f4004de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8a7bd495cbc15e161d8e39b3c95391"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a2f8a7bd495cbc15e161d8e39b3c95391">capmem_sw_sram_base_address</a> {0x150000}</td></tr>
<tr class="separator:a2f8a7bd495cbc15e161d8e39b3c95391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4938debba2f427fbfccf4caf2ed7897b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a4938debba2f427fbfccf4caf2ed7897b">chip_reset_high_duration</a> = <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>(10)</td></tr>
<tr class="separator:a4938debba2f427fbfccf4caf2ed7897b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cd88756d9d3933a338bcfa62bf8603"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ae0cd88756d9d3933a338bcfa62bf8603">chip_reset_low_duration</a> = <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>(100)</td></tr>
<tr class="separator:ae0cd88756d9d3933a338bcfa62bf8603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f4168017434cf473ebcb7a52b90a89"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a89f4168017434cf473ebcb7a52b90a89">correlation_config_base_addresses</a></td></tr>
<tr class="separator:a89f4168017434cf473ebcb7a52b90a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f584f1419a10ae1680eba79c4adf5d"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a21f584f1419a10ae1680eba79c4adf5d">correlation_config_offset</a> = 0x0020'0000</td></tr>
<tr class="separator:a21f584f1419a10ae1680eba79c4adf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959accf03af8a285a6426bb09015263d"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a959accf03af8a285a6426bb09015263d">correlation_reset_base_addresses</a></td></tr>
<tr class="separator:a959accf03af8a285a6426bb09015263d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa850e8acc685192fdf966fedcf7937"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aaaa850e8acc685192fdf966fedcf7937">crossbar_input_drop_counter_base_address</a></td></tr>
<tr class="separator:aaaa850e8acc685192fdf966fedcf7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acc5be0547d1c61283d5194ae1f33ae"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a3acc5be0547d1c61283d5194ae1f33ae">crossbar_node_base_address</a></td></tr>
<tr class="separator:a3acc5be0547d1c61283d5194ae1f33ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5800363c4f1000e27b72ba026c67fc79"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a5800363c4f1000e27b72ba026c67fc79">crossbar_out_mux_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#a2b8baf2992fec205ceb11895ef2b3b62">spl1_fabric_base_address</a>}</td></tr>
<tr class="separator:a5800363c4f1000e27b72ba026c67fc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a49508ffd89851622ea2f47b66f76e0"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a9a49508ffd89851622ea2f47b66f76e0">crossbar_output_event_counter_base_address</a></td></tr>
<tr class="separator:a9a49508ffd89851622ea2f47b66f76e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3def379751d3351856c4befef1c2ac2b"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a3def379751d3351856c4befef1c2ac2b">event_recording_config_base_address</a> {0x5 | fpga_omnibus_mask}</td></tr>
<tr class="separator:a3def379751d3351856c4befef1c2ac2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef672d6b9734942b7e2754a49f2d273"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a0ef672d6b9734942b7e2754a49f2d273">external_ppu_memory_base_address</a> {0x0e00'0000 | fpga_omnibus_mask}</td></tr>
<tr class="separator:a0ef672d6b9734942b7e2754a49f2d273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab785ee6ce30bbae86086ea5d9643435f"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab785ee6ce30bbae86086ea5d9643435f">fpga_device_dna_base_address</a> {0x3 | fpga_omnibus_mask}</td></tr>
<tr class="separator:ab785ee6ce30bbae86086ea5d9643435f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70527431b87888d0429799fe5390683f"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a70527431b87888d0429799fe5390683f">fpga_omnibus_mask</a> {0x8000'0000}</td></tr>
<tr class="separator:a70527431b87888d0429799fe5390683f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c53f805dab4adff214cbf60517a257e"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a5c53f805dab4adff214cbf60517a257e">hicann_arq_status_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#ae587f4bd6d6bd5f9734c01a2c7265eb2">l2_omnibus_mask</a> + 0x0000'0010}</td></tr>
<tr class="separator:a5c53f805dab4adff214cbf60517a257e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae587f4bd6d6bd5f9734c01a2c7265eb2"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ae587f4bd6d6bd5f9734c01a2c7265eb2">l2_omnibus_mask</a> {<a class="el" href="namespacehaldls_1_1vx.html#aa3b0be4b2d98113e788be8a34d2f5610">perftest_omnibus_mask</a> | <a class="el" href="namespacehaldls_1_1vx.html#a8c9864349a4560a24577de181566d1db">ut_omnibus_mask</a>}</td></tr>
<tr class="separator:ae587f4bd6d6bd5f9734c01a2c7265eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec51e04112dfbeaa56451369f7787bc"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#afec51e04112dfbeaa56451369f7787bc">madc_base_address</a> {0x000c'0000}</td></tr>
<tr class="separator:afec51e04112dfbeaa56451369f7787bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633457832b9f207d2fac30171cb6f57c"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a633457832b9f207d2fac30171cb6f57c">neuron_backend_east_register_base_address</a> {0x1a'9800}</td></tr>
<tr class="separator:a633457832b9f207d2fac30171cb6f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9733dbc58d0c8bb8144b3bd4ab2959b2"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a9733dbc58d0c8bb8144b3bd4ab2959b2">neuron_backend_east_sram_base_address</a> {0x1a'9000}</td></tr>
<tr class="separator:a9733dbc58d0c8bb8144b3bd4ab2959b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8fcf759b22a165c98b21d2b37a4fcf"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a6e8fcf759b22a165c98b21d2b37a4fcf">neuron_backend_east_sram_timing_base_address</a></td></tr>
<tr class="separator:a6e8fcf759b22a165c98b21d2b37a4fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c53bb056e28f92b2881adc757f5fea"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aa4c53bb056e28f92b2881adc757f5fea">neuron_backend_sram_timing_base_addresses</a></td></tr>
<tr class="separator:aa4c53bb056e28f92b2881adc757f5fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e9ce303506e58e06b28138f30b17b9"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad1e9ce303506e58e06b28138f30b17b9">neuron_backend_west_register_base_address</a> {0x1a'1800}</td></tr>
<tr class="separator:ad1e9ce303506e58e06b28138f30b17b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5383c9dff140872f1da6b10d88496f8"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad5383c9dff140872f1da6b10d88496f8">neuron_backend_west_sram_base_address</a> {0x1a'1000}</td></tr>
<tr class="separator:ad5383c9dff140872f1da6b10d88496f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5d56ffab2747cc59cec3f688e94229"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a7e5d56ffab2747cc59cec3f688e94229">neuron_backend_west_sram_timing_base_address</a></td></tr>
<tr class="separator:a7e5d56ffab2747cc59cec3f688e94229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd0dc71f66f893d5e7556284e9a5486"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a6bd0dc71f66f893d5e7556284e9a5486">neuron_ne_sram_base_address</a> {0x16'8000}</td></tr>
<tr class="separator:a6bd0dc71f66f893d5e7556284e9a5486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de46989b403d847cf45d8edb28ed1e0"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a5de46989b403d847cf45d8edb28ed1e0">neuron_ne_sram_timing_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#a6bd0dc71f66f893d5e7556284e9a5486">neuron_ne_sram_base_address</a> | 0x82}</td></tr>
<tr class="separator:a5de46989b403d847cf45d8edb28ed1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2a06d55fa241dc1307d09fc787f8d8"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ada2a06d55fa241dc1307d09fc787f8d8">neuron_nw_sram_base_address</a> {0x16'0000}</td></tr>
<tr class="separator:ada2a06d55fa241dc1307d09fc787f8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7555f54ecda3dd1123bf7ddc014cdb"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a4c7555f54ecda3dd1123bf7ddc014cdb">neuron_nw_sram_timing_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#ada2a06d55fa241dc1307d09fc787f8d8">neuron_nw_sram_base_address</a> | 0x82}</td></tr>
<tr class="separator:a4c7555f54ecda3dd1123bf7ddc014cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3f35684e6467ed0adebfa834edf2f3"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a1c3f35684e6467ed0adebfa834edf2f3">neuron_post_pulse_addresses</a></td></tr>
<tr class="separator:a1c3f35684e6467ed0adebfa834edf2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae991d16ed93fc148e4499fbea6a7bdde"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ae991d16ed93fc148e4499fbea6a7bdde">neuron_post_pulse_left_address</a> {0x12'2400}</td></tr>
<tr class="separator:ae991d16ed93fc148e4499fbea6a7bdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad96c4a29c2ba493c66ad3ad7622c29a5"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad96c4a29c2ba493c66ad3ad7622c29a5">neuron_post_pulse_right_address</a> {0x12'a400}</td></tr>
<tr class="separator:ad96c4a29c2ba493c66ad3ad7622c29a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3023f0ce7535faf66a647fb14371bfc"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ac3023f0ce7535faf66a647fb14371bfc">neuron_reset_left_sram_base_address</a> {0x12'0000 | 1ul &lt;&lt; 13}</td></tr>
<tr class="separator:ac3023f0ce7535faf66a647fb14371bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447fb9384cee29d0f2ce544f43da7296"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a447fb9384cee29d0f2ce544f43da7296">neuron_reset_right_sram_base_address</a> {0x12'8000 | 1ul &lt;&lt; 13}</td></tr>
<tr class="separator:a447fb9384cee29d0f2ce544f43da7296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab516cd69be5c681a411aeea9ee1189e8"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab516cd69be5c681a411aeea9ee1189e8">neuron_reset_sram_base_addresses</a></td></tr>
<tr class="separator:ab516cd69be5c681a411aeea9ee1189e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdf162ad0b67eae85cba23c9173f85d"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a2cdf162ad0b67eae85cba23c9173f85d">neuron_se_sram_base_address</a> {0x17'8000}</td></tr>
<tr class="separator:a2cdf162ad0b67eae85cba23c9173f85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac071b1da2b93a8f0ac9e50113767c94"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aac071b1da2b93a8f0ac9e50113767c94">neuron_se_sram_timing_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#a2cdf162ad0b67eae85cba23c9173f85d">neuron_se_sram_base_address</a> | 0x82}</td></tr>
<tr class="separator:aac071b1da2b93a8f0ac9e50113767c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fde8913ab60767a9dfef02bdb53f233"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a1fde8913ab60767a9dfef02bdb53f233">neuron_sram_base_addresses</a></td></tr>
<tr class="separator:a1fde8913ab60767a9dfef02bdb53f233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8babff1e52d8b52799eb5a3018af05ac"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a8babff1e52d8b52799eb5a3018af05ac">neuron_sram_timing_base_addresses</a></td></tr>
<tr class="separator:a8babff1e52d8b52799eb5a3018af05ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46085b69446c0583da8bf1d11bf3327f"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a46085b69446c0583da8bf1d11bf3327f">neuron_sw_sram_base_address</a> {0x17'0000}</td></tr>
<tr class="separator:a46085b69446c0583da8bf1d11bf3327f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3ba91275d36fc362f37134646e2d6f"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a7a3ba91275d36fc362f37134646e2d6f">neuron_sw_sram_timing_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#a46085b69446c0583da8bf1d11bf3327f">neuron_sw_sram_base_address</a> | 0x82}</td></tr>
<tr class="separator:a7a3ba91275d36fc362f37134646e2d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92a47b6aee19d766d679b4082f3e8c0"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aa92a47b6aee19d766d679b4082f3e8c0">padi_base_addresses</a></td></tr>
<tr class="separator:aa92a47b6aee19d766d679b4082f3e8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00348894b3f04c57b2f7859f8fa5d786"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a00348894b3f04c57b2f7859f8fa5d786">padi_bottom_base_address</a> {0x11'8000}</td></tr>
<tr class="separator:a00348894b3f04c57b2f7859f8fa5d786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf11d6275f9f2266bb9238655ed235c7"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aaf11d6275f9f2266bb9238655ed235c7">padi_top_base_address</a> {0x11'0000}</td></tr>
<tr class="separator:aaf11d6275f9f2266bb9238655ed235c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b0be4b2d98113e788be8a34d2f5610"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aa3b0be4b2d98113e788be8a34d2f5610">perftest_omnibus_mask</a> {0x0800'0000 | fpga_omnibus_mask}</td></tr>
<tr class="separator:aa3b0be4b2d98113e788be8a34d2f5610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5819c965d4bc0d06e38f8ce661054753"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a5819c965d4bc0d06e38f8ce661054753">phy_omnibus_mask</a> {0x0200'0000 | ut_omnibus_mask}</td></tr>
<tr class="separator:a5819c965d4bc0d06e38f8ce661054753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad211cbcc5c1eb517f093a5b4d801edb6"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad211cbcc5c1eb517f093a5b4d801edb6">phy_on_chip_base_address</a> {0x0004'0000}</td></tr>
<tr class="separator:ad211cbcc5c1eb517f093a5b4d801edb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fa1cbeaffdbd64f067477032cf1d2a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a28fa1cbeaffdbd64f067477032cf1d2a">pll_and_omnibus_settling_duration</a></td></tr>
<tr class="separator:a28fa1cbeaffdbd64f067477032cf1d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8664042a7ae5cf22eb96db4fdb319000"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a8664042a7ae5cf22eb96db4fdb319000">pll_base_address</a> {0x0008'0000}</td></tr>
<tr class="separator:a8664042a7ae5cf22eb96db4fdb319000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b2ff50e11272d5252e343b9867a0f4"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aa9b2ff50e11272d5252e343b9867a0f4">ppu_bottom_subtree_address</a> {0x0300'0000}</td></tr>
<tr class="separator:aa9b2ff50e11272d5252e343b9867a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf1abd51fc968136d5ed2d44bcd1a88"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#afbf1abd51fc968136d5ed2d44bcd1a88">ppu_control_register_address_mask</a> {0x0020'0000}</td></tr>
<tr class="separator:afbf1abd51fc968136d5ed2d44bcd1a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1ff255b32aa6917a75a5fde6044b5a"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a4b1ff255b32aa6917a75a5fde6044b5a">ppu_status_register_address_mask</a> {0x0020'0001}</td></tr>
<tr class="separator:a4b1ff255b32aa6917a75a5fde6044b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1cff7462ef4ff34b3d0d58fa4c0978c"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ae1cff7462ef4ff34b3d0d58fa4c0978c">ppu_top_subtree_address</a> {0x0200'0000}</td></tr>
<tr class="separator:ae1cff7462ef4ff34b3d0d58fa4c0978c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2be9057eb73d3908a8eb17d4a9d98c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#afa2be9057eb73d3908a8eb17d4a9d98c">reference_generator_reset_duration</a></td></tr>
<tr class="separator:afa2be9057eb73d3908a8eb17d4a9d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bda005671eaefdfd332c6dbf5b49f22"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a7bda005671eaefdfd332c6dbf5b49f22">spike_counter_read_left_sram_base_address</a></td></tr>
<tr class="separator:a7bda005671eaefdfd332c6dbf5b49f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d37c1254e96d9c90c27ee7abe9429d8"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a0d37c1254e96d9c90c27ee7abe9429d8">spike_counter_read_right_sram_base_address</a></td></tr>
<tr class="separator:a0d37c1254e96d9c90c27ee7abe9429d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64f4727876cae8364636fe9b8105be6"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab64f4727876cae8364636fe9b8105be6">spike_counter_read_sram_base_addresses</a></td></tr>
<tr class="separator:ab64f4727876cae8364636fe9b8105be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964b260ee9585c29cfb5375b0098969d"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a964b260ee9585c29cfb5375b0098969d">spike_counter_reset_left_sram_base_address</a></td></tr>
<tr class="separator:a964b260ee9585c29cfb5375b0098969d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65e8361daee09cd16481f5405f1e567"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#af65e8361daee09cd16481f5405f1e567">spike_counter_reset_right_sram_base_address</a></td></tr>
<tr class="separator:af65e8361daee09cd16481f5405f1e567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea83072999ec0d322a002a060c4bcb85"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aea83072999ec0d322a002a060c4bcb85">spike_counter_reset_sram_base_addresses</a></td></tr>
<tr class="separator:aea83072999ec0d322a002a060c4bcb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8baf2992fec205ceb11895ef2b3b62"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a2b8baf2992fec205ceb11895ef2b3b62">spl1_fabric_base_address</a> {0x0013'0000}</td></tr>
<tr class="separator:a2b8baf2992fec205ceb11895ef2b3b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8f89acef862656f1f636997fb7fe82"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aac8f89acef862656f1f636997fb7fe82">synapse_driver_bottom_sram_base_address</a> {0x11'8400}</td></tr>
<tr class="separator:aac8f89acef862656f1f636997fb7fe82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061ce1d14b9ab8463c167651a4400d16"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a061ce1d14b9ab8463c167651a4400d16">synapse_driver_bottom_sram_timing_base_address</a></td></tr>
<tr class="separator:a061ce1d14b9ab8463c167651a4400d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34062e4678a7bf4bea7da35cd809c2aa"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a34062e4678a7bf4bea7da35cd809c2aa">synapse_driver_sram_base_addresses</a></td></tr>
<tr class="separator:a34062e4678a7bf4bea7da35cd809c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d4b05ce5da36d13d29b8f54d9e4a78"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; uint32_t, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab2d4b05ce5da36d13d29b8f54d9e4a78">synapse_driver_sram_timing_base_addresses</a></td></tr>
<tr class="separator:ab2d4b05ce5da36d13d29b8f54d9e4a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727e7e1cf804a4a128a0235f756e6f3e"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a727e7e1cf804a4a128a0235f756e6f3e">synapse_driver_top_sram_base_address</a> {0x11'0400}</td></tr>
<tr class="separator:a727e7e1cf804a4a128a0235f756e6f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a333ad5a233fac90bfcbe83e968ff13"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a5a333ad5a233fac90bfcbe83e968ff13">synapse_driver_top_sram_timing_base_address</a></td></tr>
<tr class="separator:a5a333ad5a233fac90bfcbe83e968ff13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b01b9e19f0e81e2ae01b893dc339d6"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a81b01b9e19f0e81e2ae01b893dc339d6">synram_acausal_cadc_bottom_base_address</a></td></tr>
<tr class="separator:a81b01b9e19f0e81e2ae01b893dc339d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c8454b06698ce5eab3852d84ffd5f9"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a84c8454b06698ce5eab3852d84ffd5f9">synram_acausal_cadc_top_base_address</a></td></tr>
<tr class="separator:a84c8454b06698ce5eab3852d84ffd5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7a8f3cef2beecb6adc6329f34975b7"><td class="memItemLeft" align="right" valign="top">constexpr std::array&lt; std::array&lt; uint32_t, 2 &gt;, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a1c7a8f3cef2beecb6adc6329f34975b7">synram_cadc_base_addresses</a></td></tr>
<tr class="separator:a1c7a8f3cef2beecb6adc6329f34975b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f96cde75bab28d702e0cd20068ef6f"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a56f96cde75bab28d702e0cd20068ef6f">synram_causal_cadc_bottom_base_address</a></td></tr>
<tr class="separator:a56f96cde75bab28d702e0cd20068ef6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c55c0df5152200b52dfde92e23fff2"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a58c55c0df5152200b52dfde92e23fff2">synram_causal_cadc_top_base_address</a></td></tr>
<tr class="separator:a58c55c0df5152200b52dfde92e23fff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7851f105468adbfa071c50bf422311dd"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a7851f105468adbfa071c50bf422311dd">synram_ctrl_bottom_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#aa9b2ff50e11272d5252e343b9867a0f4">ppu_bottom_subtree_address</a>}</td></tr>
<tr class="separator:a7851f105468adbfa071c50bf422311dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe469bbb53e54f1aa64fe1e167b8e29"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a0fe469bbb53e54f1aa64fe1e167b8e29">synram_ctrl_top_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#ae1cff7462ef4ff34b3d0d58fa4c0978c">ppu_top_subtree_address</a>}</td></tr>
<tr class="separator:a0fe469bbb53e54f1aa64fe1e167b8e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97bb48f2fb2a77bf08dc95e1439d380"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad97bb48f2fb2a77bf08dc95e1439d380">synram_synacc_bottom_base_address</a> {(<a class="el" href="namespacehaldls_1_1vx.html#a6f858dda7dc6467c0408377a22ee3e67">bottom_ppu_base_address</a> | (1 &lt;&lt; 22))}</td></tr>
<tr class="separator:ad97bb48f2fb2a77bf08dc95e1439d380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d2d1492352bc56b7bef78ce36be090"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ad2d2d1492352bc56b7bef78ce36be090">synram_synacc_top_base_address</a> {(<a class="el" href="namespacehaldls_1_1vx.html#a291fc856c1a244620db839735be85449">top_ppu_base_address</a> | (1 &lt;&lt; 22))}</td></tr>
<tr class="separator:ad2d2d1492352bc56b7bef78ce36be090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ccdef79cf97a5626ac26864fb17c40"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a09ccdef79cf97a5626ac26864fb17c40">synram_synapse_bottom_base_address</a></td></tr>
<tr class="separator:a09ccdef79cf97a5626ac26864fb17c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12b46605845b6313b2611e311431a5a"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#af12b46605845b6313b2611e311431a5a">synram_synapse_even_2msb_bottom_base_address</a></td></tr>
<tr class="separator:af12b46605845b6313b2611e311431a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64abd553bb9e3821da690c5f8f9a555d"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a64abd553bb9e3821da690c5f8f9a555d">synram_synapse_even_2msb_top_base_address</a></td></tr>
<tr class="separator:a64abd553bb9e3821da690c5f8f9a555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a0d688a1fd9d65f8a239a98fde85c6"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a33a0d688a1fd9d65f8a239a98fde85c6">synram_synapse_label_bottom_base_address</a></td></tr>
<tr class="separator:a33a0d688a1fd9d65f8a239a98fde85c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c1ca8d187cfa15bb2c5a533aa3d084"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a39c1ca8d187cfa15bb2c5a533aa3d084">synram_synapse_label_top_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#ad2d2d1492352bc56b7bef78ce36be090">synram_synacc_top_base_address</a> + 0x4'0000}</td></tr>
<tr class="separator:a39c1ca8d187cfa15bb2c5a533aa3d084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4fef678bbafca88ead14f6179c2bc3"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#abc4fef678bbafca88ead14f6179c2bc3">synram_synapse_odd_2msb_bottom_base_address</a></td></tr>
<tr class="separator:abc4fef678bbafca88ead14f6179c2bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab791d55287e63b1417449fb3e9170037"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ab791d55287e63b1417449fb3e9170037">synram_synapse_odd_2msb_top_base_address</a></td></tr>
<tr class="separator:ab791d55287e63b1417449fb3e9170037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ede5ee8cc4b65f710b0e36c3531585"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a74ede5ee8cc4b65f710b0e36c3531585">synram_synapse_top_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#ad2d2d1492352bc56b7bef78ce36be090">synram_synacc_top_base_address</a> + 0x000f'0000}</td></tr>
<tr class="separator:a74ede5ee8cc4b65f710b0e36c3531585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45effb0ad220219f613459f5f0561e80"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a45effb0ad220219f613459f5f0561e80">synram_synapse_weight_bottom_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#ad97bb48f2fb2a77bf08dc95e1439d380">synram_synacc_bottom_base_address</a>}</td></tr>
<tr class="separator:a45effb0ad220219f613459f5f0561e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca60eded062b60818d0f7ce74c102bd0"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#aca60eded062b60818d0f7ce74c102bd0">synram_synapse_weight_top_base_address</a> {<a class="el" href="namespacehaldls_1_1vx.html#ad2d2d1492352bc56b7bef78ce36be090">synram_synacc_top_base_address</a>}</td></tr>
<tr class="separator:aca60eded062b60818d0f7ce74c102bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bd1ab8d194c00a29a13366942fe7d7"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#ae1bd1ab8d194c00a29a13366942fe7d7">systime_base_address</a> {0x0}</td></tr>
<tr class="separator:ae1bd1ab8d194c00a29a13366942fe7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291fc856c1a244620db839735be85449"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a291fc856c1a244620db839735be85449">top_ppu_base_address</a> {0x0080'0000 | ppu_top_subtree_address}</td></tr>
<tr class="separator:a291fc856c1a244620db839735be85449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9864349a4560a24577de181566d1db"><td class="memItemLeft" align="right" valign="top">constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a8c9864349a4560a24577de181566d1db">ut_omnibus_mask</a> {0x0400'0000 | fpga_omnibus_mask}</td></tr>
<tr class="separator:a8c9864349a4560a24577de181566d1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521ab4708bbea41d89e6cf24562d52dc"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehaldls_1_1vx.html#a521ab4708bbea41d89e6cf24562d52dc">xboard_dac_settling_duration</a></td></tr>
<tr class="separator:a521ab4708bbea41d89e6cf24562d52dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a98186b2568b381869c84a3ac98cb623b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98186b2568b381869c84a3ac98cb623b">&#9670;&nbsp;</a></span>BackendContainerList</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef hate::type_list&lt;#define PLAYBACK_CONTAINER(Name, Type) #define LAST_PLAYBACK_CONTAINER(Name, Type) &gt; <a class="el" href="namespacehaldls_1_1vx.html#a98186b2568b381869c84a3ac98cb623b">haldls::vx::BackendContainerList</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="traits_8h_source.html#l00031">31</a> of file <a class="el" href="traits_8h_source.html">traits.h</a>.</p>

</div>
</div>
<a id="a5363e757d515e8058604c6d768878dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5363e757d515e8058604c6d768878dad">&#9670;&nbsp;</a></span>ChipTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef fisch::vx::ChipTime <a class="el" href="namespacehaldls_1_1vx.html#a5363e757d515e8058604c6d768878dad">haldls::vx::ChipTime</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="event_8h_source.html#l00151">151</a> of file <a class="el" href="event_8h_source.html">event.h</a>.</p>

</div>
</div>
<a id="a551584a55b25ec985dff7c305848260e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551584a55b25ec985dff7c305848260e">&#9670;&nbsp;</a></span>FPGATime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef fisch::vx::FPGATime <a class="el" href="namespacehaldls_1_1vx.html#a551584a55b25ec985dff7c305848260e">haldls::vx::FPGATime</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="event_8h_source.html#l00150">150</a> of file <a class="el" href="event_8h_source.html">event.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a090837f0a96d7d15d40eeef01be6711c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090837f0a96d7d15d40eeef01be6711c">&#9670;&nbsp;</a></span>Backend</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711c">haldls::vx::Backend</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Possible backends to target with PlaybackProgramBuilder::read/write. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a090837f0a96d7d15d40eeef01be6711caeb8d5a96b0ef0b7cf20432195c5bd011"></a>PLAYBACK_CONTAINER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a090837f0a96d7d15d40eeef01be6711cae6e75b497d1f9d63cffddd07444f3548"></a>LAST_PLAYBACK_CONTAINER&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="traits_8h_source.html#l00019">19</a> of file <a class="el" href="traits_8h_source.html">traits.h</a>.</p>

</div>
</div>
<a id="ad042e6e6b912d0cb9b58d4fd779f9121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad042e6e6b912d0cb9b58d4fd779f9121">&#9670;&nbsp;</a></span>CapMemBlockConfigIOutSelect</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121">haldls::vx::CapMemBlockConfigIOutSelect</a> : uint_fast8_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enum inside templated class not wrapped correctly by genpybind (Issue #3699). </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad042e6e6b912d0cb9b58d4fd779f9121a075ae3d2fc31640504f814f60e5ef713"></a>disabled&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad042e6e6b912d0cb9b58d4fd779f9121abcfe05da20df52b89d3c03a869622323"></a>i_out_mux&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad042e6e6b912d0cb9b58d4fd779f9121ae97b7fe0ad1d733d5d1ffc72049124fb"></a>i_out_ramp&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="capmem_8h_source.html#l00147">147</a> of file <a class="el" href="capmem_8h_source.html">capmem.h</a>.</p>

</div>
</div>
<a id="a9b9412800cd3836dd58d35589b4830f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9412800cd3836dd58d35589b4830f3">&#9670;&nbsp;</a></span>CapMemBlockConfigVRefSelect</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3">haldls::vx::CapMemBlockConfigVRefSelect</a> : uint_fast8_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enum inside templated class not wrapped correctly by genpybind (Issue #3699). </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9b9412800cd3836dd58d35589b4830f3a075ae3d2fc31640504f814f60e5ef713"></a>disabled&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9b9412800cd3836dd58d35589b4830f3ac68b2381c6e3b740453d686b43e538aa"></a>v_ref_v&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9b9412800cd3836dd58d35589b4830f3a47027103ab6e1cedaff1245bb343b534"></a>v_ref_i&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="capmem_8h_source.html#l00138">138</a> of file <a class="el" href="capmem_8h_source.html">capmem.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a9afab8a5192cd64e2efd0223ea2b14f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9afab8a5192cd64e2efd0223ea2b14f6">&#9670;&nbsp;</a></span>cadc_bottom_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_bottom_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#aa9b2ff50e11272d5252e343b9867a0f4">ppu_bottom_subtree_address</a>|0x0040 '&#160;</td>
          <td class="paramname"><em>0000</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab36ec0eda5609f778a02d5f391f6820b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36ec0eda5609f778a02d5f391f6820b">&#9670;&nbsp;</a></span>cadc_bottom_busreg_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_bottom_busreg_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#a9afab8a5192cd64e2efd0223ea2b14f6">cadc_bottom_base_address</a>|0x0000 '&#160;</td>
          <td class="paramname"><em>1000</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a158a2308b9cc306e941b8a67f787c654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158a2308b9cc306e941b8a67f787c654">&#9670;&nbsp;</a></span>cadc_bottom_sram_east_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_bottom_sram_east_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#a9afab8a5192cd64e2efd0223ea2b14f6">cadc_bottom_base_address</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d57cbefa8f7f067d50b89941ad6b8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d57cbefa8f7f067d50b89941ad6b8f4">&#9670;&nbsp;</a></span>cadc_bottom_sram_timing_east_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_bottom_sram_timing_east_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#a158a2308b9cc306e941b8a67f787c654">cadc_bottom_sram_east_base_address</a>|&#160;</td>
          <td class="paramname"><em>0x102</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20442007c3a171f42cbcd1bd91fdccc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20442007c3a171f42cbcd1bd91fdccc8">&#9670;&nbsp;</a></span>cadc_bottom_sram_timing_west_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_bottom_sram_timing_west_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#a2658222e8ffe1a415e1d3eafc5344212">cadc_bottom_sram_west_base_address</a>|&#160;</td>
          <td class="paramname"><em>0x102</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2658222e8ffe1a415e1d3eafc5344212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2658222e8ffe1a415e1d3eafc5344212">&#9670;&nbsp;</a></span>cadc_bottom_sram_west_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_bottom_sram_west_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#a9afab8a5192cd64e2efd0223ea2b14f6">cadc_bottom_base_address</a>|0x0000 '&#160;</td>
          <td class="paramname"><em>0800</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfba4017ad1a72249be46e677e6ec7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfba4017ad1a72249be46e677e6ec7e6">&#9670;&nbsp;</a></span>cadc_top_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_top_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#ae1cff7462ef4ff34b3d0d58fa4c0978c">ppu_top_subtree_address</a>|0x0040 '&#160;</td>
          <td class="paramname"><em>0000</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b584d86821b9e584e5bc4c45694f0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b584d86821b9e584e5bc4c45694f0f6">&#9670;&nbsp;</a></span>cadc_top_busreg_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_top_busreg_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#acfba4017ad1a72249be46e677e6ec7e6">cadc_top_base_address</a>|0x0000 '&#160;</td>
          <td class="paramname"><em>1000</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a160665fbeb3bc3d7f00de4c8d5f99e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160665fbeb3bc3d7f00de4c8d5f99e9f">&#9670;&nbsp;</a></span>cadc_top_sram_east_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_top_sram_east_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#acfba4017ad1a72249be46e677e6ec7e6">cadc_top_base_address</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac332b0f8d0f40e8ca188797c1a2f881f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac332b0f8d0f40e8ca188797c1a2f881f">&#9670;&nbsp;</a></span>cadc_top_sram_timing_east_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_top_sram_timing_east_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#a160665fbeb3bc3d7f00de4c8d5f99e9f">cadc_top_sram_east_base_address</a>|&#160;</td>
          <td class="paramname"><em>0x102</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa917379cc8f4765f48ce9d34a4f3d944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa917379cc8f4765f48ce9d34a4f3d944">&#9670;&nbsp;</a></span>cadc_top_sram_timing_west_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_top_sram_timing_west_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#a17dc798e0e4cdbabe9daaa314c8718a9">cadc_top_sram_west_base_address</a>|&#160;</td>
          <td class="paramname"><em>0x102</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17dc798e0e4cdbabe9daaa314c8718a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17dc798e0e4cdbabe9daaa314c8718a9">&#9670;&nbsp;</a></span>cadc_top_sram_west_base_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_top_sram_west_base_address </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#acfba4017ad1a72249be46e677e6ec7e6">cadc_top_base_address</a>|0x0000 '&#160;</td>
          <td class="paramname"><em>0800</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeecd1aef120b61ce1c50b9f2a8c5a2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeecd1aef120b61ce1c50b9f2a8c5a2bd">&#9670;&nbsp;</a></span>correlation_reset_base_bottom()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::correlation_reset_base_bottom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#aa9b2ff50e11272d5252e343b9867a0f4">ppu_bottom_subtree_address</a>|0x00c9 '&#160;</td>
          <td class="paramname"><em>0000</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9f4c562d76319f7480f411985e8c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9f4c562d76319f7480f411985e8c32">&#9670;&nbsp;</a></span>correlation_reset_base_top()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::correlation_reset_base_top </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacehaldls_1_1vx.html#ae1cff7462ef4ff34b3d0d58fa4c0978c">ppu_top_subtree_address</a>|0x00c9 '&#160;</td>
          <td class="paramname"><em>0000</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dd9de81f5e339bb57081a24e537d751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd9de81f5e339bb57081a24e537d751">&#9670;&nbsp;</a></span>from_binary()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::from_binary </td>
          <td>(</td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aabaead35c366a93aaf9164de5c1038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aabaead35c366a93aaf9164de5c1038">&#9670;&nbsp;</a></span>from_json()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::from_json </td>
          <td>(</td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f1ce5ee8c90f0bf401964a6ab1ba151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f1ce5ee8c90f0bf401964a6ab1ba151">&#9670;&nbsp;</a></span>from_portablebinary()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::from_portablebinary </td>
          <td>(</td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03cf72196d1772877e75a4684a242a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03cf72196d1772877e75a4684a242a49">&#9670;&nbsp;</a></span>from_xml()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::from_xml </td>
          <td>(</td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d1fa5ce40a7509c0c6304ca7e3fbd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1fa5ce40a7509c0c6304ca7e3fbd6a">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; haldls::vx::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">typename <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt;::value_type const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2f3ad59b874186d028f9df6d67bb0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f3ad59b874186d028f9df6d67bb0ee">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; haldls::vx::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">typename <a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt;::value_type const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed001ce52f4c04bbc6cdf49baf9a956a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed001ce52f4c04bbc6cdf49baf9a956a">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Coordinates &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; haldls::vx::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba6524038d97640072383a3895356025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6524038d97640072383a3895356025">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Coordinates &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; haldls::vx::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block.html">CapMemBlock</a>&lt; Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4a199d6b6dca2ef31f13ea2bd60feb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a199d6b6dca2ef31f13ea2bd60feb1">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Coordinates &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; haldls::vx::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block_config.html">CapMemBlockConfig</a>&lt; Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c79a1ee71d2eb21b7dd401cd94057f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c79a1ee71d2eb21b7dd401cd94057f1">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Coordinates &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; haldls::vx::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html">CADCChannelConfig</a>&lt; Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84382cc30f3135256709c936330ffe2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84382cc30f3135256709c936330ffe2a">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Coordinates &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; haldls::vx::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_config.html">NeuronBackendConfig</a>&lt; Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03a04b0ca5926e8c85798f5192877a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a04b0ca5926e8c85798f5192877a6b">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block.html">CapMemBlock</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad310d96ca813b41a3bb83c76e413e720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad310d96ca813b41a3bb83c76e413e720">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5cbcc37f7db96cdde62a3de2f76a681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5cbcc37f7db96cdde62a3de2f76a681">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_config.html">NeuronBackendConfig</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f8f27432a5fbb348859c3e1ad22a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f8f27432a5fbb348859c3e1ad22a52">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block_config.html">CapMemBlockConfig</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0398a1a62adf9f1279f0c5194e2b9dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0398a1a62adf9f1279f0c5194e2b9dec">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt;() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v1::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html">CADCChannelConfig</a>&lt; halco::hicann_dls::vx::v1::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d48e3d30a662595de25eaa66bc1ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d48e3d30a662595de25eaa66bc1ecd">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block.html">CapMemBlock</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72f81a5f41bc8f3767d65c4e15c95807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f81a5f41bc8f3767d65c4e15c95807">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_neuron_backend_config.html">NeuronBackendConfig</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac17e245cda9d4c77c2cab49a3edfbac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17e245cda9d4c77c2cab49a3edfbac8">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_cell.html">CapMemCell</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ebba4728d61ed19886d80514107374f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebba4728d61ed19886d80514107374f">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_cap_mem_block_config.html">CapMemBlockConfig</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c6c9be293b61d995e40607e668ed71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6c9be293b61d995e40607e668ed71b">&#9670;&nbsp;</a></span>operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt;() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template SYMBOL_VISIBLE std::ostream&amp; haldls::vx::operator&lt;&lt;&lt; halco::hicann_dls::vx::v2::Coordinates &gt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html">CADCChannelConfig</a>&lt; halco::hicann_dls::vx::v2::Coordinates &gt; const &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a952419dc1161c6c0094aa053f3683ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952419dc1161c6c0094aa053f3683ba6">&#9670;&nbsp;</a></span>to_binary()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::string haldls::vx::to_binary </td>
          <td>(</td>
          <td class="paramtype">T const &amp;&#160;</td>
          <td class="paramname"><em>t</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8fd28eec9e6128d911ee3673b62f567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8fd28eec9e6128d911ee3673b62f567">&#9670;&nbsp;</a></span>to_json()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::string haldls::vx::to_json </td>
          <td>(</td>
          <td class="paramtype">T const &amp;&#160;</td>
          <td class="paramname"><em>t</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3304a07966620575d750245390d7a3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3304a07966620575d750245390d7a3c1">&#9670;&nbsp;</a></span>to_portablebinary()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::string haldls::vx::to_portablebinary </td>
          <td>(</td>
          <td class="paramtype">T const &amp;&#160;</td>
          <td class="paramname"><em>t</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3801084611352a8aa35c95a5d4a9dc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3801084611352a8aa35c95a5d4a9dc9b">&#9670;&nbsp;</a></span>to_xml()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::string haldls::vx::to_xml </td>
          <td>(</td>
          <td class="paramtype">T const &amp;&#160;</td>
          <td class="paramname"><em>t</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd8ec02d3345f73bc603b35fdc16893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd8ec02d3345f73bc603b35fdc16893">&#9670;&nbsp;</a></span>visit_preorder()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ContainerT , class CoordinateT , class VisitorT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::visit_preorder </td>
          <td>(</td>
          <td class="paramtype">ContainerT &amp;&#160;</td>
          <td class="paramname"><em>config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CoordinateT const &amp;&#160;</td>
          <td class="paramname"><em>coord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">VisitorT &amp;&amp;&#160;</td>
          <td class="paramname"><em>visitor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Apply the specified visitor to all containers in a hierarchy by doing a pre-order tree traversal. </p>

<p class="definition">Definition at line <a class="el" href="common_8h_source.html#l00041">41</a> of file <a class="el" href="common_8h_source.html">common.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a4828bb60af98099a33adb8a40ed63148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4828bb60af98099a33adb8a40ed63148">&#9670;&nbsp;</a></span>anncore_center_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::anncore_center_base_address {0x0010'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00008">8</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a67c27396b07ca3b58f4c2a7451e602dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c27396b07ca3b58f4c2a7451e602dd">&#9670;&nbsp;</a></span>background_spike_source_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::background_spike_source_base_address {<a class="el" href="namespacehaldls_1_1vx.html#a2b8baf2992fec205ceb11895ef2b3b62">spl1_fabric_base_address</a> + 1}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00192">192</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a6f858dda7dc6467c0408377a22ee3e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f858dda7dc6467c0408377a22ee3e67">&#9670;&nbsp;</a></span>bottom_ppu_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::bottom_ppu_base_address {0x0080'0000 | ppu_bottom_subtree_address}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00005">5</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ab651f89e55a21c680128008e7a87d992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab651f89e55a21c680128008e7a87d992">&#9670;&nbsp;</a></span>cadc_buffer_enable_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::cadc_buffer_enable_mask = 0x0020'0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00047">47</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a63522754b568bb5ba94db901316f10e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63522754b568bb5ba94db901316f10e7">&#9670;&nbsp;</a></span>cadc_busreg_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::cadc_busreg_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {cadc_top_busreg_address,</div><div class="line">                                                           cadc_bottom_busreg_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00122">122</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a3e500dbb6ede832d9b2365b3aa81dfb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e500dbb6ede832d9b2365b3aa81dfb2">&#9670;&nbsp;</a></span>cadc_offset_sram_timing_config_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 4&gt; haldls::vx::cadc_offset_sram_timing_config_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    cadc_top_sram_timing_west_base_address, cadc_top_sram_timing_east_base_address,</div><div class="line">    cadc_bottom_sram_timing_west_base_address, cadc_bottom_sram_timing_east_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00129">129</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aa1874a5ead1f9762643328b3e9e3584f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1874a5ead1f9762643328b3e9e3584f">&#9670;&nbsp;</a></span>cadc_sram_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 4&gt; haldls::vx::cadc_sram_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    cadc_top_sram_west_base_address, cadc_top_sram_east_base_address,</div><div class="line">    cadc_bottom_sram_west_base_address, cadc_bottom_sram_east_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00125">125</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a09e3ceb00438f114d80e6f6c19cb662a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e3ceb00438f114d80e6f6c19cb662a">&#9670;&nbsp;</a></span>capmem_config_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 4&gt; haldls::vx::capmem_config_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    capmem_nw_config_base_address, capmem_ne_config_base_address, capmem_sw_config_base_address,</div><div class="line">    capmem_se_config_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00069">69</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a97b27b4bc4adeb2fe1ff64db59429975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b27b4bc4adeb2fe1ff64db59429975">&#9670;&nbsp;</a></span>capmem_ne_config_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_ne_config_base_address {0x14c000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00066">66</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ad88b093313bc1b7076eefd6165fce546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad88b093313bc1b7076eefd6165fce546">&#9670;&nbsp;</a></span>capmem_ne_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_ne_sram_base_address {0x148000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00058">58</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a266e5e93c1fc1082f946b0dd24a40928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266e5e93c1fc1082f946b0dd24a40928">&#9670;&nbsp;</a></span>capmem_nw_config_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_nw_config_base_address {0x144000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00065">65</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="afbf5d8e281dd3f56048dc559d4862c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf5d8e281dd3f56048dc559d4862c95">&#9670;&nbsp;</a></span>capmem_nw_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_nw_sram_base_address {0x140000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00057">57</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aae316764ad14d0f0566afc7e7cd7c1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae316764ad14d0f0566afc7e7cd7c1f5">&#9670;&nbsp;</a></span>capmem_se_config_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_se_config_base_address {0x15c000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00068">68</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a6b2a2d1a9a8dd4469351cf2903d2fa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2a2d1a9a8dd4469351cf2903d2fa08">&#9670;&nbsp;</a></span>capmem_se_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_se_sram_base_address {0x158000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00060">60</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a30ab71f9c0edb73093097f708f9eee1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ab71f9c0edb73093097f708f9eee1d">&#9670;&nbsp;</a></span>capmem_sram_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 4&gt; haldls::vx::capmem_sram_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    capmem_nw_sram_base_address, capmem_ne_sram_base_address, capmem_sw_sram_base_address,</div><div class="line">    capmem_se_sram_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00061">61</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a50c95cbf24b4d69340f5c5ae7f4004de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c95cbf24b4d69340f5c5ae7f4004de">&#9670;&nbsp;</a></span>capmem_sw_config_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_sw_config_base_address {0x154000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00067">67</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a2f8a7bd495cbc15e161d8e39b3c95391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8a7bd495cbc15e161d8e39b3c95391">&#9670;&nbsp;</a></span>capmem_sw_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::capmem_sw_sram_base_address {0x150000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00059">59</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a4938debba2f427fbfccf4caf2ed7897b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4938debba2f427fbfccf4caf2ed7897b">&#9670;&nbsp;</a></span>chip_reset_high_duration</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a> haldls::vx::chip_reset_high_duration = <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>(10)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="constants_8h_source.html#l00012">12</a> of file <a class="el" href="constants_8h_source.html">constants.h</a>.</p>

</div>
</div>
<a id="ae0cd88756d9d3933a338bcfa62bf8603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0cd88756d9d3933a338bcfa62bf8603">&#9670;&nbsp;</a></span>chip_reset_low_duration</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a> haldls::vx::chip_reset_low_duration = <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a>(100)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="constants_8h_source.html#l00013">13</a> of file <a class="el" href="constants_8h_source.html">constants.h</a>.</p>

</div>
</div>
<a id="a89f4168017434cf473ebcb7a52b90a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f4168017434cf473ebcb7a52b90a89">&#9670;&nbsp;</a></span>correlation_config_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::correlation_config_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    ppu_top_subtree_address + correlation_config_offset,</div><div class="line">    ppu_bottom_subtree_address + correlation_config_offset}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00049">49</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a21f584f1419a10ae1680eba79c4adf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f584f1419a10ae1680eba79c4adf5d">&#9670;&nbsp;</a></span>correlation_config_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::correlation_config_offset = 0x0020'0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00048">48</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a959accf03af8a285a6426bb09015263d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959accf03af8a285a6426bb09015263d">&#9670;&nbsp;</a></span>correlation_reset_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::correlation_reset_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    correlation_reset_base_top, correlation_reset_base_bottom}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00136">136</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aaaa850e8acc685192fdf966fedcf7937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa850e8acc685192fdf966fedcf7937">&#9670;&nbsp;</a></span>crossbar_input_drop_counter_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::crossbar_input_drop_counter_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{crossbar_node_base_address + (8 * 3) + (4 * 9) +</div><div class="line">                                                            (8 * 2)}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00196">196</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a3acc5be0547d1c61283d5194ae1f33ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3acc5be0547d1c61283d5194ae1f33ae">&#9670;&nbsp;</a></span>crossbar_node_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::crossbar_node_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{background_spike_source_base_address +</div><div class="line">                                              3  *</div><div class="line">                                                  8 }</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00193">193</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a5800363c4f1000e27b72ba026c67fc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5800363c4f1000e27b72ba026c67fc79">&#9670;&nbsp;</a></span>crossbar_out_mux_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::crossbar_out_mux_base_address {<a class="el" href="namespacehaldls_1_1vx.html#a2b8baf2992fec205ceb11895ef2b3b62">spl1_fabric_base_address</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00191">191</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a9a49508ffd89851622ea2f47b66f76e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a49508ffd89851622ea2f47b66f76e0">&#9670;&nbsp;</a></span>crossbar_output_event_counter_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::crossbar_output_event_counter_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">    crossbar_input_drop_counter_base_address + 20}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00198">198</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a3def379751d3351856c4befef1c2ac2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3def379751d3351856c4befef1c2ac2b">&#9670;&nbsp;</a></span>event_recording_config_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::event_recording_config_base_address {0x5 | fpga_omnibus_mask}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00187">187</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a0ef672d6b9734942b7e2754a49f2d273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef672d6b9734942b7e2754a49f2d273">&#9670;&nbsp;</a></span>external_ppu_memory_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::external_ppu_memory_base_address {0x0e00'0000 | fpga_omnibus_mask}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00188">188</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ab785ee6ce30bbae86086ea5d9643435f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab785ee6ce30bbae86086ea5d9643435f">&#9670;&nbsp;</a></span>fpga_device_dna_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::fpga_device_dna_base_address {0x3 | fpga_omnibus_mask}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00186">186</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a70527431b87888d0429799fe5390683f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70527431b87888d0429799fe5390683f">&#9670;&nbsp;</a></span>fpga_omnibus_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::fpga_omnibus_mask {0x8000'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00180">180</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a5c53f805dab4adff214cbf60517a257e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c53f805dab4adff214cbf60517a257e">&#9670;&nbsp;</a></span>hicann_arq_status_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::hicann_arq_status_base_address {<a class="el" href="namespacehaldls_1_1vx.html#ae587f4bd6d6bd5f9734c01a2c7265eb2">l2_omnibus_mask</a> + 0x0000'0010}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00185">185</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ae587f4bd6d6bd5f9734c01a2c7265eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae587f4bd6d6bd5f9734c01a2c7265eb2">&#9670;&nbsp;</a></span>l2_omnibus_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::l2_omnibus_mask {<a class="el" href="namespacehaldls_1_1vx.html#aa3b0be4b2d98113e788be8a34d2f5610">perftest_omnibus_mask</a> | <a class="el" href="namespacehaldls_1_1vx.html#a8c9864349a4560a24577de181566d1db">ut_omnibus_mask</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00184">184</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="afec51e04112dfbeaa56451369f7787bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec51e04112dfbeaa56451369f7787bc">&#9670;&nbsp;</a></span>madc_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::madc_base_address {0x000c'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00201">201</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a633457832b9f207d2fac30171cb6f57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633457832b9f207d2fac30171cb6f57c">&#9670;&nbsp;</a></span>neuron_backend_east_register_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_backend_east_register_base_address {0x1a'9800}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00147">147</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a9733dbc58d0c8bb8144b3bd4ab2959b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9733dbc58d0c8bb8144b3bd4ab2959b2">&#9670;&nbsp;</a></span>neuron_backend_east_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_backend_east_sram_base_address {0x1a'9000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00140">140</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a6e8fcf759b22a165c98b21d2b37a4fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8fcf759b22a165c98b21d2b37a4fcf">&#9670;&nbsp;</a></span>neuron_backend_east_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_backend_east_sram_timing_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">    neuron_backend_west_sram_base_address | 0x102}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00143">143</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aa4c53bb056e28f92b2881adc757f5fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c53bb056e28f92b2881adc757f5fea">&#9670;&nbsp;</a></span>neuron_backend_sram_timing_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::neuron_backend_sram_timing_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    neuron_backend_west_sram_timing_base_address, neuron_backend_east_sram_timing_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00152">152</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ad1e9ce303506e58e06b28138f30b17b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e9ce303506e58e06b28138f30b17b9">&#9670;&nbsp;</a></span>neuron_backend_west_register_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_backend_west_register_base_address {0x1a'1800}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00146">146</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ad5383c9dff140872f1da6b10d88496f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5383c9dff140872f1da6b10d88496f8">&#9670;&nbsp;</a></span>neuron_backend_west_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_backend_west_sram_base_address {0x1a'1000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00139">139</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a7e5d56ffab2747cc59cec3f688e94229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5d56ffab2747cc59cec3f688e94229">&#9670;&nbsp;</a></span>neuron_backend_west_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_backend_west_sram_timing_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">    neuron_backend_west_sram_base_address | 0x102}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00141">141</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a6bd0dc71f66f893d5e7556284e9a5486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd0dc71f66f893d5e7556284e9a5486">&#9670;&nbsp;</a></span>neuron_ne_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_ne_sram_base_address {0x16'8000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00074">74</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a5de46989b403d847cf45d8edb28ed1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de46989b403d847cf45d8edb28ed1e0">&#9670;&nbsp;</a></span>neuron_ne_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_ne_sram_timing_base_address {<a class="el" href="namespacehaldls_1_1vx.html#a6bd0dc71f66f893d5e7556284e9a5486">neuron_ne_sram_base_address</a> | 0x82}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00082">82</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ada2a06d55fa241dc1307d09fc787f8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2a06d55fa241dc1307d09fc787f8d8">&#9670;&nbsp;</a></span>neuron_nw_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_nw_sram_base_address {0x16'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00073">73</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a4c7555f54ecda3dd1123bf7ddc014cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7555f54ecda3dd1123bf7ddc014cdb">&#9670;&nbsp;</a></span>neuron_nw_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_nw_sram_timing_base_address {<a class="el" href="namespacehaldls_1_1vx.html#ada2a06d55fa241dc1307d09fc787f8d8">neuron_nw_sram_base_address</a> | 0x82}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00081">81</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a1c3f35684e6467ed0adebfa834edf2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3f35684e6467ed0adebfa834edf2f3">&#9670;&nbsp;</a></span>neuron_post_pulse_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::neuron_post_pulse_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {neuron_post_pulse_left_address,</div><div class="line">                                                                 neuron_post_pulse_right_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00161">161</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ae991d16ed93fc148e4499fbea6a7bdde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae991d16ed93fc148e4499fbea6a7bdde">&#9670;&nbsp;</a></span>neuron_post_pulse_left_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_post_pulse_left_address {0x12'2400}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00158">158</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ad96c4a29c2ba493c66ad3ad7622c29a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad96c4a29c2ba493c66ad3ad7622c29a5">&#9670;&nbsp;</a></span>neuron_post_pulse_right_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_post_pulse_right_address {0x12'a400}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00159">159</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ac3023f0ce7535faf66a647fb14371bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3023f0ce7535faf66a647fb14371bfc">&#9670;&nbsp;</a></span>neuron_reset_left_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_reset_left_sram_base_address {0x12'0000 | 1ul &lt;&lt; 13}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00149">149</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a447fb9384cee29d0f2ce544f43da7296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447fb9384cee29d0f2ce544f43da7296">&#9670;&nbsp;</a></span>neuron_reset_right_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_reset_right_sram_base_address {0x12'8000 | 1ul &lt;&lt; 13}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00150">150</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ab516cd69be5c681a411aeea9ee1189e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab516cd69be5c681a411aeea9ee1189e8">&#9670;&nbsp;</a></span>neuron_reset_sram_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::neuron_reset_sram_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    neuron_reset_left_sram_base_address, neuron_reset_right_sram_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00155">155</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a2cdf162ad0b67eae85cba23c9173f85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdf162ad0b67eae85cba23c9173f85d">&#9670;&nbsp;</a></span>neuron_se_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_se_sram_base_address {0x17'8000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00076">76</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aac071b1da2b93a8f0ac9e50113767c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac071b1da2b93a8f0ac9e50113767c94">&#9670;&nbsp;</a></span>neuron_se_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_se_sram_timing_base_address {<a class="el" href="namespacehaldls_1_1vx.html#a2cdf162ad0b67eae85cba23c9173f85d">neuron_se_sram_base_address</a> | 0x82}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00084">84</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a1fde8913ab60767a9dfef02bdb53f233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fde8913ab60767a9dfef02bdb53f233">&#9670;&nbsp;</a></span>neuron_sram_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 4&gt; haldls::vx::neuron_sram_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    neuron_nw_sram_base_address, neuron_ne_sram_base_address, neuron_sw_sram_base_address,</div><div class="line">    neuron_se_sram_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00077">77</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a8babff1e52d8b52799eb5a3018af05ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8babff1e52d8b52799eb5a3018af05ac">&#9670;&nbsp;</a></span>neuron_sram_timing_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 4&gt; haldls::vx::neuron_sram_timing_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    neuron_nw_sram_timing_base_address, neuron_ne_sram_timing_base_address,</div><div class="line">    neuron_sw_sram_timing_base_address, neuron_se_sram_timing_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00085">85</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a46085b69446c0583da8bf1d11bf3327f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46085b69446c0583da8bf1d11bf3327f">&#9670;&nbsp;</a></span>neuron_sw_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_sw_sram_base_address {0x17'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00075">75</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a7a3ba91275d36fc362f37134646e2d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3ba91275d36fc362f37134646e2d6f">&#9670;&nbsp;</a></span>neuron_sw_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::neuron_sw_sram_timing_base_address {<a class="el" href="namespacehaldls_1_1vx.html#a46085b69446c0583da8bf1d11bf3327f">neuron_sw_sram_base_address</a> | 0x82}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00083">83</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aa92a47b6aee19d766d679b4082f3e8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92a47b6aee19d766d679b4082f3e8c0">&#9670;&nbsp;</a></span>padi_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::padi_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    padi_top_base_address, padi_bottom_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00103">103</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a00348894b3f04c57b2f7859f8fa5d786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00348894b3f04c57b2f7859f8fa5d786">&#9670;&nbsp;</a></span>padi_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::padi_bottom_base_address {0x11'8000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00102">102</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aaf11d6275f9f2266bb9238655ed235c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf11d6275f9f2266bb9238655ed235c7">&#9670;&nbsp;</a></span>padi_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::padi_top_base_address {0x11'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00101">101</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aa3b0be4b2d98113e788be8a34d2f5610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b0be4b2d98113e788be8a34d2f5610">&#9670;&nbsp;</a></span>perftest_omnibus_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::perftest_omnibus_mask {0x0800'0000 | fpga_omnibus_mask}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00183">183</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a5819c965d4bc0d06e38f8ce661054753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5819c965d4bc0d06e38f8ce661054753">&#9670;&nbsp;</a></span>phy_omnibus_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::phy_omnibus_mask {0x0200'0000 | ut_omnibus_mask}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00182">182</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ad211cbcc5c1eb517f093a5b4d801edb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad211cbcc5c1eb517f093a5b4d801edb6">&#9670;&nbsp;</a></span>phy_on_chip_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::phy_on_chip_base_address {0x0004'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00053">53</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a28fa1cbeaffdbd64f067477032cf1d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fa1cbeaffdbd64f067477032cf1d2a">&#9670;&nbsp;</a></span>pll_and_omnibus_settling_duration</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a> haldls::vx::pll_and_omnibus_settling_duration</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">    Timer::Value(Timer::Value::fpga_clock_cycles_per_us * 100)</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="constants_8h_source.html#l00007">7</a> of file <a class="el" href="constants_8h_source.html">constants.h</a>.</p>

</div>
</div>
<a id="a8664042a7ae5cf22eb96db4fdb319000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8664042a7ae5cf22eb96db4fdb319000">&#9670;&nbsp;</a></span>pll_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::pll_base_address {0x0008'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00054">54</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aa9b2ff50e11272d5252e343b9867a0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9b2ff50e11272d5252e343b9867a0f4">&#9670;&nbsp;</a></span>ppu_bottom_subtree_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::ppu_bottom_subtree_address {0x0300'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00003">3</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="afbf1abd51fc968136d5ed2d44bcd1a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf1abd51fc968136d5ed2d44bcd1a88">&#9670;&nbsp;</a></span>ppu_control_register_address_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::ppu_control_register_address_mask {0x0020'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00006">6</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a4b1ff255b32aa6917a75a5fde6044b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1ff255b32aa6917a75a5fde6044b5a">&#9670;&nbsp;</a></span>ppu_status_register_address_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::ppu_status_register_address_mask {0x0020'0001}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00007">7</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ae1cff7462ef4ff34b3d0d58fa4c0978c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1cff7462ef4ff34b3d0d58fa4c0978c">&#9670;&nbsp;</a></span>ppu_top_subtree_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::ppu_top_subtree_address {0x0200'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00002">2</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="afa2be9057eb73d3908a8eb17d4a9d98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2be9057eb73d3908a8eb17d4a9d98c">&#9670;&nbsp;</a></span>reference_generator_reset_duration</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a> haldls::vx::reference_generator_reset_duration</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">    Timer::Value(1000)</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="constants_8h_source.html#l00014">14</a> of file <a class="el" href="constants_8h_source.html">constants.h</a>.</p>

</div>
</div>
<a id="a7bda005671eaefdfd332c6dbf5b49f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bda005671eaefdfd332c6dbf5b49f22">&#9670;&nbsp;</a></span>spike_counter_read_left_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::spike_counter_read_left_sram_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{neuron_reset_left_sram_base_address |</div><div class="line">                                                             0x800}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00164">164</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a0d37c1254e96d9c90c27ee7abe9429d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d37c1254e96d9c90c27ee7abe9429d8">&#9670;&nbsp;</a></span>spike_counter_read_right_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::spike_counter_read_right_sram_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{neuron_reset_right_sram_base_address |</div><div class="line">                                                              0x800}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00166">166</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ab64f4727876cae8364636fe9b8105be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64f4727876cae8364636fe9b8105be6">&#9670;&nbsp;</a></span>spike_counter_read_sram_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::spike_counter_read_sram_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    spike_counter_read_left_sram_base_address, spike_counter_read_right_sram_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00169">169</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a964b260ee9585c29cfb5375b0098969d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a964b260ee9585c29cfb5375b0098969d">&#9670;&nbsp;</a></span>spike_counter_reset_left_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::spike_counter_reset_left_sram_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{neuron_reset_left_sram_base_address |</div><div class="line">                                                              0xc00}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00172">172</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="af65e8361daee09cd16481f5405f1e567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65e8361daee09cd16481f5405f1e567">&#9670;&nbsp;</a></span>spike_counter_reset_right_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::spike_counter_reset_right_sram_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">    neuron_reset_right_sram_base_address | 0xc00}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00174">174</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aea83072999ec0d322a002a060c4bcb85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea83072999ec0d322a002a060c4bcb85">&#9670;&nbsp;</a></span>spike_counter_reset_sram_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::spike_counter_reset_sram_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    spike_counter_reset_left_sram_base_address, spike_counter_reset_right_sram_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00177">177</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a2b8baf2992fec205ceb11895ef2b3b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8baf2992fec205ceb11895ef2b3b62">&#9670;&nbsp;</a></span>spl1_fabric_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::spl1_fabric_base_address {0x0013'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00190">190</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aac8f89acef862656f1f636997fb7fe82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8f89acef862656f1f636997fb7fe82">&#9670;&nbsp;</a></span>synapse_driver_bottom_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synapse_driver_bottom_sram_base_address {0x11'8400}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00090">90</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a061ce1d14b9ab8463c167651a4400d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061ce1d14b9ab8463c167651a4400d16">&#9670;&nbsp;</a></span>synapse_driver_bottom_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synapse_driver_bottom_sram_timing_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">    synapse_driver_top_sram_base_address | 0x82}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00096">96</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a34062e4678a7bf4bea7da35cd809c2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34062e4678a7bf4bea7da35cd809c2aa">&#9670;&nbsp;</a></span>synapse_driver_sram_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::synapse_driver_sram_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    synapse_driver_top_sram_base_address, synapse_driver_bottom_sram_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00091">91</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ab2d4b05ce5da36d13d29b8f54d9e4a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d4b05ce5da36d13d29b8f54d9e4a78">&#9670;&nbsp;</a></span>synapse_driver_sram_timing_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;uint32_t, 2&gt; haldls::vx::synapse_driver_sram_timing_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    synapse_driver_top_sram_timing_base_address, synapse_driver_bottom_sram_timing_base_address}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00098">98</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a727e7e1cf804a4a128a0235f756e6f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727e7e1cf804a4a128a0235f756e6f3e">&#9670;&nbsp;</a></span>synapse_driver_top_sram_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synapse_driver_top_sram_base_address {0x11'0400}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00089">89</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a5a333ad5a233fac90bfcbe83e968ff13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a333ad5a233fac90bfcbe83e968ff13">&#9670;&nbsp;</a></span>synapse_driver_top_sram_timing_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synapse_driver_top_sram_timing_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">    synapse_driver_top_sram_base_address | 0x82}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00094">94</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a81b01b9e19f0e81e2ae01b893dc339d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81b01b9e19f0e81e2ae01b893dc339d6">&#9670;&nbsp;</a></span>synram_acausal_cadc_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_acausal_cadc_bottom_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_bottom_base_address +</div><div class="line">                                                           0x000c&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00038">38</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a84c8454b06698ce5eab3852d84ffd5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c8454b06698ce5eab3852d84ffd5f9">&#9670;&nbsp;</a></span>synram_acausal_cadc_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_acausal_cadc_top_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_top_base_address +</div><div class="line">                                                        0x000c&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00040">40</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a1c7a8f3cef2beecb6adc6329f34975b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7a8f3cef2beecb6adc6329f34975b7">&#9670;&nbsp;</a></span>synram_cadc_base_addresses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::array&lt;std::array&lt;uint32_t, 2&gt;, 2&gt; haldls::vx::synram_cadc_base_addresses</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">    {{synram_causal_cadc_top_base_address, synram_acausal_cadc_top_base_address},</div><div class="line">     {synram_causal_cadc_bottom_base_address, synram_acausal_cadc_bottom_base_address}}}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00043">43</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a56f96cde75bab28d702e0cd20068ef6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f96cde75bab28d702e0cd20068ef6f">&#9670;&nbsp;</a></span>synram_causal_cadc_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_causal_cadc_bottom_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_bottom_base_address +</div><div class="line">                                                          0x0008&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00034">34</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a58c55c0df5152200b52dfde92e23fff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c55c0df5152200b52dfde92e23fff2">&#9670;&nbsp;</a></span>synram_causal_cadc_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_causal_cadc_top_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_top_base_address +</div><div class="line">                                                       0x0008&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00036">36</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a7851f105468adbfa071c50bf422311dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7851f105468adbfa071c50bf422311dd">&#9670;&nbsp;</a></span>synram_ctrl_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_ctrl_bottom_base_address {<a class="el" href="namespacehaldls_1_1vx.html#aa9b2ff50e11272d5252e343b9867a0f4">ppu_bottom_subtree_address</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00010">10</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a0fe469bbb53e54f1aa64fe1e167b8e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe469bbb53e54f1aa64fe1e167b8e29">&#9670;&nbsp;</a></span>synram_ctrl_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_ctrl_top_base_address {<a class="el" href="namespacehaldls_1_1vx.html#ae1cff7462ef4ff34b3d0d58fa4c0978c">ppu_top_subtree_address</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00011">11</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ad97bb48f2fb2a77bf08dc95e1439d380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97bb48f2fb2a77bf08dc95e1439d380">&#9670;&nbsp;</a></span>synram_synacc_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synacc_bottom_base_address {(<a class="el" href="namespacehaldls_1_1vx.html#a6f858dda7dc6467c0408377a22ee3e67">bottom_ppu_base_address</a> | (1 &lt;&lt; 22))}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00012">12</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ad2d2d1492352bc56b7bef78ce36be090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d2d1492352bc56b7bef78ce36be090">&#9670;&nbsp;</a></span>synram_synacc_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synacc_top_base_address {(<a class="el" href="namespacehaldls_1_1vx.html#a291fc856c1a244620db839735be85449">top_ppu_base_address</a> | (1 &lt;&lt; 22))}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00013">13</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a09ccdef79cf97a5626ac26864fb17c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ccdef79cf97a5626ac26864fb17c40">&#9670;&nbsp;</a></span>synram_synapse_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_bottom_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_bottom_base_address +</div><div class="line">                                                      0x000f&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00015">15</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="af12b46605845b6313b2611e311431a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af12b46605845b6313b2611e311431a5a">&#9670;&nbsp;</a></span>synram_synapse_even_2msb_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_even_2msb_bottom_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_bottom_base_address +</div><div class="line">                                                                0x0001&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00019">19</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a64abd553bb9e3821da690c5f8f9a555d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64abd553bb9e3821da690c5f8f9a555d">&#9670;&nbsp;</a></span>synram_synapse_even_2msb_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_even_2msb_top_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_top_base_address +</div><div class="line">                                                             0x0001&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00021">21</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a33a0d688a1fd9d65f8a239a98fde85c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33a0d688a1fd9d65f8a239a98fde85c6">&#9670;&nbsp;</a></span>synram_synapse_label_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_label_bottom_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_bottom_base_address +</div><div class="line">                                                            0x4&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00030">30</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a39c1ca8d187cfa15bb2c5a533aa3d084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c1ca8d187cfa15bb2c5a533aa3d084">&#9670;&nbsp;</a></span>synram_synapse_label_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_label_top_base_address {<a class="el" href="namespacehaldls_1_1vx.html#ad2d2d1492352bc56b7bef78ce36be090">synram_synacc_top_base_address</a> + 0x4'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00032">32</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="abc4fef678bbafca88ead14f6179c2bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4fef678bbafca88ead14f6179c2bc3">&#9670;&nbsp;</a></span>synram_synapse_odd_2msb_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_odd_2msb_bottom_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_bottom_base_address +</div><div class="line">                                                               0x0002&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00023">23</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ab791d55287e63b1417449fb3e9170037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab791d55287e63b1417449fb3e9170037">&#9670;&nbsp;</a></span>synram_synapse_odd_2msb_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_odd_2msb_top_base_address</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{synram_synacc_top_base_address +</div><div class="line">                                                            0x0002&#39;0000}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00025">25</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a74ede5ee8cc4b65f710b0e36c3531585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ede5ee8cc4b65f710b0e36c3531585">&#9670;&nbsp;</a></span>synram_synapse_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_top_base_address {<a class="el" href="namespacehaldls_1_1vx.html#ad2d2d1492352bc56b7bef78ce36be090">synram_synacc_top_base_address</a> + 0x000f'0000}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00017">17</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a45effb0ad220219f613459f5f0561e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45effb0ad220219f613459f5f0561e80">&#9670;&nbsp;</a></span>synram_synapse_weight_bottom_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_weight_bottom_base_address {<a class="el" href="namespacehaldls_1_1vx.html#ad97bb48f2fb2a77bf08dc95e1439d380">synram_synacc_bottom_base_address</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00028">28</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="aca60eded062b60818d0f7ce74c102bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca60eded062b60818d0f7ce74c102bd0">&#9670;&nbsp;</a></span>synram_synapse_weight_top_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::synram_synapse_weight_top_base_address {<a class="el" href="namespacehaldls_1_1vx.html#ad2d2d1492352bc56b7bef78ce36be090">synram_synacc_top_base_address</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00029">29</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="ae1bd1ab8d194c00a29a13366942fe7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bd1ab8d194c00a29a13366942fe7d7">&#9670;&nbsp;</a></span>systime_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::systime_base_address {0x0}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00055">55</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a291fc856c1a244620db839735be85449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a291fc856c1a244620db839735be85449">&#9670;&nbsp;</a></span>top_ppu_base_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::top_ppu_base_address {0x0080'0000 | ppu_top_subtree_address}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00004">4</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a8c9864349a4560a24577de181566d1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9864349a4560a24577de181566d1db">&#9670;&nbsp;</a></span>ut_omnibus_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t haldls::vx::ut_omnibus_mask {0x0400'0000 | fpga_omnibus_mask}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="omnibus__constants_8h_source.html#l00181">181</a> of file <a class="el" href="omnibus__constants_8h_source.html">omnibus_constants.h</a>.</p>

</div>
</div>
<a id="a521ab4708bbea41d89e6cf24562d52dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521ab4708bbea41d89e6cf24562d52dc">&#9670;&nbsp;</a></span>xboard_dac_settling_duration</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structhaldls_1_1vx_1_1_timer_1_1_value.html">Timer::Value</a> haldls::vx::xboard_dac_settling_duration</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">    Timer::Value(Timer::Value::fpga_clock_cycles_per_us * 1000)</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="constants_8h_source.html#l00010">10</a> of file <a class="el" href="constants_8h_source.html">constants.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacehaldls.html">haldls</a></li><li class="navelem"><a class="el" href="namespacehaldls_1_1vx.html">vx</a></li>
    <li class="footer">Generated on Fri Oct 30 2020 00:53:09 for HALDLS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
