// Seed: 1147094618
module module_0 ();
  wire id_2 = {id_1};
  assign module_1.id_2 = 0;
  wire id_3;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output wor id_2
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_6, id_7, id_8;
  tri1 id_9 = id_9;
  id_10 :
  assert property (@(posedge id_5) 1) if (id_6) if (id_8) if (1 || id_9);
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
