$date
	Thu Sep 18 07:17:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_circuit $end
$var wire 1 ! F2 $end
$var wire 1 " F1 $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 & AB $end
$var wire 1 ' AC $end
$var wire 1 $ B $end
$var wire 1 ( BC $end
$var wire 1 % C $end
$var wire 1 " F1 $end
$var wire 1 ! F2 $end
$var wire 1 ) F2_not $end
$var wire 1 * T1 $end
$var wire 1 + T2 $end
$var wire 1 , T3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1%
#20
0%
1$
#30
0)
1!
1(
1%
#40
1)
0!
0(
0%
0$
1#
#50
0)
1!
1'
1%
#60
0'
1&
0%
1$
#70
1"
1*
1+
1'
1(
1%
#80
