read_verilog -sv -I../bus/ -I../core/ -I../memory/ top.sv
synth_ecp5