# 2-Makefile

# Variables
CC = gcc
SRC = $(wildcard *.c)
OBJ = $(SRC:.c=.o)
NAME = school

# Rule to build the executable
all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

%.o: %.c
	$(CC) -c -o $@ $<

clean:
	rm -f $(OBJ) $(NAME)

