// generated by newgenasym  Wed Mar 23 17:02:19 2005


module dpu (\1dir , \1dvld* , \1iqd , \1sts , \1susp* , \2dir , \2dvld* , \2iqd , \2sts ,
        \2susp* , cclk, done, dxn, dxp, hfsynt, \hfsynt* , \hswap_en* , io,
        iqclki, iqclko, l1id, l1qd, l2id, l2qd, led, lfsynt, \lfsynt* ,
        lp1cmd, lp1dir, \lp1oe* , lp1rclk1x, lp1tclk1x, lp1tclk4x,
        \lp1tclk4x* , lp2cmd, lp2dir, \lp2oe* , lp2rclk1x, lp2tclk1x,
        lp2tclk4x, \lp2tclk4x* , lpio, lrxclk, ltxclk, m, m_ad, m_ale,
        \m_cs_cfg* , \m_int_cfg* , \m_oe* , m_rdy_cfg, \m_wr_cfg* ,
        pa_rxclk, pa_rxd, \pa_rxoe* , pa_rxrsv0, pa_rxrsv1,
        \pa_rxvld* , pa_txclk, pa_txd, \pa_txoe* , pa_txrsv0,
        pa_txrsv1, \pa_txvld* , pb_rxclk, pb_rxd, \pb_rxoe* ,
        pb_rxrsv0, pb_rxrsv1, \pb_rxvld* , pb_txclk, pb_txd,
        \pb_txoe* , pb_txrsv0, pb_txrsv1, \pb_txvld* , \program* ,
        \pwrdwn* , r1id, r1qd, r2id, r2qd, ram0_a, ram0_adv, \ram0_be* ,
        \ram0_cke* , ram0_clki, ram0_clko, \ram0_cs* , ram0_d,
        \ram0_oe* , \ram0_we* , ram0_zz, ram1_a, ram1_adv, \ram1_be* ,
        \ram1_cke* , ram1_clki, ram1_clko, \ram1_cs* , ram1_d,
        \ram1_oe* , \ram1_we* , ram1_zz, reario, rp1cmd, rp1dir, \rp1oe* ,
        rp1rclk1x, rp1tclk1x, rp1tclk4x, \rp1tclk4x* , rp2cmd,
        rp2dir, \rp2oe* , rp2rclk1x, rp2tclk1x, rp2tclk4x,
        \rp2tclk4x* , rpio, rrxclk, rtxclk, sts_clk, sts_d, \sts_vld* ,
        sys_clk, \sys_rst* , tck, tdi, tdo, tms, tstclk, tstd, utcl,
        \utcl* , utcr, \utcr* , vbatt, vrn, vrp);
    input \1dir ;
    inout \1dvld* ;
    inout [8:0] \1iqd ;
    inout [1:0] \1sts ;
    inout \1susp* ;
    input \2dir ;
    inout \2dvld* ;
    inout [8:0] \2iqd ;
    inout [1:0] \2sts ;
    inout \2susp* ;
    input cclk;
    output done;
    inout dxn;
    inout dxp;
    input hfsynt;
    input \hfsynt* ;
    input \hswap_en* ;
    output [5:0] io;
    output iqclki;
    output iqclko;
    inout [3:0] l1id;
    inout [3:0] l1qd;
    inout [3:0] l2id;
    inout [3:0] l2qd;
    output [3:0] led;
    input lfsynt;
    input \lfsynt* ;
    inout [3:0] lp1cmd;
    output lp1dir;
    output \lp1oe* ;
    input lp1rclk1x;
    output lp1tclk1x;
    output lp1tclk4x;
    output \lp1tclk4x* ;
    inout [3:0] lp2cmd;
    output lp2dir;
    output \lp2oe* ;
    input lp2rclk1x;
    output lp2tclk1x;
    output lp2tclk4x;
    output \lp2tclk4x* ;
    inout [15:0] lpio;
    input lrxclk;
    output ltxclk;
    input [2:0] m;
    inout [7:0] m_ad;
    input m_ale;
    input \m_cs_cfg* ;
    output \m_int_cfg* ;
    input \m_oe* ;
    input m_rdy_cfg;
    input \m_wr_cfg* ;
    input pa_rxclk;
    input [7:0] pa_rxd;
    output \pa_rxoe* ;
    input pa_rxrsv0;
    input pa_rxrsv1;
    input \pa_rxvld* ;
    output pa_txclk;
    output [7:0] pa_txd;
    output \pa_txoe* ;
    output pa_txrsv0;
    output pa_txrsv1;
    output \pa_txvld* ;
    input pb_rxclk;
    input [7:0] pb_rxd;
    output \pb_rxoe* ;
    input pb_rxrsv0;
    input pb_rxrsv1;
    input \pb_rxvld* ;
    output pb_txclk;
    output [7:0] pb_txd;
    output \pb_txoe* ;
    output pb_txrsv0;
    output pb_txrsv1;
    output \pb_txvld* ;
    input \program* ;
    input \pwrdwn* ;
    inout [3:0] r1id;
    inout [3:0] r1qd;
    inout [3:0] r2id;
    inout [3:0] r2qd;
    output [18:0] ram0_a;
    output ram0_adv;
    output [3:0] \ram0_be* ;
    output \ram0_cke* ;
    input ram0_clki;
    output ram0_clko;
    output \ram0_cs* ;
    inout [35:0] ram0_d;
    output \ram0_oe* ;
    output \ram0_we* ;
    output ram0_zz;
    output [18:0] ram1_a;
    output ram1_adv;
    output [3:0] \ram1_be* ;
    output \ram1_cke* ;
    input ram1_clki;
    output ram1_clko;
    output \ram1_cs* ;
    inout [35:0] ram1_d;
    output \ram1_oe* ;
    output \ram1_we* ;
    output ram1_zz;
    inout [17:0] reario;
    inout [3:0] rp1cmd;
    output rp1dir;
    output \rp1oe* ;
    input rp1rclk1x;
    output rp1tclk1x;
    output rp1tclk4x;
    output \rp1tclk4x* ;
    inout [3:0] rp2cmd;
    output rp2dir;
    output \rp2oe* ;
    input rp2rclk1x;
    output rp2tclk1x;
    output rp2tclk4x;
    output \rp2tclk4x* ;
    inout [15:0] rpio;
    input rrxclk;
    output rtxclk;
    output sts_clk;
    output sts_d;
    output \sts_vld* ;
    input sys_clk;
    input \sys_rst* ;
    input tck;
    input tdi;
    output tdo;
    input tms;
    output tstclk;
    output [11:0] tstd;
    input utcl;
    input \utcl* ;
    input utcr;
    input \utcr* ;
    input vbatt;
    inout [7:0] vrn;
    inout [7:0] vrp;


    initial
        begin
        end

endmodule
