{
  "design": {
    "design_info": {
      "boundary_crc": "0x198FCB175CC49BC8",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "ap_ctrl": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:acc_handshake:1.0",
        "vlnv": "xilinx.com:interface:acc_handshake_rtl:1.0",
        "port_maps": {
          "done": {
            "physical_name": "ap_ctrl_done",
            "direction": "O"
          },
          "idle": {
            "physical_name": "ap_ctrl_idle",
            "direction": "O"
          },
          "ready": {
            "physical_name": "ap_ctrl_ready",
            "direction": "O"
          },
          "start": {
            "physical_name": "ap_ctrl_start",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ap_rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mem_address0": {
        "type": "data",
        "direction": "O",
        "left": "9",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "mem_ce0": {
        "direction": "O"
      },
      "mem_d0": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "mem_q0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "mem_we0": {
        "direction": "O"
      },
      "pstrb": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:cpu:1.0",
        "ip_revision": "2114460649",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip/bd_0_hls_inst_0/bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst",
        "has_run_ip_tcl": "true"
      }
    },
    "interface_nets": {
      "ap_ctrl_0_1": {
        "interface_ports": [
          "ap_ctrl",
          "hls_inst/ap_ctrl"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk",
          "hls_inst/ap_clk"
        ]
      },
      "ap_rst_0_1": {
        "ports": [
          "ap_rst",
          "hls_inst/ap_rst"
        ]
      },
      "hls_inst_mem_address0": {
        "ports": [
          "hls_inst/mem_address0",
          "mem_address0"
        ]
      },
      "hls_inst_mem_ce0": {
        "ports": [
          "hls_inst/mem_ce0",
          "mem_ce0"
        ]
      },
      "hls_inst_mem_d0": {
        "ports": [
          "hls_inst/mem_d0",
          "mem_d0"
        ]
      },
      "hls_inst_mem_we0": {
        "ports": [
          "hls_inst/mem_we0",
          "mem_we0"
        ]
      },
      "hls_inst_pstrb": {
        "ports": [
          "hls_inst/pstrb",
          "pstrb"
        ]
      },
      "mem_q0_0_1": {
        "ports": [
          "mem_q0",
          "hls_inst/mem_q0"
        ]
      }
    }
  }
}