# vr-pipeline-stage
Single-stage valid/ready pipeline register in SystemVerilog
