# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do simulation/ctrl_unit_sim/cu_sim_tb.sv
# ** Error: invalid command name "//"
# Error in macro ./simulation/ctrl_unit_sim/cu_sim_tb.sv line 1
# invalid command name "//"
#     while executing
# "// import pkg_rf_ldst_intf::*"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# reading modelsim.ini
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:39:43 on Mar 24,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling module ctrl_unit
# ** Error (suppressible): design_rtl/ctrl_unit/ctrl_unit.sv(54): (vlog-2388) 'eu_fetch_addr' already declared in this scope (ctrl_unit) at design_rtl/ctrl_unit/ctrl_unit.sv(28).
# ** Error: design_rtl/ctrl_unit/ctrl_unit.sv(152): (vlog-2730) Undefined variable: 'eu_group_onehot'.
# -- Compiling module inst_decode
# ** Error: design_rtl/ctrl_unit/inst_decode.sv(24): (vlog-2730) Undefined variable: 'RF_A'.
# ** Error: (vlog-13069) design_rtl/ctrl_unit/inst_decode.sv(24): near "DDR_W": syntax error, unexpected IDENTIFIER.
# -- Compiling module cu_sim_tb
# End time: 08:39:43 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 25
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# reading modelsim.ini
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:40:10 on Mar 24,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling module ctrl_unit
# ** Error (suppressible): design_rtl/ctrl_unit/ctrl_unit.sv(54): (vlog-2388) 'eu_fetch_addr' already declared in this scope (ctrl_unit) at design_rtl/ctrl_unit/ctrl_unit.sv(28).
# -- Compiling module inst_decode
# ** Error: design_rtl/ctrl_unit/inst_decode.sv(24): (vlog-2730) Undefined variable: 'RF_A'.
# ** Error: (vlog-13069) design_rtl/ctrl_unit/inst_decode.sv(24): near "DDR_W": syntax error, unexpected IDENTIFIER.
# -- Compiling module cu_sim_tb
# End time: 08:40:10 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 25
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# reading modelsim.ini
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:40:27 on Mar 24,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling module ctrl_unit
# ** Error (suppressible): design_rtl/ctrl_unit/ctrl_unit.sv(54): (vlog-2388) 'eu_fetch_addr' already declared in this scope (ctrl_unit) at design_rtl/ctrl_unit/ctrl_unit.sv(28).
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# End time: 08:40:27 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 25
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# reading modelsim.ini
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:40:55 on Mar 24,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 08:40:55 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 08:40:58 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/ctrl_unit_sim/cu_sim_tb.sv(31): (vopt-2912) Port 'isrunning' not found in module 'ctrl_unit' (5th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/ctrl_unit_sim/elaborate.tcl PAUSED at line 11
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# reading modelsim.ini
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:41:51 on Mar 24,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 08:41:51 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 08:40:58 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Warning: simulation/ctrl_unit_sim/cu_sim_tb.sv(31): (vopt-2685) [TFMPC] - Too few port connections for 'i_ctrl_unit'.  Expected 12, found 10.
# ** Warning: simulation/ctrl_unit_sim/cu_sim_tb.sv(31): (vopt-2718) [TFMPC] - Missing connection for port 'sdram_read_sel'.
# ** Warning: simulation/ctrl_unit_sim/cu_sim_tb.sv(31): (vopt-2718) [TFMPC] - Missing connection for port 'rf_ram_sel'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Loading sv_std.std
# Loading work.cu_sim_tb(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
add wave -position insertpoint  \
sim:/cu_sim_tb/i_ctrl_unit/RF_ADDR_W \
sim:/cu_sim_tb/i_ctrl_unit/clk \
sim:/cu_sim_tb/i_ctrl_unit/rst_n \
sim:/cu_sim_tb/i_ctrl_unit/h2f_io \
sim:/cu_sim_tb/i_ctrl_unit/h2f_write \
sim:/cu_sim_tb/i_ctrl_unit/rf_ram_sel \
sim:/cu_sim_tb/i_ctrl_unit/sdram_read_sel \
sim:/cu_sim_tb/i_ctrl_unit/eu_fetch \
sim:/cu_sim_tb/i_ctrl_unit/eu_exec \
sim:/cu_sim_tb/i_ctrl_unit/eu_fetch_addr \
sim:/cu_sim_tb/i_ctrl_unit/done \
sim:/cu_sim_tb/i_ctrl_unit/set_ram_sel_move \
sim:/cu_sim_tb/i_ctrl_unit/set_ram_sel_ldst \
sim:/cu_sim_tb/i_ctrl_unit/load \
sim:/cu_sim_tb/i_ctrl_unit/store \
sim:/cu_sim_tb/i_ctrl_unit/move \
sim:/cu_sim_tb/i_ctrl_unit/fetch \
sim:/cu_sim_tb/i_ctrl_unit/exec \
sim:/cu_sim_tb/i_ctrl_unit/eu_unit \
sim:/cu_sim_tb/i_ctrl_unit/set_sdram_read_sel \
sim:/cu_sim_tb/i_ctrl_unit/eu_unit_onehot \
sim:/cu_sim_tb/i_ctrl_unit/state \
sim:/cu_sim_tb/i_ctrl_unit/nxt_state
add wave -position insertpoint  \
sim:/cu_sim_tb/i_rf_move_intf/RF_ADDR_W \
sim:/cu_sim_tb/i_rf_move_intf/LINE_NUM_W \
sim:/cu_sim_tb/i_rf_move_intf/start \
sim:/cu_sim_tb/i_rf_move_intf/src_addr \
sim:/cu_sim_tb/i_rf_move_intf/dst_addr \
sim:/cu_sim_tb/i_rf_move_intf/line_num \
sim:/cu_sim_tb/i_rf_move_intf/src_freeze \
sim:/cu_sim_tb/i_rf_move_intf/dst_freeze
add wave -position insertpoint  \
sim:/cu_sim_tb/i_rf_ldst_intf/RF_ADDR_W \
sim:/cu_sim_tb/i_rf_ldst_intf/LINE_NUM_W \
sim:/cu_sim_tb/i_rf_ldst_intf/SDRAM_ADDR_W \
sim:/cu_sim_tb/i_rf_ldst_intf/load_start \
sim:/cu_sim_tb/i_rf_ldst_intf/store_start \
sim:/cu_sim_tb/i_rf_ldst_intf/rf_addr \
sim:/cu_sim_tb/i_rf_ldst_intf/sdram_addr \
sim:/cu_sim_tb/i_rf_ldst_intf/line_num
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/simulation/ctrl_unit_sim/wave.do
run -a
# ** Note: $stop    : simulation/ctrl_unit_sim/cu_sim_tb.sv(101)
#    Time: 660 ps  Iteration: 1  Instance: /cu_sim_tb
# Break in Module cu_sim_tb at simulation/ctrl_unit_sim/cu_sim_tb.sv line 101
quit -sim
# End time: 08:45:08 on Mar 24,2025, Elapsed time: 0:04:10
# Errors: 1, Warnings: 5
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# reading modelsim.ini
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:45:17 on Mar 24,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 08:45:17 on Mar 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 08:45:20 on Mar 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: simulation/ctrl_unit_sim/cu_sim_tb.sv(31): (vopt-2685) [TFMPC] - Too few port connections for 'i_ctrl_unit'.  Expected 12, found 10.
# ** Warning: simulation/ctrl_unit_sim/cu_sim_tb.sv(31): (vopt-2718) [TFMPC] - Missing connection for port 'sdram_read_sel'.
# ** Warning: simulation/ctrl_unit_sim/cu_sim_tb.sv(31): (vopt-2718) [TFMPC] - Missing connection for port 'rf_ram_sel'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.cu_sim_tb(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
do simulation/ctrl_unit_sim/wave.do
run -a
# ** Note: $stop    : simulation/ctrl_unit_sim/cu_sim_tb.sv(101)
#    Time: 660 ps  Iteration: 1  Instance: /cu_sim_tb
# Break in Module cu_sim_tb at simulation/ctrl_unit_sim/cu_sim_tb.sv line 101
