// Seed: 1637036288
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    input tri0 id_6,
    output tri sample,
    input wand id_8,
    output tri1 id_9,
    input tri id_10,
    input uwire id_11,
    output wand id_12,
    input uwire id_13,
    output wand id_14,
    output tri1 id_15
);
  tri0 id_17 = 1;
  assign id_9 = module_0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    output wire id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri0 id_11,
    input supply1 id_12
    , id_28,
    output logic id_13,
    input tri0 id_14,
    input wor id_15,
    output wor id_16,
    input uwire id_17,
    input wor id_18,
    input uwire id_19,
    output wire id_20,
    output wand id_21,
    output tri0 id_22,
    output supply1 id_23,
    input supply1 id_24,
    input supply1 id_25,
    output tri id_26
);
  wire id_29;
  assign id_26 = id_8;
  wire id_30;
  wire id_31;
  initial begin : LABEL_0
    if (&id_18 == id_12) id_13 <= id_28;
  end
  wire id_32;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_10,
      id_6,
      id_5,
      id_9,
      id_14,
      id_20,
      id_7,
      id_11,
      id_14,
      id_25,
      id_20,
      id_7,
      id_1,
      id_20
  );
  assign modCall_1.id_1 = 0;
endmodule
