;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB 12, @10
	DJN -6, @-20
	SUB @10, @0
	SUB 210, @60
	SUB 210, @60
	MOV -1, <-30
	ADD @130, 9
	SUB 80, 50
	SUB -907, <-124
	SUB <524, 101
	SUB <524, 101
	SUB @121, 103
	SUB @11, <8
	JMZ <-127, -100
	ADD 210, 30
	JMZ <-127, -100
	JMN @12, #200
	SUB <524, 101
	ADD @11, <8
	SUB #12, @200
	SUB <121, 106
	SUB -12, @10
	SUB -12, @10
	SLT -4, <-30
	SUB <0, @2
	SUB @121, 103
	SUB -12, @10
	SUB <524, 101
	SUB <25, @-6
	SUB @124, 106
	SUB <121, 106
	SLT -4, <-30
	ADD <121, 106
	DJN -1, @-20
	DJN -1, @-20
	SPL <124, 106
	SUB -100, 0
	SUB #0, <0
	SPL 0, <-22
	DJN -1, @-20
	SUB -100, 0
	SUB -100, 0
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	ADD 240, 60
	SLT -1, <-20
	ADD 210, 30
	SUB @10, @0
	ADD 210, 30
