# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 0.001024 512 380 190 16640 0.39808 0.45136 3.59178 13.2441 17.7703 17.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.001024 4096 340 1490 16512 3.23696 97.8534 104.875 206.012 206.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000256 512 400 240 69632 2.73078 1.70077 9.96102 52.4339 66.9493 67.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 0.000512 4096 175 2080 15872 5.78387 6.61613 132.83 209.379 354.684 354.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 0.000256 1024 115 1230 49152 7.66781 3.40618 71.1733 104.819 187.23 187.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 280 0.001024 2048 85 2580 256 2.84675 1.37216 1.78416 52.5539 58.6555 58.7603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 6.4e-05 512 230 1210 270336 13.6351 6.7079 190.534 209.116 420.183 420.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.000512 2048 200 1180 31424 3.4816 67.8915 104.876 176.293 176.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.000128 512 110 340 143360 5.39568 3.4112 29.9191 104.993 143.845 143.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 0.000128 512 160 290 142848 5.40246 3.41523 25.4277 104.996 139.37 139.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 0.001024 512 380 190 16560 0.3992 0.452608 2.57565 13.2292 16.7416 16.8183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.001024 4096 340 1490 16488 3.23584 112.892 104.674 220.848 220.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000256 512 400 240 69696 2.73104 1.70598 11.4165 52.3391 68.3206 68.4307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 0.000512 4096 175 2080 15840 5.79587 6.6007 150.173 209.037 371.679 371.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 0.000256 1024 115 1230 48384 7.64448 3.38515 81.2255 103.876 196.285 196.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 0.001024 512 380 190 16480 0.39552 0.450688 2.68886 13.1915 16.8074 16.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.001024 4096 340 1490 16480 3.23142 116.502 104.785 224.564 224.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000256 512 400 240 69120 2.72502 1.6991 11.8105 52.1796 68.5387 68.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 0.000512 4096 175 2080 15840 5.77875 6.61078 156.133 209.302 377.898 377.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 0.000256 1024 115 1230 47360 7.65123 3.36896 82.9543 103.363 197.495 197.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 10 280 0.001024 2048 85 2580 0 1.35267 0.005088 51.8807 53.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 6.4e-05 512 230 1210 271360 13.6928 8.07642 237.038 261.702 520.775 467.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.000512 2048 200 1180 31440 3.48541 80.7536 104.952 189.252 189.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.000128 512 110 340 143360 5.38656 3.41952 35.7474 105.001 149.681 149.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 0.000128 512 160 290 142720 5.4048 3.41408 30.2264 105.004 144.179 144.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 0.001024 512 380 190 16512 0.39584 0.452384 2.48986 13.2218 16.642 16.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.001024 4096 340 1490 16416 3.22864 109.171 104.516 216.966 217.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000256 512 400 240 69120 2.7296 1.69952 11.0225 52.2724 67.8549 67.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 0.000512 4096 175 2080 15744 5.7633 6.59069 145.181 208.839 366.451 366.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 0.000256 1024 115 1230 47616 7.6273 3.36589 77.7348 103.48 192.366 192.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 10 280 0.001024 2048 85 2580 0 1.35926 0.005632 51.9196 53.3702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 6.4e-05 512 230 1210 270336 13.5262 8.04525 219.013 260.351 501.207 447.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.000512 2048 200 1180 31392 3.47341 75.1146 104.869 183.519 183.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.000128 512 110 340 142848 5.38506 3.41011 33.3011 104.831 147.055 147.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 0.000128 512 160 290 142848 5.38762 3.41606 28.1709 104.835 141.937 142.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 0.001024 512 380 190 16600 0.401152 0.452864 2.52797 13.2347 16.6989 16.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.001024 4096 340 1490 16500 3.25158 109.616 104.995 217.912 217.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000256 512 400 240 69600 2.74045 1.70541 11.2597 52.302 68.1364 68.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 0.000512 4096 175 2080 15800 5.78358 6.58682 147.334 208.969 368.745 368.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 0.000256 1024 115 1230 48000 7.62845 3.37379 79.2616 103.497 193.921 194.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 10 280 0.001024 2048 85 2580 0 1.35578 0.004736 51.9321 53.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 6.4e-05 512 230 1210 268800 13.6749 8.06298 220.589 260.474 503.072 449.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.000512 2048 200 1180 31400 3.48352 76.2149 104.909 184.668 184.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.000128 512 110 340 143200 5.4247 3.42253 33.643 104.913 147.532 147.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 0.000128 512 160 290 142400 5.43654 3.4233 28.4663 104.913 142.37 142.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 0.001024 512 380 190 16352 0.394528 0.448512 2.57827 13.1353 16.6348 16.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.001024 4096 340 1490 16464 3.23994 114.803 104.771 222.861 222.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000256 512 400 240 69888 2.73414 1.70854 11.712 52.4981 68.7869 68.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 0.000512 4096 175 2080 15680 5.75386 6.56938 150.413 208.581 371.391 371.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 0.000256 1024 115 1230 48384 7.60915 3.37731 82.4189 103.762 197.33 197.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 0.001024 512 380 190 16320 0.864416 0.448704 2.59664 13.4018 17.4088 17.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.001024 4096 340 1490 16440 3.23379 114.865 104.686 222.829 222.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000256 512 400 240 69120 2.7511 1.70803 11.6364 52.3716 68.598 68.7146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 0.000512 4096 175 2080 15840 5.79629 6.6071 151.958 209.31 373.745 373.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 0.000256 1024 115 1230 48000 7.62646 3.37104 81.8379 103.317 196.309 196.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 10 280 0.001024 2048 85 2580 0 1.35699 0.00416 51.935 53.3778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 6.4e-05 512 230 1210 268800 13.7893 8.06874 228.55 260.722 511.39 458.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.000512 2048 200 1180 31320 3.47373 78.1988 104.646 186.379 186.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.000128 512 110 340 143040 5.38317 3.42026 34.8776 104.499 148.304 148.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 0.000128 512 160 290 142080 5.39942 3.42054 29.5508 104.502 142.999 143.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 0.001024 512 380 190 16384 0.395264 0.447104 2.50771 13.1138 16.5486 16.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.001024 4096 340 1490 16384 3.22768 112.644 104.525 220.443 220.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000256 512 400 240 69632 2.73424 1.70694 11.2667 52.474 68.3116 68.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 0.000512 4096 175 2080 15872 5.80061 6.62982 147.248 209.722 369.474 369.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 0.000256 1024 115 1230 49152 7.67453 3.40582 81.0405 104.912 197.191 197.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 0.001024 512 380 190 16128 0.39424 0.45056 2.46275 13.1443 16.5348 16.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.001024 4096 340 1490 16320 3.22778 112.386 104.438 220.097 220.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000256 512 400 240 67584 2.72861 1.68653 11.1324 51.7838 67.4561 67.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 0.000512 4096 175 2080 15744 5.7689 6.61914 147.685 209.199 369.342 369.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 0.000256 1024 115 1230 46080 7.7807 3.36691 76.6416 103.546 191.487 191.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 0.001024 512 380 190 16400 0.397824 0.45104 2.7041 13.1492 16.7828 16.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.001024 4096 340 1490 16400 3.25379 118.737 104.894 226.931 226.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000256 512 400 240 68800 2.71616 1.6872 12.1393 51.7795 68.4542 68.5612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 0.000512 4096 175 2080 15600 5.79782 6.6065 156.02 209.298 377.794 377.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 0.000256 1024 115 1230 48000 7.63034 3.38064 86.3022 103.418 200.885 201.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 0.001024 512 380 190 15872 0.395136 0.447872 3.07789 13.0142 17.0165 17.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.001024 4096 340 1490 16128 3.21088 134.023 103.738 241.022 241.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000256 512 400 240 69632 2.74512 1.70896 14.4116 52.5034 71.5012 71.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 0.000512 4096 175 2080 15360 5.72861 6.54118 180.459 207.462 400.265 400.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 0.000256 1024 115 1230 49152 7.69728 3.41315 102.479 104.865 218.609 218.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1570 0.001024 512 380 195 16640 0.395296 0.45216 3.7439 13.2098 17.8838 17.9602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 0.001024 4096 340 1500 16544 3.25603 95.6191 104.86 203.779 203.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000256 512 400 240 69632 2.73773 1.70954 17.978 52.525 75.0803 75.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 520 0.000512 4096 175 2085 15808 5.80378 6.62045 244.322 209.328 466.152 466.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 530 0.000256 1024 115 1230 48640 7.70698 3.40595 69.1899 104.558 185.019 185.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 280 0.001024 2048 85 2580 384 2.8401 1.3903 2.39674 52.4125 59.1384 59.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1270 6.4e-05 512 230 1215 272384 13.6049 6.71776 193.819 209.562 423.89 424.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 940 0.000512 2048 200 1185 31456 3.49552 126.073 104.839 234.45 234.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 0.000128 512 110 345 143360 5.38115 3.4089 30.1819 104.862 143.967 144.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 0.000128 512 160 285 142848 5.40957 3.41392 46.1191 104.858 159.93 160.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1570 0.001024 512 380 195 16640 0.396736 0.45168 3.94205 13.2043 18.0779 18.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.001024 4096 340 1500 16520 3.25008 98.109 104.794 206.197 206.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000256 512 400 240 69760 2.75066 1.70806 18.3289 52.533 75.4463 75.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 520 0.000512 4096 175 2085 15760 5.82042 6.61094 257.808 209.315 479.633 479.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 0.000256 1024 115 1230 48640 7.77283 3.4272 70.1463 104.922 186.43 186.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 280 0.001024 2048 85 2580 320 2.83933 1.3824 2.12448 52.1826 58.6261 58.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1270 6.4e-05 512 230 1215 271360 13.7236 6.73254 196.266 209.664 426.572 426.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 0.000512 2048 200 1185 31440 3.49174 66.7778 104.831 175.143 175.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 0.000128 512 110 345 143360 5.40518 3.41811 29.6062 104.877 143.438 143.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 0.000128 512 160 285 143040 5.41744 3.4185 24.7359 104.881 138.582 138.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 0.001024 512 380 195 16512 0.39488 0.45056 3.80451 13.175 17.9063 17.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.001024 4096 340 1500 16512 3.25021 96.2443 104.786 204.328 204.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000256 512 400 240 69504 2.74074 1.70627 9.69181 52.4552 66.7222 66.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 0.000512 4096 175 2085 15744 5.79466 6.60685 128.89 209.443 350.809 350.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 0.000256 1024 115 1230 48384 7.6985 3.40304 69.4604 104.367 185.085 185.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 280 0.001024 2048 85 2580 384 2.83853 1.36566 2.45616 52.282 59.0373 59.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 6.4e-05 512 230 1215 271872 13.5964 6.71971 195.146 209.248 424.9 425.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 0.000512 2048 200 1185 31440 3.48912 65.6797 104.861 174.075 174.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 0.000128 512 110 345 142848 5.39456 3.41811 29.5854 104.711 143.235 143.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 0.000128 512 160 285 142464 5.40406 3.41558 24.586 104.709 138.243 138.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 0.001024 512 380 195 16576 0.395968 0.452032 3.99642 13.175 18.1014 18.1897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.001024 4096 340 1500 16520 3.25683 101.024 104.89 209.218 209.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000256 512 400 240 69440 2.74874 1.70874 10.0428 52.4677 67.0981 67.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 0.000512 4096 175 2085 15792 5.80845 6.61475 132.645 209.51 354.654 354.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 0.000256 1024 115 1230 48384 7.78477 3.41837 71.2944 104.889 187.546 187.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 280 0.001024 2048 85 2580 224 2.83648 1.35706 1.72195 51.9726 57.988 58.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 6.4e-05 512 230 1215 270592 13.728 6.72957 198.731 209.289 428.662 428.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.000512 2048 200 1185 31416 3.48218 67.9424 104.833 176.302 176.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.000128 512 110 345 142912 5.4081 3.42032 30.2944 104.735 143.989 144.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 0.000128 512 160 285 142464 5.42438 3.41584 25.4133 104.734 139.116 139.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 0.001024 512 380 195 16640 0.397824 0.45216 2.38883 13.243 16.5652 16.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.001024 4096 340 1500 16512 3.25402 99.9854 104.973 208.259 208.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000256 512 400 240 69120 2.74698 1.70378 10.2588 52.4269 67.2617 67.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 0.000512 4096 175 2085 15744 5.78243 6.6191 134.884 209.38 356.738 356.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 0.000256 1024 115 1230 48128 7.76112 3.40992 71.9922 104.821 188.14 188.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 280 0.001024 2048 85 2580 256 2.84989 1.37331 1.94883 52.5507 58.8293 58.9207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 6.4e-05 512 230 1215 270336 13.6193 6.70925 195.582 209.12 425.221 425.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.000512 2048 200 1185 31424 3.49533 69.7781 104.964 178.278 178.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.000128 512 110 345 143360 5.38586 3.41197 31.2603 104.994 145.176 145.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 0.000128 512 160 285 142848 5.39962 3.41366 26.1008 104.995 140.037 140.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 0.001024 512 380 195 16560 0.400672 0.453888 2.6943 13.2356 16.8633 16.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.001024 4096 340 1500 16488 3.25005 114.791 104.874 222.962 223.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000256 512 400 240 69120 2.74653 1.70461 11.6804 52.3837 68.643 68.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 0.000512 4096 175 2085 15696 5.79584 6.60067 152.277 209.228 373.975 374.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 0.000256 1024 115 1230 47232 7.74371 3.38774 81.2479 103.919 196.457 196.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 280 0.001024 2048 85 2580 288 2.83853 1.35603 2.35968 52.1361 58.7956 58.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 6.4e-05 512 230 1215 269568 13.6903 6.72086 230.503 208.928 460.025 460.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.000512 2048 200 1185 31392 3.47626 79.0701 104.876 187.469 187.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.000128 512 110 345 142848 5.41331 3.41274 35.5916 104.944 149.49 149.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 0.000128 512 160 285 142848 5.41296 3.41606 29.7492 104.944 143.647 143.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 0.001024 512 380 195 16480 0.395328 0.449888 2.64406 13.1968 16.7685 16.8468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.001024 4096 340 1500 16480 3.25222 110.981 104.887 219.166 219.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 0.000256 512 400 240 69120 2.72566 1.69779 11.4558 52.1777 68.1822 68.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 0.000512 4096 175 2085 15680 5.7815 6.6 148.581 209.294 370.333 370.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 0.000256 1024 115 1230 47360 7.65994 3.37059 79.8001 103.449 194.44 194.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 15 280 0.001024 2048 85 2580 0 1.35578 0.00432 51.8819 53.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 6.4e-05 512 230 1215 271360 13.7027 8.07891 226.283 261.702 510.04 456.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.000512 2048 200 1185 31360 3.47821 77.5183 104.832 185.89 185.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.000128 512 110 345 143360 5.3959 3.41862 34.906 105.003 148.856 148.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 0.000128 512 160 285 142720 5.40749 3.41878 29.0282 105.005 142.987 143.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 0.001024 512 380 195 16512 0.395328 0.449504 2.77824 13.2119 16.9188 16.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.001024 4096 340 1500 16416 3.24198 118.049 104.599 225.938 225.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000256 512 400 240 69120 2.7257 1.70054 12.186 52.2319 68.9721 69.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 0.000512 4096 175 2085 15552 5.74259 6.59434 156.989 208.666 378.063 378.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 0.000256 1024 115 1230 47616 7.62794 3.36432 85.6634 103.279 200.09 200.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 15 280 0.001024 2048 85 2580 0 1.35158 0.006144 51.8722 53.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 6.4e-05 512 230 1215 270336 13.5056 8.02957 240.626 260.128 522.551 469.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.000512 2048 200 1185 31392 3.49798 82.7463 104.856 191.16 191.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.000128 512 110 345 142848 5.37322 3.41152 37.2756 104.745 150.93 151.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 0.000128 512 160 285 142080 5.39894 3.40979 31.0164 104.745 144.702 144.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 0.001024 512 380 195 16600 0.401024 0.452608 2.83834 13.2171 16.9893 17.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.001024 4096 340 1500 16400 3.24198 118.872 104.448 226.61 226.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000256 512 400 240 68800 2.74982 1.70374 12.105 52.2424 68.9245 69.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 0.000512 4096 175 2085 15600 5.77379 6.58842 156.098 208.734 377.266 377.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 0.000256 1024 115 1230 46400 7.77894 3.37306 82.7341 103.269 197.307 197.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 15 280 0.001024 2048 85 2580 0 1.35514 0.004192 51.8737 53.3139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 6.4e-05 512 230 1215 268800 13.67 8.05622 237.814 260.188 519.991 466.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.000512 2048 200 1185 31300 3.46762 81.6759 104.596 189.798 189.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.000128 512 110 345 143200 5.41888 3.42218 37.0989 104.954 151.021 151.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 0.000128 512 160 285 142400 5.43066 3.41706 30.8332 104.792 144.6 144.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 0.001024 512 380 195 16352 0.393216 0.448224 2.77853 13.1317 16.8345 16.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.001024 4096 340 1500 16464 3.25498 119.31 104.876 227.486 227.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000256 512 400 240 68992 2.75504 1.70771 12.1863 52.4948 69.2718 69.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 0.000512 4096 175 2085 15456 5.74771 6.5727 156.107 208.583 377.084 377.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 0.000256 1024 115 1230 46592 7.76938 3.38038 83.6205 103.644 198.573 198.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 0.001024 512 380 195 16320 0.397312 0.45184 2.72288 13.1062 16.7625 16.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.001024 4096 340 1500 16440 3.24794 117.969 104.885 226.148 226.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000256 512 400 240 69120 2.7527 1.70669 11.972 52.4235 68.9798 69.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 0.000512 4096 175 2085 15600 5.7999 6.60733 154.28 209.506 376.265 376.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 0.000256 1024 115 1230 46080 7.80141 3.36867 81.1264 103.41 195.856 195.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 280 0.001024 2048 85 2580 0 1.3537 0.005152 51.9853 53.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 6.4e-05 512 230 1215 268800 13.7747 8.07283 234.35 260.971 517.437 464.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.000512 2048 200 1185 31320 3.47885 80.7816 104.824 189.143 189.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.000128 512 110 345 142080 5.40627 3.42016 36.3672 104.601 149.919 150.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 0.000128 512 160 285 142080 5.40906 3.42221 30.3772 104.6 143.932 144.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 0.001024 512 380 195 16384 0.394016 0.450048 2.60781 13.1042 16.6404 16.7182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.001024 4096 340 1500 16384 3.24186 114.815 104.547 222.652 222.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000256 512 400 240 68608 2.75174 1.70413 11.4114 52.4316 68.4256 68.5343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 0.000512 4096 175 2085 15616 5.79789 6.63245 148.626 209.56 370.693 370.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 0.000256 1024 115 1230 47104 7.84109 3.40582 79.4833 104.837 195.726 195.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 0.001024 512 380 195 16128 0.396672 0.448 2.98054 13.1458 17.054 17.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.001024 4096 340 1500 16320 3.2423 128.089 104.545 235.923 235.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000256 512 400 240 67584 2.73094 1.68515 13.2561 51.7871 69.5855 69.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 0.000512 4096 175 2085 15360 5.77168 6.61645 171.144 209.214 392.821 392.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 0.000256 1024 115 1230 46080 7.77808 3.37117 91.4537 103.423 206.18 206.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 0.001024 512 380 195 16400 0.397312 0.450272 3.10826 13.1608 17.198 17.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.001024 4096 340 1500 16200 3.22934 129.481 104.026 236.784 236.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000256 512 400 240 67200 2.74714 1.68768 13.3203 51.8363 69.7189 69.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 0.000512 4096 175 2085 15600 5.80813 6.61296 173.758 209.506 395.758 395.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 0.000256 1024 115 1230 44800 7.88528 3.3792 89.5246 103.512 204.456 204.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 0.001024 512 380 195 15872 0.395264 0.446464 2.67827 13.022 16.6247 16.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.001024 4096 340 1500 16128 3.22918 119.273 103.846 226.395 226.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000256 512 400 240 67584 2.79114 1.71011 12.0896 52.5068 69.2219 69.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 0.000512 4096 175 2085 14848 5.72202 6.53594 151.418 207.467 371.216 371.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 0.000256 1024 115 1230 45056 8.01434 3.40944 81.4404 104.875 197.895 198.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1570 0.001024 512 380 200 16384 0.397312 0.452288 3.71946 13.221 17.87 17.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 0.001024 4096 340 1500 16544 3.25315 94.0399 104.948 202.288 202.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000256 512 400 240 69120 2.75517 1.70557 16.624 52.5691 73.7786 73.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 520 0.000512 4096 175 2080 16000 5.80691 6.61709 235.672 209.503 457.68 457.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 0.000256 1024 115 1240 48128 7.75146 3.40675 65.4438 104.636 181.389 181.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1570 0.001024 512 380 200 16320 0.399648 0.453696 4.3113 13.2035 18.4519 18.5288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.001024 4096 340 1500 16520 3.2503 101.583 104.765 209.644 209.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000256 512 400 240 69120 2.76371 1.712 19.3942 52.5218 76.521 76.6304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 520 0.000512 4096 175 2080 15920 5.79987 6.60691 137.133 209.268 358.883 358.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 0.000256 1024 115 1240 48640 7.77485 3.4264 74.6655 105.016 191.046 191.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 0.001024 512 380 200 16320 0.396352 0.45072 3.71283 13.1892 17.8318 17.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.001024 4096 340 1500 16512 3.25098 98.5555 104.859 206.711 206.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000256 512 400 240 69120 2.7528 1.71158 9.79734 52.4884 66.8747 66.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 0.000512 4096 175 2080 15936 5.79174 6.60829 127.715 209.58 349.766 349.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 0.000256 1024 115 1240 47616 7.76829 3.39619 68.1432 104.433 183.902 184.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 0.001024 512 380 200 16240 0.396352 0.452288 2.37763 13.1723 16.4821 16.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.001024 4096 340 1500 16520 3.25587 98.1834 104.873 206.357 206.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000256 512 400 240 68992 2.76198 1.71219 10.1752 52.4606 67.238 67.3445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 0.000512 4096 175 2080 15904 5.81434 6.60618 130.482 209.483 352.457 352.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 0.000256 1024 115 1240 48384 7.7809 3.42016 70.7994 104.873 187.031 187.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 20 280 0.001024 2048 85 2580 0 1.35597 0.00416 51.9377 53.3813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 6.4e-05 512 230 1220 270592 13.7203 8.08429 197.189 261.195 480.457 427.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 0.000512 2048 200 1180 31472 3.492 66.915 104.878 175.346 175.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.000128 512 110 340 142464 5.41782 3.41984 30.0714 104.72 143.759 143.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 0.000128 512 160 300 142464 5.41546 3.41811 26.1755 104.713 139.854 139.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 0.001024 512 380 200 16384 0.397664 0.451008 2.40909 13.2359 16.5743 16.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.001024 4096 340 1500 16512 3.25398 98.5876 104.877 206.767 206.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000256 512 400 240 68608 2.75325 1.70422 10.1424 52.3789 67.1073 67.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 0.000512 4096 175 2080 15872 5.77354 6.61386 131.372 209.188 353.022 353.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 0.000256 1024 115 1240 48128 7.76454 3.40582 69.9991 104.717 186.044 186.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 0.001024 512 380 200 16272 0.39936 0.454656 2.91824 13.2388 17.0952 17.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.001024 4096 340 1500 16488 3.25325 120.562 104.891 228.751 228.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000256 512 400 240 68544 2.75971 1.70547 12.514 52.3924 69.5005 69.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 0.000512 4096 175 2080 15840 5.7897 6.6007 160.551 209.253 382.268 382.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 0.000256 1024 115 1240 47232 7.75104 3.38464 86.477 103.862 201.634 201.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 0.001024 512 380 200 16128 0.394016 0.452768 4.34186 13.1965 18.4655 18.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.001024 4096 340 1500 16416 3.25427 87.4066 104.883 195.59 195.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000256 512 400 240 67968 2.74096 1.69398 8.84435 52.0521 65.4608 65.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 0.000512 4096 175 2080 15840 5.78128 6.61491 112.589 209.636 334.691 334.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 0.000256 1024 115 1240 46080 7.66563 3.34205 58.9311 102.497 172.59 172.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 0.001024 512 380 200 16160 0.397696 0.452288 2.83046 13.1754 16.939 17.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.001024 4096 340 1500 16480 3.2504 119.032 104.792 227.119 227.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000256 512 400 240 68480 2.7361 1.69779 12.0141 52.1318 68.7109 68.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 0.000512 4096 175 2080 15840 5.77011 6.61299 153.583 209.097 375.135 375.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 0.000256 1024 115 1240 47360 7.65174 3.36816 82.9957 103.261 197.434 197.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 0.001024 512 380 200 16000 0.392992 0.4488 2.00909 13.1325 16.0657 16.1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.001024 4096 340 1500 16320 3.24525 85.3962 104.436 193.121 193.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000256 512 400 240 67840 2.72122 1.68422 8.49667 51.7941 64.8218 64.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 0.000512 4096 175 2080 15680 5.74464 6.58934 107.312 208.821 328.54 328.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 0.000256 1024 115 1240 46080 7.76502 3.36691 56.9668 103.543 171.795 171.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 0.001024 512 380 200 16320 0.396736 0.453408 2.70573 13.2124 16.8509 16.9305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.001024 4096 340 1500 16416 3.24608 109.869 104.536 217.696 217.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000256 512 400 240 68352 2.7463 1.69779 11.2409 52.229 68.0422 68.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 0.000512 4096 175 2080 15744 5.75078 6.59069 143.374 208.664 364.452 364.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 0.000256 1024 115 1240 46080 7.75651 3.36566 75.6452 103.412 190.333 190.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 0.001024 512 380 200 16128 0.397312 0.450688 2.0009 13.146 16.0778 16.1557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.001024 4096 340 1500 16320 3.24403 82.263 104.536 190.093 190.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000256 512 400 240 67584 2.73555 1.68474 8.12899 51.8 64.4753 64.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 0.000512 4096 175 2080 15744 5.77997 6.61654 103.77 209.185 325.425 325.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 0.000256 1024 115 1240 46080 7.78272 3.36675 54.4225 103.409 169.136 169.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 0.001024 512 380 200 16200 0.401696 0.453824 2.74432 13.2283 16.9104 16.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.001024 4096 340 1500 16400 3.24512 113.925 104.551 221.768 221.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000256 512 400 240 68800 2.75494 1.70278 11.8485 52.2924 68.7308 68.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 0.000512 4096 175 2080 15800 5.78733 6.59174 151.12 208.954 372.525 372.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 0.000256 1024 115 1240 46400 7.78154 3.37622 80.0492 103.501 194.867 194.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 0.001024 512 380 200 16000 0.397088 0.45056 2.02 13.1608 16.108 16.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.001024 4096 340 1500 16200 3.23155 83.2812 104.015 190.574 190.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000256 512 400 240 67200 2.75411 1.69222 8.39658 51.827 64.8002 64.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 0.000512 4096 175 2080 15600 5.7991 6.60845 105.588 209.487 327.552 327.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 0.000256 1024 115 1240 44800 7.89056 3.37715 54.4501 103.504 169.379 169.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 0.001024 512 380 200 16128 0.395936 0.450432 3.48998 13.132 17.5542 17.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.001024 4096 340 1500 16464 3.25738 142.541 104.87 250.718 250.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000256 512 400 240 68992 2.75792 1.70586 15.299 52.4961 72.3874 72.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 0.000512 4096 175 2080 15680 5.76064 6.56998 192.244 208.58 413.231 413.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 0.000256 1024 115 1240 46592 7.76714 3.37792 102.716 103.641 217.661 217.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1570 0.001024 512 380 200 16128 0.396704 0.45056 2.37427 13.2137 16.5143 16.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.001024 4096 340 1500 16352 3.25834 93.7075 104.871 201.883 201.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000256 512 400 240 68096 2.73174 1.69286 10.0596 51.9718 66.5852 66.6953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 0.000512 4096 175 2080 15232 5.73686 6.56163 121.681 207.978 342.031 342.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 0.000256 1024 115 1240 43008 7.78784 3.2993 61.6868 101.487 174.423 174.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 0.001024 512 380 200 16080 0.395296 0.448864 3.27856 13.1073 17.3139 17.3918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.001024 4096 340 1500 16440 3.25174 137.114 104.888 245.302 245.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000256 512 400 240 68160 2.7713 1.70979 14.4953 52.421 71.5248 71.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 0.000512 4096 175 2080 15840 5.80234 6.61341 185.719 209.512 407.723 407.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 0.000256 1024 115 1240 46080 7.80541 3.37418 97.0646 103.41 211.812 211.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 0.001024 512 380 200 15840 0.395936 0.449184 2.24646 13.1767 16.3518 16.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.001024 4096 340 1500 16320 3.25133 96.8376 104.79 204.925 204.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000256 512 400 240 67200 2.74166 1.69165 9.91782 51.81 66.2868 66.3946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 0.000512 4096 175 2080 15360 5.71155 6.53312 122.096 207.375 341.788 341.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 0.000256 1024 115 1240 46080 7.79354 3.376 65.8892 103.57 180.779 180.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 0.001024 512 380 200 16128 0.395264 0.448512 3.21565 13.1008 17.2454 17.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.001024 4096 340 1500 16384 3.24813 133.009 104.535 240.838 240.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000256 512 400 240 68608 2.76013 1.70803 14.0515 52.4229 71.0694 71.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 0.000512 4096 175 2080 15872 5.79379 6.62262 181.061 209.526 403.078 403.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 0.000256 1024 115 1240 47104 7.84032 3.40765 96.0535 104.698 212.154 212.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 0.001024 512 380 200 15872 0.395264 0.446208 2.23306 13.0277 16.187 16.2624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.001024 4096 340 1500 16128 3.22765 92.6536 103.924 199.852 199.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000256 512 400 240 67584 2.79072 1.70627 9.54266 52.55 66.7138 66.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 0.000512 4096 175 2080 15360 5.71395 6.54131 119.036 207.624 338.986 339.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 0.000256 1024 115 1240 45056 8.00768 3.41146 62.1955 105.036 178.805 178.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 0.001024 512 380 200 16128 0.395264 0.45056 2.99213 13.1577 17.0819 17.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.001024 4096 340 1500 16320 3.24486 119.281 104.632 227.202 227.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000256 512 400 240 67584 2.73578 1.68237 12.1499 51.823 68.5195 68.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 0.000512 4096 175 2080 15744 5.77741 6.61709 156.745 209.375 378.585 378.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 0.000256 1024 115 1240 46080 7.77718 3.36714 82.0581 103.508 196.869 196.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 0.001024 512 380 200 15360 0.390688 0.438336 1.9561 12.771 15.6398 15.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.001024 4096 340 1500 16128 3.24614 84.6018 104.619 192.515 192.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000256 512 400 240 67584 2.74333 1.69018 8.78006 51.9479 65.2916 65.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 0.000512 4096 175 2080 15360 5.75488 6.56173 108.052 208.324 328.767 328.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 0.000256 1024 115 1240 43008 7.60509 3.25222 54.5006 99.6258 165.146 165.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 0.001024 512 380 200 16000 0.39904 0.452288 3.01971 13.1619 17.1164 17.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.001024 4096 340 1500 16200 3.2297 122.871 104.031 230.179 230.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000256 512 400 240 67200 2.7545 1.6865 12.6683 51.8319 69.0695 69.1847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 0.000512 4096 175 2080 15600 5.80403 6.6089 160.764 209.511 382.76 382.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 0.000256 1024 115 1240 44800 7.89872 3.38304 83.5941 103.554 198.583 198.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 0.001024 512 380 200 15200 0.387904 0.437344 2.22346 12.7475 15.8801 15.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.001024 4096 340 1500 16000 3.2319 89.4335 103.921 196.633 196.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000256 512 400 240 67200 2.75168 1.69222 9.1656 51.9105 65.6473 65.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 0.000512 4096 175 2080 15200 5.75283 6.56013 111.513 208.216 332.117 332.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 0.000256 1024 115 1240 44800 7.904 3.3792 60.4078 103.672 175.517 175.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1570 0.001024 512 380 192 16320 0.396064 0.45056 3.62384 13.2212 17.7788 17.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 0.001024 4096 340 1512 16512 3.25318 92.5904 104.922 200.812 200.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000256 512 400 240 69888 2.74067 1.71008 16.3428 52.5774 73.4995 73.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 520 0.000512 4096 175 2088 15872 5.79629 6.61635 230.054 209.531 452.078 452.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 0.000256 1024 115 1248 48128 7.75014 3.40582 64.7069 104.658 180.679 180.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1570 0.001024 512 380 192 16320 0.39936 0.4512 3.7463 13.2058 17.8842 17.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.001024 4096 340 1512 16520 3.25453 98.9557 104.919 207.176 207.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000256 512 400 240 69760 2.75024 1.71328 9.8047 52.5372 66.9334 67.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 0.000512 4096 175 2088 15840 5.80506 6.61504 127.609 209.314 349.415 349.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 0.000256 1024 115 1248 48640 7.78518 3.43011 69.8722 105.049 186.291 186.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 0.001024 512 380 192 16224 0.395424 0.451168 3.67235 13.1867 17.7883 17.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.001024 4096 340 1512 16512 3.25811 96.7782 104.994 205.078 205.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000256 512 400 240 69888 2.73322 1.71008 9.77946 52.5027 66.8519 66.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 0.000512 4096 175 2088 15840 5.78355 6.61562 125.735 209.593 347.802 347.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 0.000256 1024 115 1248 47616 7.76256 3.40064 67.8328 104.407 183.561 183.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1570 0.001024 512 380 192 16128 0.393888 0.451904 3.79843 13.2075 17.9351 18.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.001024 4096 340 1512 16416 3.24342 67.9087 104.657 175.854 175.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000256 512 400 240 69120 2.73203 1.70022 16.8413 52.2268 73.6272 73.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 520 0.000512 4096 175 2088 15552 5.74778 6.59075 79.5797 208.665 300.654 300.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 0.000256 1024 115 1248 46080 7.75878 3.36218 42.2632 103.274 156.812 156.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 0.001024 512 380 192 16240 0.397312 0.45056 2.63302 13.1737 16.7374 16.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.001024 4096 340 1512 16464 3.25213 111.09 104.718 219.107 219.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000256 512 400 240 69888 2.74176 1.70758 11.4774 52.4687 68.5225 68.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 0.000512 4096 175 2088 15792 5.80384 6.60845 145.839 209.515 367.852 367.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 0.000256 1024 115 1248 48384 7.7825 3.41821 80.02 104.914 196.292 196.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 24 280 0.001024 2048 85 2592 0 1.3513 0.005664 51.9477 53.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 6.4e-05 512 230 1224 268800 13.852 8.08259 219.892 261.239 503.334 450.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.000512 2048 200 1200 31304 3.4712 75.919 104.795 184.248 184.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.000128 512 110 360 142464 5.41923 3.41418 35.1585 104.734 148.859 148.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 0.000128 512 160 288 142464 5.41373 3.41466 28.6003 104.734 142.289 142.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 0.001024 512 380 192 16128 0.393472 0.449696 4.33402 13.147 18.4044 18.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.001024 4096 340 1512 16352 3.24096 73.9955 104.501 181.783 181.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000256 512 400 240 69888 2.73776 1.70781 7.47779 52.5479 64.6 64.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 0.000512 4096 175 2088 15456 5.75693 6.57194 91.1158 208.777 312.299 312.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 0.000256 1024 115 1248 46592 7.77059 3.37978 48.8164 103.74 163.869 163.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 0.001024 512 380 192 16256 0.401408 0.453408 2.47536 13.2427 16.6561 16.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.001024 4096 340 1512 16448 3.24774 105.1 104.786 213.179 213.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000256 512 400 240 69632 2.73382 1.70394 10.9607 52.4228 67.9506 68.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 0.000512 4096 175 2088 15744 5.77674 6.61245 140.089 209.355 361.906 361.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 0.000256 1024 115 1248 48128 7.75418 3.40794 76.1484 104.797 192.265 192.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1570 0.001024 512 380 192 15872 0.39584 0.450592 3.78294 13.1107 17.822 17.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.001024 4096 340 1512 16384 3.24403 72.1957 104.747 180.233 180.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000256 512 400 240 69632 2.74189 1.70803 7.48826 52.468 64.5359 64.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 0.000512 4096 175 2088 15616 5.79251 6.62733 93.7254 209.703 315.925 316.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 0.000256 1024 115 1248 47104 7.84259 3.41197 49.24 104.78 165.431 165.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 0.001024 512 380 192 16272 0.401408 0.45376 2.75546 13.2246 16.9212 17.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.001024 4096 340 1512 16488 3.25392 118.038 104.903 226.243 226.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000256 512 400 240 69696 2.73408 1.70637 12.0321 52.3311 68.9327 69.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 0.000512 4096 175 2088 15696 5.78154 6.60602 152.558 209.017 374.037 374.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 0.000256 1024 115 1248 47232 7.74794 3.48979 83.0091 103.748 198.153 198.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1570 0.001024 512 380 192 16128 0.396032 0.452096 2.0375 13.1803 16.1508 16.2301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.001024 4096 340 1512 16416 3.2616 84.0293 104.917 192.254 192.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000256 512 400 240 69120 2.71971 1.69363 8.49379 52.0042 65.0404 65.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 0.000512 4096 175 2088 15552 5.78397 6.61661 106.689 209.437 328.601 328.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 0.000256 1024 115 1248 46080 7.65891 3.34214 57.0445 102.428 170.632 170.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 0.001024 512 380 192 16160 0.393952 0.4528 2.5871 13.1772 16.6937 16.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.001024 4096 340 1512 16480 3.2599 112.528 104.917 220.751 220.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000256 512 400 240 69120 2.7231 1.6976 11.3116 52.1332 67.9925 68.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 0.000512 4096 175 2088 15680 5.76861 6.60323 144.454 209.098 366 366.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 0.000256 1024 115 1248 47360 7.64998 3.37046 79.0869 103.383 193.641 193.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 0.001024 512 380 192 16000 0.395264 0.450944 1.87818 13.1275 15.9336 16.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.001024 4096 340 1512 16320 3.24198 83.2696 104.485 191.044 191.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000256 512 400 240 67840 2.7255 1.68365 8.13274 51.7547 64.4224 64.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 0.000512 4096 175 2088 15360 5.74685 6.58966 102.453 208.663 323.524 323.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 0.000256 1024 115 1248 46080 7.7679 3.36643 55.3135 103.362 169.964 170.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 0.001024 512 380 192 16128 0.395424 0.452608 3.25274 13.2116 17.3932 17.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.001024 4096 340 1512 16416 3.24246 138.697 104.658 246.642 246.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000256 512 400 240 69120 2.72474 1.69779 14.6297 52.226 71.4042 71.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 0.000512 4096 175 2088 15552 5.75779 6.59046 185.719 208.658 406.799 406.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 0.000256 1024 115 1248 46080 7.75843 3.36093 99.3911 103.276 213.94 214.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1570 0.001024 512 380 192 15744 0.395264 0.452608 2.18986 13.1451 16.2659 16.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.001024 4096 340 1512 16320 3.24323 92.7086 104.663 200.662 200.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000256 512 400 240 67584 2.73325 1.68557 9.41738 51.7772 65.7428 65.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 0.000512 4096 175 2088 15360 5.76515 6.61555 115.932 209.188 337.576 337.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 0.000256 1024 115 1248 46080 7.78531 3.37101 63.192 103.507 178.011 178.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 0.001024 512 380 192 16200 0.401888 0.452608 3.30726 13.2165 17.4628 17.5391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.001024 4096 340 1512 16400 3.24445 136.669 104.595 244.556 244.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000256 512 400 240 68800 2.75242 1.70803 14.3929 52.2508 71.2301 71.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 0.000512 4096 175 2088 15600 5.78694 6.58506 182.773 208.775 403.995 404.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 0.000256 1024 115 1248 46400 7.78138 3.36902 98.0142 103.283 212.601 212.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 0.001024 512 380 192 16000 0.397312 0.44976 2.3841 13.1502 16.4668 16.5396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.001024 4096 340 1512 16200 3.23142 95.2479 104.076 202.6 202.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000256 512 400 240 67200 2.75472 1.68954 9.56218 51.7877 65.9218 66.0286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 0.000512 4096 175 2088 15600 5.79379 6.61338 125.148 209.346 346.974 347.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 0.000256 1024 115 1248 44800 7.88909 3.37891 64.1385 103.532 179.093 179.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 0.001024 512 380 192 16128 0.39376 0.449216 3.12467 13.1316 17.1814 17.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.001024 4096 340 1512 16352 3.24198 132.351 104.384 240.025 240.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000256 512 400 240 69888 2.73891 1.70598 14.3321 52.4861 71.3917 71.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 0.000512 4096 175 2088 15456 5.75325 6.58022 177.708 208.541 398.657 398.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 0.000256 1024 115 1248 46592 7.76966 3.3792 96.5235 103.619 211.452 211.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1570 0.001024 512 380 192 16128 0.395776 0.448512 2.30314 13.2132 16.4415 16.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.001024 4096 340 1512 16128 3.22554 86.2581 103.807 193.337 193.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000256 512 400 240 68096 2.7337 1.69085 9.34358 51.9733 65.8651 65.9742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 0.000512 4096 175 2088 15232 5.74387 6.55501 115.891 207.984 336.248 336.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 0.000256 1024 115 1248 43008 7.7871 3.30064 59.1524 101.493 171.892 172.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 0.001024 512 380 192 16080 0.395264 0.449216 2.89226 13.0978 16.9166 16.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.001024 4096 340 1512 16440 3.25693 129.518 104.915 237.735 237.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000256 512 400 240 69120 2.75197 1.70682 13.7332 52.3694 70.6846 70.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 0.000512 4096 175 2088 15600 5.79565 6.6089 173.338 209.299 395.115 395.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 0.000256 1024 115 1248 46080 7.8025 3.37158 92.7365 103.309 207.375 207.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 0.001024 512 380 192 15840 0.396928 0.448512 2.00186 13.1846 16.1168 16.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.001024 4096 340 1512 16320 3.25632 89.7265 104.994 198.024 198.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000256 512 400 240 67200 2.74704 1.6896 9.01709 51.8471 65.4276 65.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 0.000512 4096 175 2088 14880 5.71638 6.53139 108.609 207.536 328.468 328.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 0.000256 1024 115 1248 46080 7.8001 3.37715 60.2598 103.545 175.138 175.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1570 0.001024 512 380 192 15872 0.394976 0.449216 2.8432 13.1133 16.8864 16.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.001024 4096 340 1512 16384 3.24374 124.796 104.74 232.823 232.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000256 512 400 240 69632 2.73888 1.70499 13.0875 52.4632 70.1192 70.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 0.000512 4096 175 2088 15616 5.79958 6.62512 166.682 209.682 388.861 388.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 0.000256 1024 115 1248 47104 7.84026 3.40813 90.9123 104.77 207.083 207.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1570 0.001024 512 380 192 15360 0.395264 0.446848 2.08416 13.0127 16.0223 16.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.001024 4096 340 1512 16128 3.23056 87.6276 103.949 194.852 194.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000256 512 400 240 69632 2.74922 1.70589 8.92621 52.4961 66.0064 66.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 0.000512 4096 175 2088 14848 5.73514 6.53706 105.396 207.422 325.161 325.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 0.000256 1024 115 1248 45056 8.01936 3.41402 58.1022 104.84 174.533 174.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1570 0.001024 512 380 200 16192 0.395264 0.45088 4.2513 13.2116 18.3911 18.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 0.001024 4096 340 1500 16544 3.25587 102.155 104.875 210.33 210.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000256 512 400 250 69632 2.74083 1.70794 19.1308 52.5303 76.2341 76.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 520 0.000512 4096 175 2075 15680 5.7825 6.61507 260.436 209.351 482.263 482.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 0.000256 1024 115 1250 48128 7.74576 3.40541 74.0528 104.563 189.921 190.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 280 0.001024 2048 85 2600 256 2.84256 1.39018 1.98797 52.4145 58.7341 58.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1270 6.4e-05 512 230 1225 272384 13.588 6.71418 208.722 209.587 438.795 438.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 0.000512 2048 200 1200 31360 3.48774 71.2153 104.85 179.597 179.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1110 0.000128 512 110 350 143616 5.38458 3.41402 32.2665 104.878 146.07 146.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 0.000128 512 160 300 142336 5.4185 3.40842 50.3753 104.875 164.206 164.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1570 0.001024 512 380 200 16160 0.397312 0.452608 3.7152 13.2182 17.8654 17.9431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.001024 4096 340 1500 16520 3.24982 92.9593 104.859 201.115 201.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000256 512 400 250 69440 2.75971 1.72522 9.7751 52.5697 66.958 67.0693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 0.000512 4096 175 2075 15680 5.80685 6.61347 121.257 209.449 343.2 343.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 0.000256 1024 115 1250 48640 7.78342 3.42685 67.5425 105.087 183.997 184.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 280 0.001024 2048 85 2600 160 2.84678 1.35904 1.45485 52.2269 57.9877 58.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 6.4e-05 512 230 1225 271360 13.7274 6.73382 186.997 209.732 417.378 417.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 0.000512 2048 200 1200 31360 3.48819 63.6388 104.95 172.121 172.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.000128 512 110 350 143680 5.40355 3.41949 28.8197 104.95 142.722 142.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 0.000128 512 160 300 142400 5.42282 3.41811 24.5578 104.957 138.485 138.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1570 0.001024 512 380 200 16000 0.395488 0.454656 3.67712 13.1884 17.7964 17.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 0.001024 4096 340 1500 16480 3.25424 63.3692 104.887 171.556 171.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000256 512 400 250 68480 2.74144 1.69779 16.1488 52.1809 72.8916 73.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 520 0.000512 4096 175 2075 15520 5.79174 6.60528 223.039 209.291 444.808 444.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 0.000256 1024 115 1250 47360 7.65344 3.36582 42.7448 103.358 157.284 157.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 25 280 0.001024 2048 85 2600 0 1.37299 0.006144 51.8835 53.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1270 6.4e-05 512 230 1225 271360 13.676 8.10118 121.712 261.701 405.448 352.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 0.000512 2048 200 1200 31280 3.47235 41.2058 104.864 149.585 149.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1110 0.000128 512 110 350 143360 5.39517 3.41811 19.0215 105.003 132.968 133.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 0.000128 512 160 300 142080 5.44067 3.41914 43.8548 105.007 157.85 157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 0.001024 512 380 200 16128 0.393728 0.450272 3.80448 13.1802 17.91 17.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.001024 4096 340 1500 16512 3.25037 99.9875 104.788 208.071 208.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000256 512 400 250 69504 2.74387 1.70598 10.4349 52.4529 67.4654 67.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 0.000512 4096 175 2075 15648 5.78998 6.61104 128.664 209.435 350.574 350.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 0.000256 1024 115 1250 47616 7.76627 3.39907 70.396 104.359 186.077 186.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 280 0.001024 2048 85 2600 192 2.84205 1.36234 1.75101 52.2839 58.3358 58.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 6.4e-05 512 230 1225 271872 13.6023 6.72166 199.38 209.25 429.138 429.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.000512 2048 200 1200 31344 3.49101 67.5667 104.86 175.96 176.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.000128 512 110 350 143232 5.38214 3.41334 30.7952 104.712 144.43 144.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 0.000128 512 160 300 142080 5.41062 3.41069 26.1571 104.714 139.819 139.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1570 0.001024 512 380 200 16128 0.395712 0.452384 3.95059 13.2214 18.1029 18.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.001024 4096 340 1500 16416 3.24621 66.5313 104.657 174.483 174.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000256 512 400 250 69120 2.732 1.70029 6.81942 52.2692 63.6482 63.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 520 0.000512 4096 175 2075 15360 5.75587 6.58842 81.0745 208.838 302.333 302.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 0.000256 1024 115 1250 46080 7.7648 3.36304 43.8518 103.365 158.499 158.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 280 0.001024 2048 85 2600 0 1.35392 0.006048 51.9199 53.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 6.4e-05 512 230 1225 270336 13.4968 8.03779 128.04 260.346 410.199 356.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 0.000512 2048 200 1200 31296 3.51197 43.6632 105.066 152.284 152.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.000128 512 110 350 142848 5.37965 3.41197 20.0858 104.839 133.847 133.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 0.000128 512 160 300 142080 5.40112 3.40979 17.1804 104.83 130.947 131.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 0.001024 512 380 200 16128 0.39712 0.45056 2.61158 13.1822 16.7219 16.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.001024 4096 340 1500 16520 3.26099 105.195 104.954 213.457 213.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000256 512 400 250 69440 2.75651 1.70803 11.4142 52.4988 68.5061 68.6217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 0.000512 4096 175 2075 15680 5.80624 6.61318 138.478 209.636 360.609 360.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 0.000256 1024 115 1250 48384 7.7735 3.42016 76.6834 104.965 192.999 193.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 25 280 0.001024 2048 85 2600 0 1.35539 0.005344 51.9772 53.4193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 6.4e-05 512 230 1225 270592 13.7208 8.084 213.742 261.39 497.201 443.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.000512 2048 200 1200 31304 3.4768 72.8392 104.855 181.231 181.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.000128 512 110 350 143360 5.39286 3.42221 33.4188 104.797 147.16 147.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 0.000128 512 160 300 142016 5.4233 3.42016 28.5784 104.796 142.349 142.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 0.001024 512 380 200 15904 0.395136 0.44992 4.28029 13.132 18.3423 18.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.001024 4096 340 1500 16464 3.25763 70.6649 104.874 178.844 178.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000256 512 400 250 68992 2.75286 1.70803 7.42941 52.4948 64.5122 64.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 0.000512 4096 175 2075 15456 5.75485 6.57613 87.835 208.586 308.824 308.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 0.000256 1024 115 1250 46592 7.77142 3.38218 47.0317 103.642 161.983 162.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 0.001024 512 380 200 16128 0.397312 0.450976 2.63981 13.2397 16.8099 16.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.001024 4096 340 1500 16512 3.25539 107.041 104.87 215.215 215.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000256 512 400 250 69120 2.74371 1.70394 11.7025 52.3803 68.6559 68.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 0.000512 4096 175 2075 15616 5.76922 6.61878 143.241 209.186 364.888 364.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 0.000256 1024 115 1250 48128 7.76102 3.40832 79.672 104.732 195.732 195.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 280 0.001024 2048 85 2600 256 2.85062 1.37027 2.35318 52.4985 59.1808 59.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 6.4e-05 512 230 1225 270336 13.6063 6.70925 213.624 208.926 443.053 443.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.000512 2048 200 1200 31296 3.47453 76.2496 104.778 184.544 184.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.000128 512 110 350 143360 5.39088 3.41942 34.7836 104.898 148.619 148.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 0.000128 512 160 300 142336 5.40774 3.41219 29.6853 104.895 143.528 143.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1570 0.001024 512 380 200 15872 0.393856 0.447264 3.87344 13.1143 17.9107 17.9905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.001024 4096 340 1500 16384 3.24608 73.218 104.621 181.131 181.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000256 512 400 250 68608 2.75978 1.70458 7.86579 52.4646 64.92 65.0249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 0.000512 4096 175 2075 15616 5.78733 6.63056 96.493 209.7 318.681 318.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 0.000256 1024 115 1250 47104 7.84611 3.41402 51.1107 104.783 167.306 167.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 0.001024 512 380 200 16128 0.398048 0.454656 2.9135 13.2288 17.0795 17.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.001024 4096 340 1500 16488 3.25018 116.189 104.805 224.292 224.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000256 512 400 250 69120 2.7447 1.70598 12.3791 52.3479 69.3071 69.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 0.000512 4096 175 2075 15552 5.78394 6.60458 150.618 209.083 372.164 372.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 0.000256 1024 115 1250 47232 7.74339 3.38326 83.1144 103.779 198.173 198.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1570 0.001024 512 380 200 15840 0.396704 0.452416 2.06723 13.1798 16.1804 16.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.001024 4096 340 1500 16416 3.24896 86.2143 104.789 194.3 194.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000256 512 400 250 67968 2.7449 1.6896 8.85405 52.0044 65.4196 65.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 0.000512 4096 175 2075 15552 5.78829 6.62074 108.999 209.442 330.923 331.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 0.000256 1024 115 1250 46080 7.65405 3.3376 58.758 102.414 172.32 172.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 0.001024 512 380 200 16000 0.393984 0.452288 2.71238 13.1761 16.8195 16.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.001024 4096 340 1500 16480 3.25053 112.412 104.789 220.498 220.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000256 512 400 250 68480 2.74237 1.69869 11.908 52.1305 68.6063 68.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 0.000512 4096 175 2075 15520 5.76512 6.60765 146.037 209.097 367.583 367.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 0.000256 1024 115 1250 47360 7.6576 3.36691 81.3497 103.384 195.913 196.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 280 0.001024 2048 85 2600 0 1.34973 0.00592 51.8289 53.2665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 6.4e-05 512 230 1225 271360 13.6876 8.07046 229.014 261.451 512.489 459.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.000512 2048 200 1200 31280 3.47584 78.3585 104.778 186.67 186.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.000128 512 110 350 143360 5.39312 3.41402 35.9054 104.908 149.748 149.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 0.000128 512 160 300 142080 5.41539 3.41443 30.4468 104.904 144.31 144.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 0.001024 512 380 200 15680 0.395264 0.449056 1.9703 13.1239 16.0207 16.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.001024 4096 340 1500 16320 3.24198 81.2317 104.362 188.88 188.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000256 512 400 250 67840 2.72336 1.68496 8.52848 51.7588 64.822 64.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 0.000512 4096 175 2075 15360 5.75373 6.58842 103.007 208.669 324.091 324.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 0.000256 1024 115 1250 46080 7.77155 3.36886 55.7462 103.367 170.412 170.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 0.001024 512 380 200 16128 0.395552 0.45056 3.34157 13.2106 17.4835 17.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.001024 4096 340 1500 16416 3.24403 135.087 104.549 242.924 242.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000256 512 400 250 69120 2.72861 1.696 14.8892 52.231 71.6688 71.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 0.000512 4096 175 2075 15360 5.74666 6.58717 177.687 208.694 398.787 398.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 0.000256 1024 115 1250 46080 7.76118 3.36077 96.6228 103.289 211.191 211.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 280 0.001024 2048 85 2600 0 1.35046 0.004288 51.882 53.3191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 6.4e-05 512 230 1225 270336 13.502 8.03331 280.583 260.161 562.543 509.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.000512 2048 200 1200 31296 3.48499 95.6661 104.868 204.077 204.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.000128 512 110 350 142848 5.37776 3.41232 44.0011 104.756 157.676 157.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 0.000128 512 160 300 142080 5.39891 3.41402 37.5514 104.757 151.249 151.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1570 0.001024 512 380 200 15744 0.396448 0.450592 2.30019 13.1611 16.3878 16.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.001024 4096 340 1500 16320 3.24813 92.8333 104.618 200.747 200.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000256 512 400 250 67584 2.73226 1.68374 9.89856 51.8198 66.261 66.3704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 0.000512 4096 175 2075 15360 5.76717 6.61658 119.322 209.358 341.139 341.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 0.000256 1024 115 1250 46080 7.77955 3.36912 64.5723 103.588 179.469 179.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 0.001024 512 380 200 16000 0.401408 0.450944 3.3424 13.2271 17.5055 17.5841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.001024 4096 340 1500 16400 3.2416 134.672 104.542 242.502 242.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000256 512 400 250 68800 2.75309 1.70646 14.8346 52.2872 71.7098 71.8153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 0.000512 4096 175 2075 15400 5.78611 6.59046 177.668 208.928 399.047 399.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 0.000256 1024 115 1250 46400 7.77965 3.3751 96.8779 103.359 211.549 211.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 280 0.001024 2048 85 2600 0 1.35638 0.005504 52.0994 53.5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 6.4e-05 512 230 1225 268800 13.6833 8.06499 279.022 260.596 561.642 508.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.000512 2048 200 1200 31300 3.4881 95.3873 104.957 203.891 203.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.000128 512 110 350 143200 5.41565 3.42134 44.228 104.89 158.087 158.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 0.000128 512 160 300 141600 5.45405 3.41805 37.5446 104.888 151.434 151.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 0.001024 512 380 200 15600 0.39904 0.45056 2.4545 13.1529 16.5371 16.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.001024 4096 340 1500 16200 3.22765 94.1421 103.945 201.362 201.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000256 512 400 250 67200 2.75331 1.68768 9.8961 51.7913 66.2533 66.3589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 0.000512 4096 175 2075 15200 5.79174 6.60851 119.893 209.344 341.713 341.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 0.000256 1024 115 1250 44800 7.89885 3.37734 63.3891 103.533 178.357 178.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 0.001024 512 380 200 15904 0.394976 0.44896 3.13082 13.1357 17.1926 17.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.001024 4096 340 1500 16464 3.25354 129.837 104.888 238.023 238.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000256 512 400 250 68992 2.75638 1.71008 14.4134 52.5023 71.5062 71.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 0.000512 4096 175 2075 15456 5.76922 6.57443 173.268 208.611 394.292 394.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 0.000256 1024 115 1250 46592 7.76099 3.37942 95.0955 103.658 210.054 210.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1570 0.001024 512 380 200 15680 0.397376 0.448832 2.31642 13.2213 16.4662 16.5424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.001024 4096 340 1500 16352 3.25651 89.2805 104.962 197.545 197.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000256 512 400 250 68096 2.73459 1.69165 9.46179 52.0163 66.0312 66.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 0.000512 4096 175 2075 15232 5.7336 6.55987 112.263 208.152 332.781 332.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 0.000256 1024 115 1250 43008 7.79437 3.30458 57.6779 101.475 170.406 170.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 0.001024 512 380 200 15840 0.395264 0.448512 2.9768 13.1114 17.0158 17.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.001024 4096 340 1500 16440 3.25219 126.284 104.858 234.44 234.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000256 512 400 250 69120 2.75018 1.70547 13.9747 52.414 70.972 71.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 0.000512 4096 175 2075 15600 5.78845 6.60797 169.763 209.457 391.689 391.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 0.000256 1024 115 1250 46080 7.80573 3.37078 90.8847 103.384 205.603 205.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 280 0.001024 2048 85 2600 0 1.35587 0.004672 51.9734 53.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 6.4e-05 512 230 1225 268800 13.7838 8.07354 262.943 260.903 545.97 492.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.000512 2048 200 1200 31200 3.47136 89.5834 104.733 197.847 197.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.000128 512 110 350 143040 5.38371 3.41882 41.4394 104.577 154.944 155.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 0.000128 512 160 300 141120 5.4241 3.42109 35.0218 104.612 148.609 148.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 0.001024 512 380 200 15840 0.397312 0.450368 2.08058 13.1774 16.191 16.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.001024 4096 340 1500 16320 3.24739 87.2325 104.803 195.33 195.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000256 512 400 250 67200 2.74157 1.68755 9.30237 51.8199 65.6798 65.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 0.000512 4096 175 2075 14880 5.7208 6.52845 106.284 207.411 326.016 326.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 0.000256 1024 115 1250 46080 7.79846 3.37558 59.8101 103.485 174.622 174.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1570 0.001024 512 380 200 15872 0.396352 0.450144 3.00717 13.1149 17.0502 17.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.001024 4096 340 1500 16384 3.24256 121.881 104.633 229.803 229.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000256 512 400 250 68608 2.75331 1.70637 13.2314 52.4745 70.2942 70.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 0.000512 4096 175 2075 15616 5.80198 6.62387 163.203 209.725 385.429 385.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 0.000256 1024 115 1250 47104 7.83834 3.4081 88.784 104.792 204.977 205.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1570 0.001024 512 380 200 15360 0.395136 0.447776 2.13606 13.0256 16.0869 16.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.001024 4096 340 1500 16128 3.2297 88.6293 103.933 195.836 195.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000256 512 400 250 67584 2.79277 1.70682 9.16022 52.5508 66.3375 66.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 0.000512 4096 175 2075 14848 5.71917 6.53107 108.382 207.639 328.34 328.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 0.000256 1024 115 1250 45056 8.0112 3.41402 59.282 104.952 175.813 175.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1570 0.001024 512 380 192 16640 0.395648 0.452576 3.40608 13.2244 17.5618 17.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 0.001024 4096 340 1504 16544 3.25792 89.9792 105.017 198.299 198.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000256 512 400 256 69120 2.75456 1.70659 16.0241 52.5803 73.196 73.3061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 520 0.000512 4096 175 2080 15936 5.79584 6.61504 222.221 209.553 444.261 444.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 0.000256 1024 115 1248 46592 7.8655 3.40842 62.6391 104.666 178.734 178.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 280 0.001024 2048 85 2592 256 2.84093 1.39014 1.78704 52.4662 58.5817 58.6693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1270 6.4e-05 512 230 1216 271360 13.6588 6.71917 180.596 209.788 410.942 411.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 0.000512 2048 200 1184 31456 3.49046 61.85 104.938 170.322 170.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1110 0.000128 512 110 352 143616 5.37837 3.41136 27.6845 104.972 141.573 141.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 0.000128 512 160 288 142080 5.42138 3.40982 40.8513 104.968 154.78 154.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1570 0.001024 512 380 192 16640 0.397376 0.452192 3.40736 13.246 17.5865 17.6621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 0.001024 4096 340 1504 16512 3.25632 61.4814 104.996 169.778 169.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000256 512 400 256 68608 2.75389 1.70189 16.302 52.4206 73.3029 73.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 520 0.000512 4096 175 2080 15872 5.79776 6.61581 219.427 209.333 441.253 441.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 530 0.000256 1024 115 1248 46080 7.9113 3.41062 40.4208 104.691 156.589 156.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 280 0.001024 2048 85 2592 256 2.85078 1.39597 1.50458 52.5384 58.3871 58.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1270 6.4e-05 512 230 1216 270336 13.6357 6.71162 116.638 209.077 346.247 346.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 940 0.000512 2048 200 1184 31424 3.48742 111.622 104.913 220.067 220.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 0.000128 512 110 352 143360 5.38336 3.41546 19.2516 104.978 133.161 133.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1310 0.000128 512 160 288 141824 5.42918 3.41811 40.3683 104.975 154.314 154.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1570 0.001024 512 380 192 16640 0.399712 0.454528 3.58995 13.2143 17.742 17.8195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.001024 4096 340 1504 16520 3.25197 92.7928 104.848 200.938 200.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000256 512 400 256 69120 2.77027 1.7088 9.95645 52.5415 67.1041 67.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 0.000512 4096 175 2080 15920 5.80435 6.60739 122.708 209.34 344.533 344.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 0.000256 1024 115 1248 46720 7.92432 3.4263 64.5418 105.036 181.086 181.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 280 0.001024 2048 85 2592 160 2.84954 1.35901 1.42979 52.1831 57.9188 58.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 6.4e-05 512 230 1216 271360 13.717 6.7351 185.159 209.618 415.411 415.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 0.000512 2048 200 1184 31440 3.4783 62.761 104.824 171.108 171.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.000128 512 110 352 143360 5.40816 3.42016 28.5203 104.895 142.369 142.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 0.000128 512 160 288 142080 5.43008 3.42221 24.0604 104.893 137.933 138.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1570 0.001024 512 380 192 16480 0.39376 0.450784 3.53306 13.1759 17.6359 17.7138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.001024 4096 340 1504 16480 3.25194 63.2744 104.831 171.404 171.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000256 512 400 256 68480 2.7417 1.69782 16.437 52.1297 73.1339 73.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 520 0.000512 4096 175 2080 15840 5.79331 6.60694 228.757 209.097 450.337 450.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 0.000256 1024 115 1248 44800 7.86122 3.36282 40.1734 103.262 154.816 154.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 32 280 0.001024 2048 85 2592 0 1.36906 0.004544 51.8349 53.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1270 6.4e-05 512 230 1216 271360 13.6863 8.09267 120.305 261.456 403.799 350.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 0.000512 2048 200 1184 31360 3.47568 40.1978 104.71 148.428 148.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 0.000128 512 110 352 143360 5.38998 3.41725 18.6088 104.905 132.444 132.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 0.000128 512 160 288 142080 5.42608 3.41782 15.862 104.908 129.744 129.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 0.001024 512 380 192 16512 0.39568 0.45264 3.91709 13.1877 18.0388 18.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.001024 4096 340 1504 16512 3.2521 98.6255 104.923 206.846 206.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000256 512 400 256 68736 2.75597 1.70803 10.6977 52.4974 67.787 67.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 0.000512 4096 175 2080 15936 5.7897 6.61709 132.417 209.614 354.513 354.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 0.000256 1024 115 1248 46080 7.86534 3.39968 69.0828 104.448 184.952 185.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 280 0.001024 2048 85 2592 192 2.84493 1.36192 1.73277 52.3262 58.3664 58.4761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 6.4e-05 512 230 1216 270336 13.688 6.72154 199.936 209.429 429.96 430.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.000512 2048 200 1184 31440 3.48365 68.2936 104.933 176.757 176.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.000128 512 110 352 143232 5.3889 3.41587 31.2417 104.8 144.968 145.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 0.000128 512 160 288 141696 5.41309 3.42016 26.2499 104.801 140.019 140.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1570 0.001024 512 380 192 16512 0.397312 0.45248 3.91581 13.2132 18.0623 18.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.001024 4096 340 1504 16416 3.24349 66.9284 104.59 174.808 174.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000256 512 400 256 68352 2.74794 1.69987 7.00365 52.2331 63.8129 63.9186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 0.000512 4096 175 2080 15744 5.75283 6.59456 84.5391 208.7 305.658 305.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 0.000256 1024 115 1248 44544 7.86691 3.36282 43.5076 103.292 158.182 158.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 280 0.001024 2048 85 2592 0 1.34963 0.004928 51.8844 53.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 6.4e-05 512 230 1216 267264 13.728 8.03021 127.742 260.172 409.938 356.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 0.000512 2048 200 1184 31392 3.51024 44.0422 104.951 152.547 152.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.000128 512 110 352 142848 5.38195 3.41197 20.3762 104.769 134.067 134.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 0.000128 512 160 288 141312 5.41805 3.40378 17.1327 104.764 130.843 130.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 0.001024 512 380 192 16576 0.397504 0.450816 2.35917 13.1744 16.4632 16.5424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.001024 4096 340 1504 16520 3.25834 100.171 104.933 208.41 208.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000256 512 400 256 68992 2.76384 1.70864 10.6938 52.4637 67.7604 67.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 0.000512 4096 175 2080 15904 5.79094 6.6089 131.542 209.512 353.532 353.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 0.000256 1024 115 1248 46592 7.91866 3.42237 69.3441 104.881 185.726 185.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 32 280 0.001024 2048 85 2592 0 1.35578 0.005856 51.9436 53.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 6.4e-05 512 230 1216 270592 13.7258 8.08723 197.289 261.23 480.604 427.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.000512 2048 200 1184 31416 3.4816 67.5527 104.812 175.909 175.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.000128 512 110 352 143360 5.39891 3.41875 30.7063 104.734 144.389 144.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 0.000128 512 160 288 142016 5.43216 3.41846 25.9521 104.736 139.671 139.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 0.001024 512 380 192 16352 0.393472 0.448512 3.54557 13.144 17.6139 17.6896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.001024 4096 340 1504 16464 3.25402 67.2931 105.007 175.596 175.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000256 512 400 256 68992 2.75194 1.70947 7.05814 52.5397 64.1851 64.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 0.000512 4096 175 2080 15680 5.75488 6.56813 83.7836 208.761 304.939 305.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 0.000256 1024 115 1248 44800 7.89926 3.37562 42.6135 103.728 157.771 157.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1570 0.001024 512 380 192 16128 0.396928 0.456704 3.64173 13.099 17.6783 17.7544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.001024 4096 340 1504 16296 3.23648 57.5541 104.296 165.135 165.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000256 512 400 256 68544 2.77728 1.71213 5.88717 52.5255 63.03 63.1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 0.000512 4096 175 2080 15456 5.76973 6.56006 68.9848 208.251 289.639 289.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 0.000256 1024 115 1248 45696 8.00096 3.42832 35.8304 104.905 152.314 152.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 0.001024 512 380 192 16640 0.39808 0.45168 2.3511 13.2323 16.5164 16.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.001024 4096 340 1504 16512 3.25619 98.0603 104.927 206.287 206.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000256 512 400 256 68608 2.75187 1.70291 10.7506 52.3827 67.7138 67.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 0.000512 4096 175 2080 15872 5.77078 6.61798 132.769 209.201 354.43 354.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 0.000256 1024 115 1248 46080 7.91341 3.40854 68.6895 104.723 184.885 185.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 280 0.001024 2048 85 2592 256 2.84755 1.37334 2.11805 52.507 58.9493 59.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 6.4e-05 512 230 1216 270336 13.5985 6.7113 193.342 208.934 422.768 422.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.000512 2048 200 1184 31424 3.49594 68.491 104.85 176.88 176.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.000128 512 110 352 143360 5.39037 3.41776 31.2601 104.899 145.092 145.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 0.000128 512 160 288 141824 5.41843 3.41606 26.4075 104.902 140.271 140.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1570 0.001024 512 380 192 16384 0.397312 0.450368 1.67667 13.1155 15.7222 15.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.001024 4096 340 1504 16384 3.24403 67.7533 104.658 175.7 175.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000256 512 400 256 68608 2.75837 1.70803 7.44032 52.4663 64.5009 64.6102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 0.000512 4096 175 2080 15872 5.78765 6.62246 90.2994 209.7 312.483 312.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 0.000256 1024 115 1248 45056 7.9953 3.40733 44.8496 104.783 161.19 161.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1570 0.001024 512 380 192 16128 0.395264 0.449184 3.2576 13.1542 17.3372 17.4162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.001024 4096 340 1504 16320 3.24198 59.0602 104.66 167.01 167.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000256 512 400 256 67584 2.7313 1.68314 6.25494 51.8201 62.6162 62.7232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 0.000512 4096 175 2080 15744 5.76822 6.61504 75.3341 209.357 297.146 297.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 0.000256 1024 115 1248 43008 7.99747 3.3737 36.1225 103.491 151.146 151.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 0.001024 512 380 192 16560 0.39936 0.453728 3.21667 13.2246 17.3785 17.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.001024 4096 340 1504 16488 3.24829 137.884 104.834 246.013 246.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000256 512 400 256 68544 2.75776 1.70502 15.2555 52.3416 72.1817 72.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 0.000512 4096 175 2080 15840 5.80259 6.60403 189.139 209.052 410.67 410.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 0.000256 1024 115 1248 46080 7.84064 3.38227 99.7845 103.761 214.922 215.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1570 0.001024 512 380 192 16416 0.396896 0.450976 2.16963 13.1776 16.2748 16.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.001024 4096 340 1504 16416 3.24813 90.9532 104.986 199.237 199.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000256 512 400 256 67968 2.74336 1.69165 9.91194 52.0054 66.4767 66.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 0.000512 4096 175 2080 15840 5.77331 6.61533 118.567 209.445 340.473 340.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 0.000256 1024 115 1248 43776 7.84605 3.34163 59.8588 102.414 173.616 173.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 0.001024 512 380 192 15984 0.395264 0.4504 1.8873 13.0429 15.8573 15.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.001024 4096 340 1504 16200 3.23539 78.3427 104.148 185.77 185.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000256 512 400 256 67392 2.79632 1.7096 8.27312 52.4797 65.3832 65.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 0.000512 4096 175 2080 15120 5.73008 6.52768 94.042 207.68 314.051 314.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 0.000256 1024 115 1248 44928 7.78442 3.34067 50.5313 102.49 164.306 164.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 0.001024 512 380 192 16480 0.393856 0.453184 3.12899 13.1871 17.244 17.3207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.001024 4096 340 1504 16480 3.25078 129.975 104.93 238.201 238.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000256 512 400 256 68480 2.73776 1.69744 14.3865 52.1812 71.1306 71.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 0.000512 4096 175 2080 15840 5.77536 6.60522 175.21 209.297 396.961 397.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 0.000256 1024 115 1248 44800 7.86342 3.36691 89.8485 103.355 204.59 204.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 32 280 0.001024 2048 85 2592 0 1.34963 0.005472 51.8795 53.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 6.4e-05 512 230 1216 271360 13.678 8.07242 268.594 261.696 552.301 499.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.000512 2048 200 1184 31360 3.48406 90.5981 104.805 198.95 198.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.000128 512 110 352 143360 5.3952 3.41606 41.9208 105.003 155.865 155.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 0.000128 512 160 288 142080 5.41616 3.41811 35.3114 105.004 149.276 149.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 0.001024 512 380 192 16320 0.394848 0.451584 2.11853 13.1246 16.1727 16.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.001024 4096 340 1504 16320 3.24198 93.2118 104.419 200.919 200.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000256 512 400 256 67840 2.7201 1.68346 9.76726 51.7642 66.0625 66.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 0.000512 4096 175 2080 15680 5.74304 6.58781 118.697 208.695 339.797 339.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 0.000256 1024 115 1248 43520 7.96582 3.36854 59.3489 103.485 174.33 174.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 0.001024 512 380 192 16320 0.395264 0.448608 1.74477 13.187 15.8583 15.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.001024 4096 340 1504 16320 3.25018 77.5886 104.897 185.78 185.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000256 512 400 256 67200 2.74803 1.68816 8.3143 51.8398 64.7167 64.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 0.000512 4096 175 2080 15360 5.71123 6.52483 96.6771 207.502 316.488 316.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 0.000256 1024 115 1248 42240 8.06848 3.37306 47.9749 103.535 163.105 163.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 0.001024 512 380 192 16512 0.396864 0.452192 2.9055 13.2082 17.0428 17.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 4096 340 1504 16416 3.24403 122.818 104.552 230.659 230.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000256 512 400 256 68352 2.74723 1.69984 13.5524 52.216 70.3404 70.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 0.000512 4096 175 2080 15744 5.75283 6.5905 165.501 208.62 386.536 386.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 0.000256 1024 115 1248 44544 7.86704 3.36093 85.4612 103.257 200.1 200.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 280 0.001024 2048 85 2592 0 1.35194 0.004608 51.8626 53.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 6.4e-05 512 230 1216 267264 13.7301 8.0288 252.507 260.074 534.602 481.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.000512 2048 200 1184 31392 3.49434 86.2747 104.811 194.639 194.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.000128 512 110 352 142848 5.37965 3.41197 39.6292 104.721 153.268 153.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 0.000128 512 160 288 141312 5.41747 3.41402 33.2811 104.718 146.954 147.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1570 0.001024 512 380 192 16128 0.394848 0.450112 2.03366 13.1503 16.1105 16.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.001024 4096 340 1504 16320 3.24403 84.221 104.649 192.158 192.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000256 512 400 256 67584 2.73542 1.6839 8.87821 51.8145 65.2398 65.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 0.000512 4096 175 2080 15744 5.78346 6.61773 108.297 209.333 330.102 330.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 0.000256 1024 115 1248 43008 7.99696 3.39968 53.6319 103.479 168.665 168.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1570 0.001024 512 380 192 16128 0.394656 0.448448 1.76637 13.087 15.7821 15.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.001024 4096 340 1504 16128 3.23379 75.4074 104.137 182.823 182.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000256 512 400 256 66816 2.70685 1.67526 7.81869 51.3629 63.6918 63.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 0.000512 4096 175 2080 15552 5.74688 6.58394 93.3564 208.815 314.576 314.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 0.000256 1024 115 1248 41472 7.69843 3.24678 45.17 99.4861 155.754 155.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 0.001024 512 380 192 16600 0.401024 0.451488 2.97987 13.2229 17.1392 17.2175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.001024 4096 340 1504 16400 3.24173 123.469 104.508 231.267 231.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000256 512 400 256 68000 2.77376 1.70493 13.4071 52.2529 70.2648 70.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 0.000512 4096 175 2080 15600 5.7897 6.59046 162.335 208.77 383.559 383.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 0.000256 1024 115 1248 44800 7.89248 3.37514 84.3194 103.286 199.027 199.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 32 280 0.001024 2048 85 2592 0 1.35373 0.006144 51.8884 53.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 6.4e-05 512 230 1216 268800 13.684 8.05994 249.013 260.231 531.249 478.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.000512 2048 200 1184 31400 3.48374 84.9756 104.869 193.39 193.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.000128 512 110 352 143200 5.42419 3.41798 39.2113 104.81 152.992 153.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 0.000128 512 160 288 141600 5.4479 3.41811 32.8589 104.807 146.659 146.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 0.001024 512 380 192 16400 0.397824 0.450656 2.17667 13.1619 16.2716 16.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.001024 4096 340 1504 16200 3.2297 88.1517 104.076 195.503 195.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000256 512 400 256 67200 2.7519 1.68714 9.32051 51.8334 65.7202 65.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 0.000512 4096 175 2080 15600 5.79667 6.6089 111.937 209.513 333.928 334.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 0.000256 1024 115 1248 44800 7.89699 3.37178 58.2033 103.515 173.145 173.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 0.001024 512 380 192 16200 0.401408 0.457216 1.8473 13.2249 16.0162 16.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.001024 4096 340 1504 16200 3.24198 75.3331 104.581 183.201 183.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000256 512 400 256 67200 2.75712 1.69574 7.81507 51.8872 64.2805 64.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 0.000512 4096 175 2080 15000 5.75283 6.53731 90.714 207.844 310.921 310.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 0.000256 1024 115 1248 43200 8.0433 3.38541 47.0156 103.621 162.222 162.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 0.001024 512 380 192 16352 0.394816 0.448992 2.80797 13.1445 16.8772 16.9552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.001024 4096 340 1504 16464 3.25722 118.974 105.018 227.296 227.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000256 512 400 256 68992 2.75709 1.70688 13.0839 52.5465 70.2216 70.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 0.000512 4096 175 2080 15680 5.75283 6.57462 156.687 208.781 377.867 377.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 0.000256 1024 115 1248 44800 7.89565 3.37898 82.0381 103.747 197.216 197.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1570 0.001024 512 380 192 16128 0.395264 0.448672 2.10608 13.2236 16.2533 16.3327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.001024 4096 340 1504 16352 3.25795 83.7877 105.002 192.092 192.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000256 512 400 256 68096 2.73437 1.69203 9.19146 52.0114 65.7571 65.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 0.000512 4096 175 2080 15232 5.73027 6.55933 106.222 208.151 326.731 326.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 0.000256 1024 115 1248 43008 7.78813 3.30493 54.231 101.47 166.951 167.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 0.001024 512 380 192 15456 0.392384 0.44544 1.88189 13.0011 15.8027 15.8819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.001024 4096 340 1504 16128 3.23779 73.9047 104.414 181.601 181.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000256 512 400 256 64512 2.72582 1.66093 7.54666 50.8887 62.9438 63.0558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 0.000512 4096 175 2080 14784 5.72832 6.52698 86.6369 207.575 306.536 306.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 0.000256 1024 115 1248 43008 7.81962 3.30957 46.1527 101.635 159.075 159.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 0.001024 512 380 192 16320 0.395264 0.448512 2.69197 13.0956 16.7137 16.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.001024 4096 340 1504 16440 3.25085 119.411 104.823 227.532 227.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000256 512 400 256 68160 2.76909 1.7065 12.8197 52.3648 69.7888 69.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 0.000512 4096 175 2080 15840 5.79069 6.61069 156.664 209.302 378.442 378.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 0.000256 1024 115 1248 44160 7.94102 3.37715 78.6561 103.304 193.435 193.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 280 0.001024 2048 85 2592 0 1.3513 0.005472 51.9357 53.3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 6.4e-05 512 230 1216 268800 13.7735 8.06874 233.786 260.712 516.606 463.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.000512 2048 200 1184 31320 3.47946 80.4377 104.698 188.676 188.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.000128 512 110 352 142080 5.40384 3.41853 36.8286 104.493 150.272 150.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 0.000128 512 160 288 141120 5.43091 3.42045 31.1002 104.496 144.576 144.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 0.001024 512 380 192 16320 0.395264 0.448704 2.04003 13.1888 16.1567 16.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.001024 4096 340 1504 16320 3.25091 87.1428 104.931 195.37 195.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000256 512 400 256 67200 2.75738 1.6872 9.33802 51.8694 65.7908 65.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 0.000512 4096 175 2080 15360 5.71731 6.52736 109.824 207.573 329.71 329.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 0.000256 1024 115 1248 42240 8.08134 3.3751 54.446 103.657 169.715 169.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1570 0.001024 512 380 192 15840 0.395264 0.444416 1.77786 12.9365 15.6369 15.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.001024 4096 340 1504 16200 3.25146 75.3868 104.846 183.53 183.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000256 512 400 256 66240 2.83152 1.71117 7.74323 52.5428 64.9524 65.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 0.000512 4096 175 2080 15120 5.72435 6.50918 89.3693 206.766 308.444 308.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 0.000256 1024 115 1248 40320 7.98826 3.29181 43.2823 101.07 155.79 155.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1570 0.001024 512 380 192 16384 0.396288 0.44928 2.7201 13.115 16.7632 16.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.001024 4096 340 1504 16384 3.24426 116.225 104.673 224.187 224.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000256 512 400 256 68608 2.75862 1.70586 12.8001 52.4733 69.8639 69.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 0.000512 4096 175 2080 15872 5.79165 6.62822 157.174 209.722 379.388 379.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 0.000256 1024 115 1248 45056 7.99725 3.41053 81.2217 104.847 197.632 197.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1570 0.001024 512 380 192 15872 0.393216 0.446304 2.10262 13.0268 16.0522 16.1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.001024 4096 340 1504 16128 3.2281 84.718 103.975 191.967 192.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000256 512 400 256 67584 2.79552 1.70803 8.71594 52.5519 65.8986 66.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 0.000512 4096 175 2080 15360 5.72211 6.53894 104.938 207.642 324.912 324.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 0.000256 1024 115 1248 45056 8.01254 3.40896 55.2498 104.955 171.783 171.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1570 0.001024 512 380 192 15360 0.38912 0.439488 1.86787 12.76 15.5407 15.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.001024 4096 340 1504 16128 3.24813 75.4217 104.573 183.289 183.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000256 512 400 256 67584 2.74826 1.69101 7.87338 51.9076 64.3489 64.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 0.000512 4096 175 2080 15360 5.74797 6.56211 94.6 208.155 315.137 315.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 0.000256 1024 115 1248 36864 8.0783 3.24982 41.1695 99.5452 152.2 152.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1570 0.001024 512 380 200 16384 0.39856 0.454912 3.64154 13.2207 17.8006 17.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 0.001024 4096 340 1520 16512 3.25216 94.4131 104.99 202.699 202.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000256 512 400 240 67584 2.79152 1.70579 16.0658 52.5677 73.2591 73.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 520 0.000512 4096 175 2080 15680 5.79414 6.61504 225.818 209.509 447.816 447.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 0.000256 1024 115 1240 47616 7.80074 3.41104 65.4561 104.649 181.474 181.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1570 0.001024 512 380 200 16384 0.39936 0.452832 3.63197 13.2348 17.8051 17.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 0.001024 4096 340 1520 16448 3.24813 63.4948 104.842 171.631 171.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000256 512 400 240 67072 2.79107 1.70323 15.4801 52.3793 72.4811 72.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 520 0.000512 4096 175 2080 15616 5.79834 6.61094 224.827 209.181 446.495 446.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 0.000256 1024 115 1240 47104 7.83859 3.40589 42.1392 104.614 158.157 158.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1570 0.001024 512 380 200 16320 0.40304 0.454368 4.06742 13.2053 18.2137 18.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.001024 4096 340 1520 16480 3.24813 106.463 104.8 214.558 214.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000256 512 400 240 67520 2.8007 1.71114 11.1893 52.5444 68.3706 68.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 0.000512 4096 175 2080 15600 5.79795 6.61018 135.43 209.337 357.253 357.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 0.000256 1024 115 1240 48000 7.82534 3.42672 75.2142 105.041 191.663 191.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1570 0.001024 512 380 200 16160 0.3936 0.450304 4.0448 13.1871 18.1574 18.2337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.001024 4096 340 1520 16400 3.24086 70.5412 104.658 178.485 178.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000256 512 400 240 66560 2.78787 1.69574 17.7916 52.1755 74.5748 74.6836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 520 0.000512 4096 175 2080 15520 5.76307 6.60541 87.3166 209.276 309.034 309.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 0.000256 1024 115 1240 46080 7.77088 3.36509 46.4995 103.342 161.133 161.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1570 0.001024 512 380 200 16080 0.398848 0.448512 4.0209 13.1049 18.0572 18.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 0.001024 4096 340 1520 16320 3.23824 60.3344 104.358 167.977 168.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000256 512 400 240 67200 2.79555 1.70717 17.8038 52.3737 74.8085 74.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 520 0.000512 4096 175 2080 15360 5.80886 6.61328 244.71 209.311 466.525 466.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 0.000256 1024 115 1240 46080 7.81133 3.36896 38.7396 103.312 153.388 153.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1570 0.001024 512 380 200 16320 0.394912 0.45024 3.60122 13.1876 17.7177 17.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.001024 4096 340 1520 16464 3.25034 98.6797 104.839 206.816 206.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000256 512 400 240 67200 2.79542 1.70624 10.159 52.5027 67.2904 67.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 0.000512 4096 175 2080 15648 5.78198 6.6111 125.838 209.636 347.941 348.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 0.000256 1024 115 1240 47616 7.75725 3.40138 68.7697 104.442 184.53 184.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1570 0.001024 512 380 200 16320 0.397312 0.451168 3.50739 13.2094 17.6483 17.7239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.001024 4096 340 1520 16416 3.24608 67.5303 104.731 175.554 175.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000256 512 400 240 66816 2.7833 1.69779 6.80144 52.224 63.6339 63.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 0.000512 4096 175 2080 15360 5.7471 6.58947 81.6743 208.651 302.733 302.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 0.000256 1024 115 1240 46080 7.75453 3.36077 43.8898 103.268 158.43 158.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1570 0.001024 512 380 200 16128 0.395456 0.453984 3.63555 13.1795 17.7453 17.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.001024 4096 340 1520 16272 3.23888 57.3563 104.225 164.868 164.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000256 512 400 240 65664 2.79558 1.69574 5.71712 52.0025 62.3351 62.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 0.000512 4096 175 2080 15552 5.79267 6.60685 67.0134 209.433 288.92 289.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 0.000256 1024 115 1240 46080 7.66333 3.33776 36.2375 102.31 149.706 149.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1570 0.001024 512 380 200 16240 0.397312 0.45056 3.22077 13.1847 17.3351 17.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.001024 4096 340 1520 16464 3.24714 133.132 104.871 241.297 241.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000256 512 400 240 67200 2.8023 1.71008 14.6797 52.5016 71.8203 71.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 0.000512 4096 175 2080 15680 5.8071 6.60714 180.807 209.656 402.95 403.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 0.000256 1024 115 1240 47488 7.85658 3.42221 99.8804 104.857 216.176 216.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1570 0.001024 512 380 200 16128 0.396256 0.4488 2.17338 13.1355 16.2362 16.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.001024 4096 340 1520 16352 3.23789 88.031 104.483 195.798 195.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000256 512 400 240 67200 2.79216 1.70797 9.52099 52.4984 66.6496 66.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 0.000512 4096 175 2080 15456 5.76147 6.56659 113.301 208.583 334.287 334.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 0.000256 1024 115 1240 46592 7.76637 3.3792 61.3106 103.643 176.258 176.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1570 0.001024 512 380 200 15792 0.396288 0.452288 5.19002 13.0988 19.2172 19.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.001024 4096 340 1520 16296 3.23946 74.0517 104.493 181.83 181.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000256 512 400 240 67200 2.80851 1.71066 7.93302 52.5403 65.1218 65.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 0.000512 4096 175 2080 15120 5.77456 6.55818 89.8162 208.314 310.534 310.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 0.000256 1024 115 1240 45696 8.00899 3.4241 48.818 104.94 165.352 165.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1570 0.001024 512 380 200 16384 0.397792 0.453504 3.0112 13.2295 17.1753 17.2535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.001024 4096 340 1520 16448 3.25018 125.457 104.713 233.466 233.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000256 512 400 240 67072 2.78851 1.70227 13.7509 52.3649 70.7387 70.8499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 0.000512 4096 175 2080 15616 5.77741 6.61757 167.536 209.13 389.137 389.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 0.000256 1024 115 1240 47104 7.83958 3.40944 91.7941 104.583 207.785 207.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1570 0.001024 512 380 200 16128 0.396288 0.450208 2.06138 13.1028 16.0952 16.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.001024 4096 340 1520 16384 3.25018 81.9484 104.736 189.981 190.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000256 512 400 240 66560 2.80381 1.70394 8.92282 52.4244 65.9817 66.1053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 0.000512 4096 175 2080 15616 5.7927 6.62531 107.63 209.521 329.644 329.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 0.000256 1024 115 1240 47104 7.85315 3.40934 57.932 104.696 174.048 174.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1570 0.001024 512 380 200 16128 0.396224 0.450048 1.82749 13.1415 15.9009 15.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.001024 4096 340 1520 16320 3.25011 69.558 104.723 177.578 177.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000256 512 400 240 66048 2.77382 1.684 7.37472 51.7689 63.7284 63.8395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 0.000512 4096 175 2080 15360 5.77373 6.61299 86.052 209.148 307.66 307.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 0.000256 1024 115 1240 46080 7.77853 3.36896 46.5482 103.39 161.238 161.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1570 0.001024 512 380 200 16272 0.398624 0.452608 3.01651 13.2364 17.1849 17.2619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.001024 4096 340 1520 16416 3.24112 128.387 104.708 236.382 236.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000256 512 400 240 66816 2.79334 1.80582 14.0768 52.3908 71.1931 71.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 0.000512 4096 175 2080 15552 5.79046 6.60282 170.349 209.253 392.068 392.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 0.000256 1024 115 1240 47232 7.74544 3.37955 94.8194 103.862 209.963 210.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1570 0.001024 512 380 200 16128 0.39616 0.451936 2.1968 13.1855 16.3133 16.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.001024 4096 340 1520 16272 3.23667 89.5988 104.326 197.208 197.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000256 512 400 240 65664 2.792 1.69322 9.26595 52.0549 65.9328 66.0382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 0.000512 4096 175 2080 15552 5.79174 6.60822 112.343 209.641 334.456 334.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 0.000256 1024 115 1240 46080 7.65443 3.33824 60.0861 102.408 173.641 173.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1570 0.001024 512 380 200 15552 0.395552 0.4488 2.05242 13.0335 16.0136 16.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.001024 4096 340 1520 16200 3.23814 79.8229 104.237 187.345 187.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000256 512 400 240 65664 2.83363 1.70896 8.22304 52.4452 65.3388 65.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 0.000512 4096 175 2080 15120 5.74054 6.53494 97.5421 207.537 317.43 317.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 0.000256 1024 115 1240 44928 7.79053 3.34378 51.7665 102.455 165.513 165.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1570 0.001024 512 380 200 15552 0.393984 0.449696 4.20368 13.0799 18.2104 18.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.001024 4096 340 1520 16128 3.23802 71.9258 104.197 179.405 179.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000256 512 400 240 64512 2.76992 1.67731 7.15965 51.3118 63.0479 63.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 0.000512 4096 175 2080 14976 5.74259 6.58496 84.2394 208.61 305.25 305.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 0.000256 1024 115 1240 41472 7.69635 3.24621 42.8814 99.3894 153.37 153.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1570 0.001024 512 380 200 16160 0.395424 0.452 2.95162 13.1829 17.0643 17.1418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.001024 4096 340 1520 16400 3.24198 123.012 104.654 230.955 231.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000256 512 400 240 66560 2.78563 1.69888 13.3223 52.1756 70.108 70.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 0.000512 4096 175 2080 15520 5.77126 6.6089 161.746 209.272 383.472 383.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 0.000256 1024 115 1240 46080 7.77363 3.36896 86.6021 103.348 201.25 201.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1570 0.001024 512 380 200 16000 0.395328 0.451648 2.14406 13.1354 16.2073 16.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.001024 4096 340 1520 16320 3.24586 85.2281 104.654 193.178 193.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000256 512 400 240 65280 2.78163 1.68493 8.90944 51.7993 65.3057 65.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 0.000512 4096 175 2080 15360 5.75082 6.5943 108.443 208.841 329.705 329.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 0.000256 1024 115 1240 46080 7.77613 3.36906 58.8357 103.451 173.584 173.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1570 0.001024 512 380 200 15840 0.396448 0.452096 1.84298 13.1873 15.9621 16.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.001024 4096 340 1520 16080 3.21965 75.7607 103.773 182.799 182.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000256 512 400 240 65280 2.7944 1.69376 7.39184 51.8408 63.8486 63.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 0.000512 4096 175 2080 14880 5.71866 6.52614 88.3023 207.51 308.131 308.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 0.000256 1024 115 1240 46080 7.80077 3.3751 49.6437 103.531 164.508 164.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1570 0.001024 512 380 200 16000 0.400096 0.452608 1.84378 13.2454 16.0233 16.1046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.001024 4096 340 1520 16000 3.2232 73.2145 103.808 180.292 180.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000256 512 400 240 64000 2.82122 1.6896 7.33072 51.9157 63.8821 63.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 0.000512 4096 175 2080 14720 5.73469 6.55197 86.1917 208.007 306.559 306.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 0.000256 1024 115 1240 46080 7.79702 3.37306 48.4015 103.677 163.403 163.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1570 0.001024 512 380 200 16320 0.399328 0.454208 2.97779 13.2195 17.1383 17.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.001024 4096 340 1520 16416 3.24928 117.604 104.826 225.725 225.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000256 512 400 240 66816 2.7817 1.69971 12.5376 52.2684 69.4147 69.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 0.000512 4096 175 2080 15360 5.74454 6.5952 149.89 208.843 371.146 371.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 0.000256 1024 115 1240 46080 7.76582 3.364 80.9964 103.461 195.741 195.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1570 0.001024 512 380 200 16128 0.397248 0.450016 2.21562 13.1414 16.2841 16.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.001024 4096 340 1520 16320 3.24618 84.5463 104.714 192.552 192.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000256 512 400 240 66048 2.77133 1.68557 8.95952 51.772 65.3159 65.4286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 0.000512 4096 175 2080 15360 5.76515 6.61568 106.851 209.126 328.434 328.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 0.000256 1024 115 1240 46080 7.78019 3.38813 58.1069 103.482 172.917 173.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1570 0.001024 512 380 200 15552 0.39472 0.448512 1.74941 13.0921 15.7709 15.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.001024 4096 340 1520 16128 3.23981 73.6794 104.323 181.288 181.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000256 512 400 240 64512 2.76835 1.67526 7.22246 51.3748 63.1692 63.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 0.000512 4096 175 2080 14976 5.75117 6.58758 86.0868 208.865 307.365 307.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 0.000256 1024 115 1240 41472 7.70285 3.24707 43.5919 99.5102 154.208 154.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1570 0.001024 512 380 200 15360 0.391456 0.44032 1.70768 12.7732 15.395 15.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.001024 4096 340 1520 16128 3.25027 69.2337 104.831 177.362 177.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000256 512 400 240 64512 2.81891 1.69158 6.87027 51.9518 63.4592 63.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 0.000512 4096 175 2080 14592 5.74138 6.56611 80.9141 208.322 301.621 301.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 0.000256 1024 115 1240 43008 7.6 3.25018 43.3954 99.6327 154.032 154.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1570 0.001024 512 380 200 16200 0.4 0.453344 2.93296 13.2202 17.0907 17.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.001024 4096 340 1520 16400 3.24406 120.248 104.675 228.212 228.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000256 512 400 240 67200 2.79421 1.70403 13.0244 52.2576 69.91 70.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 0.000512 4096 175 2080 15400 5.78765 6.58774 155.708 208.771 376.929 377.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 0.000256 1024 115 1240 46400 7.77965 3.3751 85.0962 103.288 199.695 199.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1570 0.001024 512 380 200 16000 0.396032 0.45056 2.1793 13.1682 16.2749 16.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.001024 4096 340 1520 16200 3.23098 87.1056 104.239 194.62 194.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000256 512 400 240 65600 2.79069 1.6889 8.90413 51.8308 65.3401 65.4464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 0.000512 4096 175 2080 15200 5.80454 6.61306 106.625 209.512 328.629 328.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 0.000256 1024 115 1240 44800 7.90118 3.3791 56.6233 103.515 171.578 171.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1570 0.001024 512 380 200 15600 0.401408 0.453952 1.88256 13.215 16.0348 16.1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.001024 4096 340 1520 16200 3.24403 75.7167 104.647 183.653 183.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000256 512 400 240 64800 2.81933 1.69408 7.77414 51.8325 64.2456 64.3568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 0.000512 4096 175 2080 15000 5.75462 6.52915 91.0172 207.646 311.019 311.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 0.000256 1024 115 1240 43200 8.04176 3.38198 47.0619 103.523 162.162 162.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1570 0.001024 512 380 200 15200 0.387136 0.437504 1.83558 12.7606 15.506 15.5822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.001024 4096 340 1520 16000 3.23091 71.9133 104.24 179.429 179.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000256 512 400 240 64000 2.83181 1.69107 7.28173 51.9645 63.8935 64.0034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 0.000512 4096 175 2080 14400 5.7535 6.55581 80.8857 208.435 301.701 301.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 0.000256 1024 115 1240 44800 7.90227 3.3801 45.9726 103.781 161.191 161.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1570 0.001024 512 380 192 16320 0.395552 0.452672 3.84928 13.228 18.0089 18.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 0.001024 4096 340 1536 16480 3.25427 101.984 104.998 210.286 210.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000256 512 400 240 69888 2.73722 1.70845 17.499 52.5734 74.6443 74.7534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 520 0.000512 4096 175 2112 15680 5.78646 6.61914 262.317 209.529 484.333 484.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 0.000256 1024 115 1248 46080 7.90006 3.40608 68.814 104.649 184.928 185.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1570 0.001024 512 380 192 16256 0.399552 0.452256 3.82976 13.2428 18.0062 18.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 0.001024 4096 340 1536 16448 3.25386 69.5407 105.009 177.851 177.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000256 512 400 240 69632 2.73763 1.70493 16.698 52.4277 73.6938 73.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 520 0.000512 4096 175 2112 15616 5.78765 6.61594 261.126 209.378 482.986 483.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 0.000256 1024 115 1248 46080 7.91382 3.40582 45.2126 104.707 161.397 161.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1570 0.001024 512 380 192 16128 0.396096 0.456608 3.83981 13.2134 17.9908 18.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 0.001024 4096 340 1536 16416 3.2543 57.3173 104.911 165.532 165.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000256 512 400 240 69120 2.72918 1.69923 17.6255 52.228 74.4141 74.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 520 0.000512 4096 175 2112 15360 5.75882 6.59456 256.886 208.666 477.988 478.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 530 0.000256 1024 115 1248 44544 7.87824 3.36214 36.2549 103.277 150.924 151.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1570 0.001024 512 380 192 16320 0.39856 0.452608 3.6191 13.2047 17.7547 17.8329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.001024 4096 340 1536 16440 3.24915 97.9003 104.74 205.937 205.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000256 512 400 240 69760 2.75344 1.71184 9.84544 52.5349 66.9777 67.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 0.000512 4096 175 2112 15600 5.80419 6.61059 126.776 209.312 348.573 348.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 0.000256 1024 115 1248 46080 7.97706 3.42042 66.8657 105.034 183.45 183.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1570 0.001024 512 380 192 16160 0.393888 0.45056 3.57786 13.1868 17.6922 17.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.001024 4096 340 1536 16400 3.24982 68.4134 104.811 176.521 176.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000256 512 400 240 69120 2.7287 1.69782 6.62243 52.1656 63.3449 63.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 520 0.000512 4096 175 2112 15520 5.76301 6.61251 83.6313 209.238 305.318 305.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 0.000256 1024 115 1248 44800 7.86608 3.3657 43.1491 103.327 157.867 158.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1570 0.001024 512 380 192 16080 0.395776 0.451136 3.56643 13.0986 17.597 17.6739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.001024 4096 340 1536 16320 3.2424 56.6853 104.523 164.496 164.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000256 512 400 240 69120 2.75853 1.7049 15.5145 52.3738 72.4806 72.5897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 520 0.000512 4096 175 2112 15360 5.81488 6.61094 219.503 209.31 441.32 441.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 0.000256 1024 115 1248 44160 7.94797 3.36842 35.3792 103.317 150.171 150.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 0.001024 512 380 192 16224 0.395232 0.452352 5.12861 13.1947 19.2548 19.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.001024 4096 340 1536 16464 3.25222 130.988 105.008 239.298 239.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000256 512 400 240 69888 2.73533 1.70816 13.6902 52.506 70.7636 70.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 0.000512 4096 175 2112 15648 5.79952 6.62179 175.453 209.642 397.59 397.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 0.000256 1024 115 1248 45312 7.92934 3.39958 93.1692 104.346 208.998 209.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 0.001024 512 380 192 16128 0.397056 0.451936 4.78413 13.2203 18.9373 19.0118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.001024 4096 340 1536 16416 3.25552 85.2571 104.998 193.556 193.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000256 512 400 240 69120 2.73485 1.69779 8.88634 52.2751 65.7176 65.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 0.000512 4096 175 2112 15360 5.75453 6.59462 109.67 208.919 331.012 331.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 0.000256 1024 115 1248 44544 7.87126 3.36374 57.3078 103.367 172.073 172.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1570 0.001024 512 380 192 16128 0.394976 0.460128 5.31254 13.1793 19.4284 19.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.001024 4096 340 1536 16272 3.24131 71.297 104.41 178.995 179.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000256 512 400 240 69120 2.71501 1.69203 7.3503 52.0068 63.8956 64.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 0.000512 4096 175 2112 15552 5.79373 6.6119 89.9592 209.468 311.907 311.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 0.000256 1024 115 1248 43776 7.83747 3.34042 46.1089 102.325 159.769 159.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1570 0.001024 512 380 192 15744 0.395616 0.45056 4.92586 13.147 19.0007 19.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.001024 4096 340 1536 16320 3.25632 62.3777 104.911 170.592 170.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000256 512 400 240 67584 2.73309 1.68573 20.7959 51.7797 77.1245 77.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 520 0.000512 4096 175 2112 15360 5.77786 6.61693 74.6779 209.18 296.33 296.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 0.000256 1024 115 1248 43008 8.00816 3.36698 38.2371 103.405 153.172 153.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 0.001024 512 380 192 16240 0.397504 0.450432 3.01875 13.167 17.1159 17.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.001024 4096 340 1536 16408 3.24186 123.628 104.638 231.552 231.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000256 512 400 240 69888 2.74061 1.71187 13.0269 52.4553 70.0667 70.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 0.000512 4096 175 2112 15680 5.81302 6.61094 164.528 209.448 386.472 386.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 0.000256 1024 115 1248 45696 7.98307 3.41702 86.9041 104.752 203.212 203.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 0.001024 512 380 192 16128 0.393408 0.446464 2.10048 13.1434 16.1643 16.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.001024 4096 340 1536 16352 3.24314 81.3322 104.73 189.351 189.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000256 512 400 240 69888 2.74275 1.70803 8.60842 52.5368 65.7208 65.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 0.000512 4096 175 2112 15456 5.75648 6.57408 103.702 208.74 324.85 324.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 0.000256 1024 115 1248 44800 7.89696 3.3775 53.6292 103.718 168.776 168.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 0.001024 512 380 192 15792 0.396704 0.450752 4.42989 13.0971 18.4568 18.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.001024 4096 340 1536 16296 3.24403 69.2101 104.654 177.156 177.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000256 512 400 240 69888 2.75219 1.71184 7.18435 52.5339 64.3127 64.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 0.000512 4096 175 2112 15120 5.76922 6.5577 83.9048 208.281 304.583 304.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 0.000256 1024 115 1248 45696 8.01254 3.42835 44.9578 104.918 161.47 161.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1570 0.001024 512 380 192 16128 0.39648 0.450336 4.34339 13.2118 18.4838 18.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.001024 4096 340 1536 16128 3.23354 61.5076 104.071 168.856 168.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000256 512 400 240 68096 2.73638 1.69306 6.46618 51.9786 63.0006 63.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 0.000512 4096 175 2112 15232 5.73258 6.5551 75.2445 208.013 295.618 295.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 0.000256 1024 115 1248 43008 7.79606 3.29965 38.8937 101.407 151.555 151.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 0.001024 512 380 192 16256 0.398624 0.45136 2.70387 13.2456 16.8799 16.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.001024 4096 340 1536 16448 3.25507 117.177 104.998 225.476 225.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000256 512 400 240 69632 2.72877 1.70544 12.5119 52.4191 69.4936 69.6021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 0.000512 4096 175 2112 15616 5.76717 6.61504 157.687 209.358 379.498 379.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 0.000256 1024 115 1248 46080 7.91306 3.40832 84.453 104.701 200.632 200.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1570 0.001024 512 380 192 15872 0.394432 0.44848 1.91126 13.1115 15.9495 16.0262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.001024 4096 340 1536 16384 3.25222 79.9544 104.999 188.251 188.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000256 512 400 240 69632 2.74128 1.70598 8.09088 52.4669 65.1301 65.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 0.000512 4096 175 2112 15616 5.79098 6.62938 104.415 209.703 326.611 326.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 0.000256 1024 115 1248 45056 8.00211 3.4112 53.3064 104.786 169.663 169.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1570 0.001024 512 380 192 15744 0.39808 0.450816 1.62461 13.1431 15.701 15.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.001024 4096 340 1536 16320 3.25363 68.4616 104.912 176.671 176.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000256 512 400 240 67584 2.73715 1.68752 6.90531 51.781 63.2367 63.3467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 0.000512 4096 175 2112 15360 5.77126 6.62064 85.7157 209.188 307.367 307.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 0.000256 1024 115 1248 43008 8.00506 3.37136 42.6132 103.412 157.555 157.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1570 0.001024 512 380 192 15360 0.393632 0.445312 3.78374 13.0217 17.7285 17.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.001024 4096 340 1536 16128 3.23789 60.5318 104.243 168.055 168.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000256 512 400 240 69632 2.7535 1.70518 6.1056 52.5153 63.206 63.3143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 0.000512 4096 175 2112 14848 5.73139 6.5416 73.971 207.495 293.811 293.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 0.000256 1024 115 1248 45056 8.02262 3.41066 39.5939 104.88 156.064 156.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 0.001024 512 380 192 16272 0.39936 0.45648 2.8713 13.2277 17.0376 17.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.001024 4096 340 1536 16416 3.24922 119.366 104.795 227.458 227.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000256 512 400 240 69696 2.73488 1.70598 12.4016 52.3508 69.3192 69.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 0.000512 4096 175 2112 15552 5.78637 6.60656 154.492 209.088 376.044 376.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 0.000256 1024 115 1248 44928 7.92448 3.38278 80.6714 103.778 195.912 196.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1570 0.001024 512 380 192 16128 0.395072 0.451616 2.04064 13.1755 16.1469 16.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.001024 4096 340 1536 16272 3.23994 87.296 104.396 194.979 195.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000256 512 400 240 69120 2.71843 1.69322 8.69898 52.0054 65.2412 65.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 0.000512 4096 175 2112 15552 5.7767 6.61008 108.996 209.439 330.893 330.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 0.000256 1024 115 1248 43776 7.8367 3.33741 55.3919 102.308 169.03 169.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 0.001024 512 380 192 15552 0.395456 0.446208 1.96512 13.0362 15.928 16.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.001024 4096 340 1536 16200 3.24419 75.8662 104.412 183.568 183.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000256 512 400 240 69120 2.75898 1.71213 7.49562 52.4492 64.5437 64.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 0.000512 4096 175 2112 15120 5.73974 6.53187 91.0669 207.541 310.95 311.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 0.000256 1024 115 1248 41472 8.04451 3.34256 44.6708 102.421 158.634 158.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1570 0.001024 512 380 192 15552 0.392864 0.448512 1.94669 13.0852 15.9609 16.0361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.001024 4096 340 1536 16128 3.23818 74.417 104.398 182.098 182.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000256 512 400 240 66816 2.7071 1.67565 7.3649 51.3258 63.2029 63.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 0.000512 4096 175 2112 14976 5.75898 6.59101 89.8088 208.672 310.903 310.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 0.000256 1024 115 1248 41472 7.70282 3.24746 45.0303 99.4169 155.55 155.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 0.001024 512 380 192 16160 0.395296 0.452608 2.81917 13.1902 16.9369 17.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.001024 4096 340 1536 16400 3.24778 117.342 104.836 225.473 225.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000256 512 400 240 69120 2.72778 1.69779 12.1588 52.1778 68.8946 69.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 0.000512 4096 175 2112 15520 5.76717 6.60262 152.926 209.294 374.666 374.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 0.000256 1024 115 1248 44800 7.86022 3.36515 79.7076 103.357 194.448 194.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 0.001024 512 380 192 16000 0.392064 0.449376 1.98653 13.1325 16.0428 16.1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.001024 4096 340 1536 16320 3.24813 87.5393 104.828 195.66 195.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000256 512 400 240 67840 2.72544 1.68733 8.71165 51.8019 65.0535 65.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 0.000512 4096 175 2112 15360 5.7407 6.59456 109.024 208.845 330.275 330.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 0.000256 1024 115 1248 43520 7.96688 3.36685 55.1705 103.453 170.11 170.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 0.001024 512 380 192 15840 0.39424 0.449216 1.744 13.1856 15.859 15.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.001024 4096 340 1536 16080 3.2265 74.5454 103.971 181.789 181.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000256 512 400 240 67200 2.74966 1.68723 7.38797 51.8543 63.8072 63.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 0.000512 4096 175 2112 14880 5.71619 6.53158 88.3738 207.549 308.248 308.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 0.000256 1024 115 1248 42240 8.06941 3.37744 44.9905 103.563 160.162 160.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1570 0.001024 512 380 192 16000 0.401056 0.451456 1.73402 13.2341 15.9028 15.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.001024 4096 340 1536 16000 3.22768 69.8634 103.879 177.016 177.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000256 512 400 240 66560 2.7713 1.69117 7.04586 51.862 63.4963 63.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 0.000512 4096 175 2112 14720 5.73235 6.55565 81.585 207.804 301.751 301.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 0.000256 1024 115 1248 40960 8.18762 3.37504 41.312 103.574 156.602 156.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1570 0.001024 512 380 200 16192 0.398528 0.453344 4.13437 13.212 18.2816 18.3598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 0.001024 4096 340 1500 16544 3.25632 101.065 104.874 209.24 209.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000256 512 400 250 69632 2.74234 1.70803 17.9929 52.5318 75.098 75.2087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 520 0.000512 4096 175 2100 15488 5.7856 6.61482 253.59 209.355 475.422 475.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 0.000256 1024 115 1250 46080 7.89725 3.40582 72.1485 104.572 188.176 188.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1570 0.001024 512 380 200 16128 0.398848 0.451104 4.10787 13.246 18.2871 18.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 0.001024 4096 340 1500 16512 3.25373 68.9807 104.973 177.255 177.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000256 512 400 250 69120 2.74854 1.70333 17.4263 52.4329 74.4391 74.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 520 0.000512 4096 175 2100 15360 5.77955 6.61872 250.914 209.383 472.776 472.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 0.000256 1024 115 1250 46080 7.92035 3.40787 47.0844 104.714 163.28 163.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1570 0.001024 512 380 200 16128 0.395264 0.45248 4.12717 13.2222 18.2806 18.3562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 0.001024 4096 340 1500 16416 3.2441 59.9711 104.619 167.882 167.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000256 512 400 250 69120 2.72826 1.69629 18.455 52.2716 75.2769 75.3824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 520 0.000512 4096 175 2100 15168 5.76106 6.58362 247.925 208.84 469.2 469.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 530 0.000256 1024 115 1250 44544 7.86515 3.36509 37.6066 103.365 152.362 152.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1570 0.001024 512 380 200 16160 0.39936 0.454528 3.7127 13.2174 17.8645 17.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.001024 4096 340 1500 16520 3.25222 97.1775 104.887 205.363 205.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000256 512 400 250 69440 2.76499 1.7119 10.3166 52.5871 67.5048 67.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 0.000512 4096 175 2100 15440 5.79789 6.61299 126.285 209.506 348.273 348.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 0.000256 1024 115 1250 46080 7.96259 3.42538 68.0084 105.127 184.676 184.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1570 0.001024 512 380 200 16000 0.395328 0.45104 3.66589 13.1891 17.7845 17.8606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.001024 4096 340 1500 16480 3.25424 67.3919 104.876 175.569 175.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000256 512 400 250 68480 2.74234 1.69946 6.76147 52.1804 63.5068 63.6192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 0.000512 4096 175 2100 15360 5.76957 6.6048 81.3996 209.271 303.118 303.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 0.000256 1024 115 1250 44800 7.86141 3.36589 42.8614 103.342 157.589 157.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1570 0.001024 512 380 200 15840 0.397184 0.45056 3.64294 13.0957 17.6682 17.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.001024 4096 340 1500 16440 3.24813 57.9932 104.789 166.078 166.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000256 512 400 250 69120 2.7551 1.70394 16.0444 52.3728 73.0036 73.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 520 0.000512 4096 175 2100 15360 5.81594 6.61299 220.947 209.315 442.772 442.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 0.000256 1024 115 1250 44160 7.94243 3.36896 35.8783 103.443 150.789 150.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1570 0.001024 512 380 200 15680 0.395264 0.44976 3.55942 13.1239 17.6125 17.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 0.001024 4096 340 1500 16320 3.24198 52.0663 104.377 159.734 159.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000256 512 400 250 67840 2.72589 1.68602 15.3594 51.7645 71.6654 71.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 520 0.000512 4096 175 2100 15040 5.76349 6.5887 214.09 208.694 435.218 435.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 530 0.000256 1024 115 1250 43520 7.97648 3.37056 30.3083 116.397 158.21 158.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1570 0.001024 512 380 200 16128 0.394112 0.452128 5.13811 13.1917 19.2615 19.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.001024 4096 340 1500 16512 3.25018 126.851 104.885 235.036 235.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000256 512 400 250 69504 2.74099 1.70954 13.9648 52.5044 71.0489 71.1614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 0.000512 4096 175 2100 15456 5.79446 6.61558 169.813 209.639 391.934 392.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 0.000256 1024 115 1250 46080 7.87974 3.39968 94.0509 104.351 209.835 209.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1570 0.001024 512 380 200 16128 0.39584 0.451104 4.80963 13.2226 18.9639 19.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.001024 4096 340 1500 16416 3.24608 82.7676 104.631 190.694 190.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000256 512 400 250 69120 2.73072 1.69779 9.01107 52.276 65.8414 65.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 0.000512 4096 175 2100 15168 5.74147 6.58938 105.95 208.866 327.223 327.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 0.000256 1024 115 1250 44544 7.86736 3.36442 56.3461 103.381 171.117 171.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1570 0.001024 512 380 200 15840 0.393216 0.454656 5.24493 13.1932 19.3677 19.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.001024 4096 340 1500 16416 3.24963 69.2429 104.888 177.427 177.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000256 512 400 250 67968 2.74419 1.69392 7.20595 52.0495 63.8193 63.9285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 0.000512 4096 175 2100 15264 5.78925 6.61226 86.7448 209.637 308.854 308.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 0.000256 1024 115 1250 43776 7.83818 3.34275 45.5249 102.411 159.276 159.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1570 0.001024 512 380 200 15744 0.395552 0.449696 4.94797 13.1425 19.0203 19.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.001024 4096 340 1500 16320 3.24486 60.3398 104.512 168.146 168.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000256 512 400 250 67584 2.73053 1.68426 20.9039 51.7682 77.2187 77.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 520 0.000512 4096 175 2100 14976 5.77331 6.61466 72.7951 209.148 294.405 294.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 0.000256 1024 115 1250 43008 8.01197 3.36896 38.2243 103.39 153.151 153.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1570 0.001024 512 380 200 16128 0.398656 0.45056 2.99603 13.1861 17.1131 17.1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.001024 4096 340 1500 16520 3.25814 117.029 104.974 225.309 225.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000256 512 400 250 69440 2.7543 1.71133 13.2032 52.5079 70.3024 70.4176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 0.000512 4096 175 2100 15456 5.80858 6.61376 156.864 209.677 379.041 379.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 0.000256 1024 115 1250 45696 7.9824 3.41811 85.4048 104.872 201.836 201.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1570 0.001024 512 380 200 15904 0.393216 0.449088 2.1401 13.1325 16.1979 16.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.001024 4096 340 1500 16464 3.25427 79.2063 104.872 187.377 187.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000256 512 400 250 68992 2.75888 1.70662 8.8192 52.4961 65.9074 66.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 0.000512 4096 175 2100 15232 5.75898 6.57226 99.1212 208.579 320.101 320.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 0.000256 1024 115 1250 44800 7.90198 3.3809 53.1605 103.644 168.238 168.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1570 0.001024 512 380 200 15792 0.396544 0.451648 4.45776 13.1037 18.4954 18.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.001024 4096 340 1500 16296 3.23994 65.6302 104.351 173.269 173.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000256 512 400 250 68544 2.78525 1.70947 6.86365 52.5727 64.0591 64.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 0.000512 4096 175 2100 15120 5.77229 6.54896 81.7542 208.433 302.579 302.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 0.000256 1024 115 1250 45696 8.01386 3.42227 44.2251 105 160.817 160.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1570 0.001024 512 380 200 15680 0.395264 0.451104 4.29952 13.2212 18.4504 18.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.001024 4096 340 1500 16352 3.2543 61.2733 104.961 169.537 169.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000256 512 400 250 68096 2.73805 1.68976 6.54794 52.0177 63.1165 63.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 0.000512 4096 175 2100 14784 5.74714 6.5639 71.3245 208.155 291.863 291.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 0.000256 1024 115 1250 43008 7.80333 3.30093 38.0767 101.477 150.814 150.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1570 0.001024 512 380 200 16128 0.39936 0.452608 2.82125 13.2441 17.0004 17.0777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.001024 4096 340 1500 16512 3.25677 114.867 104.959 223.128 223.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000256 512 400 250 69120 2.74714 1.70189 12.9613 52.4229 69.9589 70.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 0.000512 4096 175 2100 15360 5.77629 6.61578 156.075 209.358 377.9 377.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 0.000256 1024 115 1250 46080 7.91357 3.40624 84.9311 104.699 201.11 201.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1570 0.001024 512 380 200 15872 0.395264 0.448512 2.01632 13.1029 16.0466 16.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.001024 4096 340 1500 16384 3.24387 73.3157 104.534 181.14 181.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000256 512 400 250 68608 2.76067 1.70339 8.43926 52.4188 65.4521 65.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 0.000512 4096 175 2100 15360 5.78614 6.62858 103.002 209.521 325.01 325.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 0.000256 1024 115 1250 45056 7.99491 3.41136 53.9617 104.694 170.221 170.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1570 0.001024 512 380 200 15744 0.39936 0.45056 1.74627 13.1565 15.833 15.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.001024 4096 340 1500 16320 3.24467 68.2583 104.63 176.179 176.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000256 512 400 250 67584 2.73571 1.68157 7.25968 51.8262 63.6273 63.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 0.000512 4096 175 2100 14976 5.77459 6.61984 85.4284 209.38 307.274 307.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 0.000256 1024 115 1250 43008 7.99744 3.3681 44.078 103.502 159.098 159.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1570 0.001024 512 380 200 15360 0.397312 0.446464 3.88835 13.0284 17.8412 17.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.001024 4096 340 1500 16128 3.2297 59.9838 103.943 167.203 167.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000256 512 400 250 67584 2.79443 1.70742 6.4288 52.5581 63.6147 63.7236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 0.000512 4096 175 2100 14848 5.73002 6.52902 74.142 207.66 294.133 294.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 0.000256 1024 115 1250 45056 8.02522 3.4119 40.4528 104.962 157.01 157.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1570 0.001024 512 380 200 16128 0.399872 0.454656 3.12934 13.241 17.3091 17.3857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.001024 4096 340 1500 16488 3.25203 121.887 104.888 230.084 230.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000256 512 400 250 69120 2.74662 1.70448 13.3879 52.3947 70.3599 70.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 0.000512 4096 175 2100 15408 5.79338 6.60262 160.472 209.251 382.194 382.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 0.000256 1024 115 1250 44928 7.92493 3.38534 85.0916 103.864 200.422 200.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1570 0.001024 512 380 200 15840 0.394624 0.450816 2.20592 13.1741 16.3105 16.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.001024 4096 340 1500 16416 3.25216 90.173 104.789 198.26 198.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000256 512 400 250 67968 2.74374 1.69069 9.33302 52.0029 65.8949 66.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 0.000512 4096 175 2100 15264 5.78608 6.61664 113.67 209.439 335.587 335.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 0.000256 1024 115 1250 43776 7.83766 3.34106 59.3529 102.415 173.103 173.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1570 0.001024 512 380 200 15552 0.39376 0.4496 2.13213 13.0273 16.0866 16.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.001024 4096 340 1500 16200 3.23504 75.7204 103.99 182.992 183.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000256 512 400 250 69120 2.76262 1.71008 8.08739 52.4252 65.1125 65.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 0.000512 4096 175 2100 14688 5.7385 6.53107 90.3718 207.462 310.175 310.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 0.000256 1024 115 1250 41472 8.03469 3.34234 46.3953 102.385 160.315 160.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1570 0.001024 512 380 200 15552 0.395232 0.450848 2.08336 13.0783 16.089 16.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.001024 4096 340 1500 16128 3.23418 71.21 103.996 178.49 178.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000256 512 400 250 66816 2.71309 1.6792 7.64598 51.3226 63.484 63.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 0.000512 4096 175 2100 14976 5.75283 6.59517 90.1284 208.621 311.171 311.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 0.000256 1024 115 1250 41472 7.70246 3.24662 44.9427 99.3927 155.44 155.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1570 0.001024 512 380 200 15120 0.394848 0.44416 3.8784 12.9347 17.7362 17.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.001024 4096 340 1500 16200 3.2505 66.277 104.79 174.364 174.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000256 512 400 250 69120 2.76941 1.71226 7.34941 52.5396 64.4962 64.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 0.000512 4096 175 2100 14400 5.71562 6.51075 78.7213 206.736 297.754 297.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 0.000256 1024 115 1250 40320 7.98595 3.29446 40.8048 101.057 153.296 153.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1570 0.001024 512 380 200 16000 0.395488 0.452608 2.91635 13.1774 17.0266 17.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.001024 4096 340 1500 16480 3.25155 117.76 104.787 225.846 225.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000256 512 400 250 68480 2.74016 1.69597 12.7199 52.1286 69.4145 69.5214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 0.000512 4096 175 2100 15360 5.77088 6.61491 153.686 209.095 375.239 375.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 0.000256 1024 115 1250 44800 7.85885 3.36896 82.7912 103.261 197.44 197.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1570 0.001024 512 380 200 15680 0.393408 0.448512 2.12285 13.1348 16.1778 16.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.001024 4096 340 1500 16320 3.24022 85.4864 104.444 193.218 193.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000256 512 400 250 67840 2.72746 1.68851 9.05834 51.802 65.4017 65.5098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 0.000512 4096 175 2100 15040 5.75011 6.58957 106.502 208.841 327.754 327.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 530 0.000256 1024 115 1250 43520 7.968 3.36691 54.7541 103.45 169.688 169.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1570 0.001024 512 380 200 15840 0.395424 0.448512 1.82861 13.1859 15.9397 16.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.001024 4096 340 1500 16320 3.24813 74.4018 104.867 182.563 182.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000256 512 400 250 67200 2.74694 1.68758 7.73277 51.849 64.1397 64.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 0.000512 4096 175 2100 14880 5.71974 6.52656 88.6088 207.531 308.456 308.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 0.000256 1024 115 1250 42240 8.07632 3.3744 45.7001 103.548 160.852 160.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1570 0.001024 512 380 200 15360 0.400832 0.452704 1.78362 13.2456 15.9627 16.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.001024 4096 340 1500 16000 3.2217 70.2102 103.585 177.062 177.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000256 512 400 250 66560 2.7704 1.69062 7.236 51.9055 63.7271 63.8357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 0.000512 4096 175 2100 14720 5.73027 6.5536 81.2858 207.984 301.626 301.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 0.000256 1024 115 1250 40960 8.1863 3.3751 41.4077 103.664 156.783 156.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1570 0.001024 512 380 200 14400 0.387648 0.436224 2.11149 12.7535 15.7722 15.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.001024 4096 340 1500 16000 3.22797 67.0453 103.932 174.255 174.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000256 512 400 250 67200 2.75648 1.69267 7.09878 51.9222 63.5942 63.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 0.000512 4096 175 2100 14400 5.75677 6.5536 78.9719 208.24 299.595 299.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 0.000256 1024 115 1250 44800 7.91222 3.37766 44.162 103.687 159.294 159.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1570 0.001024 512 380 240 15552 0.400256 0.452576 4.25075 13.212 18.4005 18.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.001024 4096 340 1500 16544 3.25702 96.6147 104.889 204.805 204.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000256 512 400 240 68352 2.77315 1.70618 15.9549 52.5394 73.0985 73.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 520 0.000512 4096 175 2100 15168 5.79418 6.61946 218.026 209.387 439.904 439.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 0.000256 1024 115 1260 45056 7.98342 3.4072 64.982 104.589 181.113 181.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1570 0.001024 512 380 240 15488 0.398144 0.452608 4.22554 13.2414 18.3993 18.4762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 0.001024 4096 340 1500 16512 3.25632 66.3578 104.946 174.604 174.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000256 512 400 240 68096 2.76637 1.70163 15.4415 52.4172 72.4536 72.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 520 0.000512 4096 175 2100 15104 5.79568 6.61293 215.863 209.327 437.674 437.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 0.000256 1024 115 1260 45056 7.99021 3.40787 43.5877 104.688 159.83 159.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1570 0.001024 512 380 240 15360 0.397312 0.45616 4.19891 13.2232 18.3606 18.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 0.001024 4096 340 1500 16416 3.24374 56.5862 104.621 164.497 164.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000256 512 400 240 67584 2.76656 1.69779 15.3741 52.2713 72.2372 72.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 520 0.000512 4096 175 2100 14976 5.77539 6.58838 213.99 208.84 435.271 435.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 530 0.000256 1024 115 1260 43008 7.99315 3.36323 34.2408 103.482 149.234 149.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1570 0.001024 512 380 240 15104 0.394144 0.450944 4.11462 13.0996 18.1432 18.2211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 0.001024 4096 340 1500 16384 3.24733 51.6479 104.505 159.444 159.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000256 512 400 240 67584 2.78246 1.70758 16.1556 52.4091 73.1799 73.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 520 0.000512 4096 175 2100 15104 5.81018 6.62739 216.635 209.47 438.621 438.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 530 0.000256 1024 115 1260 45056 8.00013 3.40992 31.1814 104.79 147.538 147.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 0.001024 512 380 240 15520 0.397856 0.453568 5.78589 13.2071 19.9277 20.0033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.001024 4096 340 1500 16520 3.25421 127.063 104.804 235.167 235.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000256 512 400 240 68480 2.78131 1.71216 14.0075 52.5414 71.172 71.2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 0.000512 4096 175 2100 15120 5.79565 6.61299 168.057 209.34 389.876 389.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 0.000256 1024 115 1260 45440 8.01891 3.42528 92.6326 104.945 209.174 209.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1570 0.001024 512 380 240 15360 0.395424 0.448352 6.10227 13.1872 20.2156 20.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.001024 4096 340 1500 16480 3.25184 82.6026 104.866 190.768 190.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000256 512 400 240 67840 2.7585 1.69779 9.01824 52.1669 65.7685 65.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 0.000512 4096 175 2100 15040 5.77971 6.6089 104.927 209.249 326.637 326.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 0.000256 1024 115 1260 43520 7.97613 3.36896 54.4077 103.332 169.237 169.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1570 0.001024 512 380 240 15120 0.396 0.452576 5.91242 13.108 19.9513 20.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.001024 4096 340 1500 16440 3.25226 69.0415 104.874 177.214 177.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000256 512 400 240 68160 2.77731 1.70547 22.8078 52.4168 79.834 79.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 520 0.000512 4096 175 2100 14880 5.80688 6.61094 84.9808 209.488 306.959 307.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 0.000256 1024 115 1260 44160 7.94362 3.36691 45.2917 103.396 160.156 160.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1570 0.001024 512 380 240 15040 0.395264 0.4472 5.73622 13.1221 19.7849 19.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 0.001024 4096 340 1500 16320 3.24275 60.9017 104.372 168.561 168.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000256 512 400 240 66560 2.75018 1.68458 20.9313 51.7624 77.2536 77.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 520 0.000512 4096 175 2100 14720 5.75488 6.58982 306.979 208.696 528.102 528.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 0.000256 1024 115 1260 43520 7.97043 3.36896 38.325 103.379 153.195 153.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 0.001024 512 380 240 15456 0.393952 0.45056 5.24189 13.1788 19.3517 19.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.001024 4096 340 1500 16512 3.24874 118.243 104.801 226.34 226.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000256 512 400 240 68352 2.76595 1.70973 12.7895 52.4603 69.8516 69.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 0.000512 4096 175 2100 15168 5.77872 6.61661 153.946 209.471 375.886 375.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 0.000256 1024 115 1260 44544 8.00218 3.39763 83.2163 104.262 199.036 199.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 0.001024 512 380 240 15360 0.39744 0.451488 4.96016 13.2137 19.1047 19.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.001024 4096 340 1500 16416 3.24608 77.6367 104.539 185.468 185.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000256 512 400 240 67584 2.76768 1.69622 8.61414 52.2321 65.4367 65.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 0.000512 4096 175 2100 14976 5.75632 6.58669 97.3476 208.682 318.445 318.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 0.000256 1024 115 1260 43008 7.98378 3.36282 50.6353 103.288 165.424 165.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1570 0.001024 512 380 240 15264 0.393216 0.452992 4.97386 13.1836 19.0871 19.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.001024 4096 340 1500 16416 3.24915 66.0375 104.862 174.193 174.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000256 512 400 240 66816 2.76624 1.69165 6.88509 52.0397 63.5069 63.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 0.000512 4096 175 2100 14976 5.77763 6.60979 79.895 209.589 301.945 302.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 0.000256 1024 115 1260 41472 8.00672 3.33974 39.8848 102.384 153.769 153.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1570 0.001024 512 380 240 14976 0.394176 0.446464 5.0816 13.1617 19.1652 19.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.001024 4096 340 1500 16320 3.24221 59.1533 104.632 167.072 167.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000256 512 400 240 66048 2.7744 1.68534 6.33792 51.8284 62.7508 62.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 0.000512 4096 175 2100 14976 5.76707 6.61565 73.836 209.38 295.671 295.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 0.000256 1024 115 1260 43008 8.00867 3.37123 37.6671 103.504 152.705 152.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1570 0.001024 512 380 240 14880 0.393792 0.450176 5.22781 13.1791 19.3342 19.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.001024 4096 340 1500 16320 3.2511 54.3396 104.788 162.423 162.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000256 512 400 240 67200 2.74339 1.68947 19.6852 51.8083 76.0565 76.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 520 0.000512 4096 175 2100 14400 5.71856 6.5329 59.6142 207.381 279.317 279.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 0.000256 1024 115 1260 42240 8.07907 3.3736 32.8425 103.475 147.93 148.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 0.001024 512 380 240 15456 0.398784 0.449312 3.33843 13.171 17.4414 17.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.001024 4096 340 1500 16520 3.25299 113.786 104.861 221.945 222.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000256 512 400 240 68096 2.78269 1.71021 12.5738 52.4497 69.6406 69.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 0.000512 4096 175 2100 15120 5.80851 6.60621 147.591 209.451 369.531 369.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 0.000256 1024 115 1260 44800 8.04691 3.41974 80.0396 104.897 196.558 196.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1570 0.001024 512 380 240 15232 0.395392 0.446624 2.02675 13.1467 16.098 16.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.001024 4096 340 1500 16464 3.25632 77.0974 104.974 185.371 185.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000256 512 400 240 68096 2.78141 1.71008 8.23878 52.547 65.4033 65.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 520 0.000512 4096 175 2100 14784 5.75898 6.5695 92.9809 208.78 314.16 314.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 0.000256 1024 115 1260 43008 8.03526 3.38125 48.8058 103.736 164.11 164.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1570 0.001024 512 380 240 15120 0.396096 0.445216 4.5792 13.0954 18.6012 18.6777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.001024 4096 340 1500 16296 3.23446 65.2179 104.275 172.774 172.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000256 512 400 240 67200 2.81658 1.71219 6.8744 52.5386 64.069 64.1761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 0.000512 4096 175 2100 14784 5.76691 6.55181 79.2423 208.29 299.922 300.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 0.000256 1024 115 1260 43008 8.19942 3.42707 41.4971 104.926 158.207 158.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1570 0.001024 512 380 240 15232 0.395264 0.449024 4.52902 13.2125 18.6686 18.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.001024 4096 340 1500 16352 3.25629 58.7571 104.875 166.931 166.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000256 512 400 240 66304 2.77786 1.69363 6.3057 51.9698 62.8757 62.9856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 0.000512 4096 175 2100 14336 5.74464 6.55565 66.1852 207.985 286.54 286.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 0.000256 1024 115 1260 39424 8.06621 3.29994 33.9225 101.393 146.835 146.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1570 0.001024 512 380 240 15120 0.398496 0.448512 4.64931 13.0981 18.6755 18.7538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.001024 4096 340 1500 16240 3.2473 53.8926 104.579 161.763 161.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000256 512 400 240 64960 2.78077 1.67731 5.48682 51.4041 61.4737 61.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 0.000512 4096 175 2100 14560 5.78522 6.59392 60.4541 208.879 281.784 281.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 0.000256 1024 115 1260 40320 8.17242 3.34957 30.5572 102.668 144.906 145.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1570 0.001024 512 380 240 15488 0.399712 0.45056 3.18342 13.2311 17.3519 17.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.001024 4096 340 1500 16512 3.25427 106.123 104.873 214.295 214.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000256 512 400 240 68096 2.77213 1.70195 12.0677 52.3795 69.0483 69.1551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 0.000512 4096 175 2100 15104 5.77453 6.61299 140.513 209.184 362.157 362.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 0.000256 1024 115 1260 45056 8.00243 3.40637 76.4373 104.742 192.745 192.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1570 0.001024 512 380 240 15104 0.395296 0.450112 2.08253 13.1092 16.1203 16.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.001024 4096 340 1500 16384 3.2423 76.7238 104.619 184.633 184.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000256 512 400 240 67584 2.788 1.70598 8.24422 52.4683 65.337 65.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 0.000512 4096 175 2100 15104 5.78986 6.62806 97.5388 209.695 319.727 319.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 0.000256 1024 115 1260 45056 8.00758 3.40787 51.3639 104.781 167.713 167.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1570 0.001024 512 380 240 14976 0.397344 0.448512 1.97258 13.1512 16.0534 16.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.001024 4096 340 1500 16320 3.24512 65.6785 104.545 173.517 173.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000256 512 400 240 66048 2.77539 1.6855 7.05907 51.7844 63.4317 63.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 0.000512 4096 175 2100 14976 5.76778 6.61747 81.8868 209.212 303.559 303.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 0.000256 1024 115 1260 43008 8.00749 3.37165 41.0348 103.416 155.987 156.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1570 0.001024 512 380 240 14848 0.395264 0.446464 1.93014 13.0133 15.8707 15.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.001024 4096 340 1500 16128 3.2265 58.9701 103.82 166.065 166.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000256 512 400 240 67584 2.79469 1.70803 6.45776 52.4949 63.5864 63.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 0.000512 4096 175 2100 14336 5.72419 6.5432 70.4698 207.416 290.229 290.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 0.000256 1024 115 1260 45056 8.0135 3.41606 40.4785 104.841 156.899 157.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1570 0.001024 512 380 240 14720 0.39952 0.450272 4.16342 13.2417 18.3374 18.4136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.001024 4096 340 1500 16000 3.21626 53.8665 103.568 160.699 160.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000256 512 400 240 66560 2.76634 1.6896 6.41203 51.8961 62.8864 62.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 0.000512 4096 175 2100 14080 5.73856 6.55155 65.1709 207.947 285.48 285.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 0.000256 1024 115 1260 40960 8.18906 3.37366 33.2676 103.649 148.635 148.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1570 0.001024 512 380 192 16000 0.399104 0.45248 3.5104 13.2236 17.6679 17.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.001024 4096 340 1536 16480 3.25837 97.2494 104.983 205.536 205.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000256 512 400 256 67840 2.78598 1.70925 16.4508 52.5641 73.6365 73.7447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 520 0.000512 4096 175 2112 15680 5.80141 6.61914 221.063 209.499 443.063 443.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 0.000256 1024 115 1280 43008 8.13056 3.4105 63.2254 104.642 179.568 179.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1570 0.001024 512 380 192 16000 0.398976 0.452704 3.5025 13.2351 17.6755 17.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 0.001024 4096 340 1536 16448 3.25501 65.6721 104.928 173.904 173.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000256 512 400 256 67584 2.78134 1.70758 15.8412 52.3916 72.851 72.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 520 0.000512 4096 175 2112 15616 5.80608 6.62109 219.742 209.211 441.46 441.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 0.000256 1024 115 1280 43008 8.14739 3.40778 41.1701 104.629 157.519 157.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1570 0.001024 512 380 192 15936 0.395968 0.45056 3.49286 13.2218 17.6435 17.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 0.001024 4096 340 1536 16416 3.25635 57.3279 104.987 165.62 165.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000256 512 400 256 66816 2.78598 1.70019 15.79 52.264 72.6653 72.7738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 520 0.000512 4096 175 2112 15360 5.76707 6.59008 215.95 208.818 437.207 437.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 530 0.000256 1024 115 1280 41472 8.1097 3.36493 33.4064 103.474 148.51 148.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1570 0.001024 512 380 192 15616 0.394016 0.448704 3.43302 13.1191 17.4782 17.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 0.001024 4096 340 1536 16384 3.25498 50.1749 104.998 158.474 158.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000256 512 400 256 67584 2.78429 1.7065 16.7927 52.4663 73.881 73.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 520 0.000512 4096 175 2112 15616 5.80506 6.61914 220.121 209.699 442.329 442.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 530 0.000256 1024 115 1280 43008 8.15962 3.4112 29.9751 104.916 146.622 146.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1570 0.001024 512 380 192 16000 0.39904 0.451136 4.6808 13.2144 18.8297 18.9072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.001024 4096 340 1536 16440 3.25014 126.427 104.824 234.545 234.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000256 512 400 256 67840 2.79984 1.71395 14.22 52.5764 71.4357 71.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 0.000512 4096 175 2112 15600 5.8057 6.60675 167.563 209.48 389.525 389.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 0.000256 1024 115 1280 42880 8.21392 3.42429 86.1406 105.004 202.942 203.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1570 0.001024 512 380 192 15840 0.393408 0.452992 4.95462 13.1784 19.064 19.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.001024 4096 340 1536 16400 3.24864 80.2452 104.751 188.292 188.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000256 512 400 256 67200 2.77731 1.69776 9.21261 52.1367 65.9532 66.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 0.000512 4096 175 2112 15520 5.75715 6.60506 102.992 209.125 324.552 324.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 0.000256 1024 115 1280 40960 8.1521 3.36864 50.6834 103.266 165.629 165.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1570 0.001024 512 380 192 15600 0.394048 0.448448 4.85248 13.1145 18.8913 18.9682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.001024 4096 340 1536 16320 3.24746 68.0898 104.615 175.997 176.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000256 512 400 256 67200 2.80166 1.70739 22.8024 52.4169 79.856 79.9703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 520 0.000512 4096 175 2112 15360 5.7895 6.61046 84.3152 209.486 306.274 306.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 0.000256 1024 115 1280 40320 8.22064 3.37334 41.0496 103.395 156.191 156.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1570 0.001024 512 380 192 15680 0.393536 0.449024 4.67555 13.1247 18.7243 18.8014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.001024 4096 340 1536 16320 3.24787 60.7089 104.739 168.743 168.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000256 512 400 256 66560 2.7503 1.68483 21.3505 51.7604 77.6785 77.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 520 0.000512 4096 175 2112 15360 5.74669 6.58621 302.139 208.668 523.219 523.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 0.000256 1024 115 1280 40960 8.15869 3.36605 36.6339 103.364 151.678 151.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1570 0.001024 512 380 192 15600 0.398656 0.450976 4.98595 13.1625 19.0808 19.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 0.001024 4096 340 1536 16200 3.23469 55.2806 104.407 162.972 163.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000256 512 400 256 65600 2.79197 1.6896 22.8353 51.8345 79.2764 79.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 520 0.000512 4096 175 2112 15200 5.80246 6.61059 295.87 209.51 517.874 517.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 530 0.000256 1024 115 1280 41600 8.15347 3.37917 34.0091 103.52 149.218 149.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1570 0.001024 512 380 192 15936 0.397088 0.452128 4.23939 13.1832 18.3546 18.4311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.001024 4096 340 1536 16464 3.25485 116.819 104.987 225.107 225.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000256 512 400 256 67584 2.7896 1.70518 13.0438 52.4926 70.1576 70.2654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 0.000512 4096 175 2112 15648 5.78355 6.61235 153.915 209.587 375.97 376.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 0.000256 1024 115 1280 42240 8.16893 3.39808 78.4746 104.322 194.515 194.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1570 0.001024 512 380 192 15936 0.395968 0.452608 4.02067 13.2229 18.1742 18.2535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.001024 4096 340 1536 16416 3.25795 77.4495 105 185.753 185.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000256 512 400 256 66816 2.78685 1.70035 8.73094 52.2693 65.6169 65.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 0.000512 4096 175 2112 15360 5.75693 6.59379 95.1009 208.839 316.366 316.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 0.000256 1024 115 1280 41472 8.10752 3.36486 48.3484 103.365 163.343 163.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1570 0.001024 512 380 192 15840 0.39568 0.450752 3.99635 13.1894 18.1146 18.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.001024 4096 340 1536 16272 3.23994 64.6164 104.49 172.395 172.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000256 512 400 256 66816 2.76614 1.69354 7.07056 52.0519 63.7114 63.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 0.000512 4096 175 2112 15552 5.79581 6.6111 79.35 209.638 301.469 301.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 0.000256 1024 115 1280 39168 8.19469 3.34205 37.1814 102.408 151.281 151.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1570 0.001024 512 380 192 15744 0.396576 0.45056 4.20045 13.1455 18.2746 18.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.001024 4096 340 1536 16320 3.25392 59.2222 104.927 167.449 167.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000256 512 400 256 66048 2.77418 1.68528 6.46768 51.7911 62.8408 62.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 0.000512 4096 175 2112 15360 5.77731 6.61197 70.7581 209.22 292.438 292.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 0.000256 1024 115 1280 39936 8.24186 3.37098 34.6884 103.423 149.882 150.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1570 0.001024 512 380 192 15360 0.395264 0.45168 4.27584 13.1754 18.383 18.4571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.001024 4096 340 1536 16080 3.22797 52.6751 103.899 159.848 159.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000256 512 400 256 65280 2.78378 1.68912 19.3378 51.8172 75.7584 75.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 520 0.000512 4096 175 2112 14880 5.71987 6.5329 59.6025 207.411 279.338 279.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 0.000256 1024 115 1280 38400 8.37693 3.37728 29.6099 103.487 145.004 145.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1570 0.001024 512 380 192 15904 0.397248 0.452608 2.74963 13.183 16.8646 16.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.001024 4096 340 1536 16408 3.24403 111.827 104.755 219.873 219.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000256 512 400 256 67648 2.7983 1.70589 12.7769 52.5086 69.913 70.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 0.000512 4096 175 2112 15680 5.80608 6.61094 146.635 209.681 368.809 368.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 0.000256 1024 115 1280 43008 8.18141 3.42026 74.7424 104.988 191.486 191.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1570 0.001024 512 380 192 15680 0.393888 0.447776 2.02778 13.145 16.0993 16.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.001024 4096 340 1536 16352 3.24208 74.2112 104.746 182.244 182.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000256 512 400 256 67200 2.80038 1.71104 8.45542 52.5416 65.6331 65.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 0.000512 4096 175 2112 15456 5.75366 6.56749 92.7561 208.771 313.922 313.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 0.000256 1024 115 1280 41216 8.17539 3.3833 45.4053 103.733 160.854 160.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1570 0.001024 512 380 192 15456 0.397312 0.448416 1.71834 13.2248 15.8696 15.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.001024 4096 340 1536 16296 3.24013 64.4432 105.678 173.406 173.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000256 512 400 256 67200 2.81555 1.71414 6.96733 53.0465 64.6713 64.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 0.000512 4096 175 2112 15120 5.76093 6.54806 76.1065 210.324 298.814 298.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 0.000256 1024 115 1280 43008 8.20403 3.42403 40.7936 105.946 158.523 158.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1570 0.001024 512 380 192 15680 0.397344 0.45152 3.6424 13.2145 17.7858 17.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.001024 4096 340 1536 16128 3.23379 57.8765 104.067 165.224 165.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000256 512 400 256 66304 2.77779 1.69293 6.46208 51.9839 63.0451 63.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 0.000512 4096 175 2112 15232 5.7441 6.56064 67.15 208.013 287.536 287.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 0.000256 1024 115 1280 39424 8.07149 3.29952 33.4362 101.405 146.366 146.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1570 0.001024 512 380 192 15120 0.395552 0.449632 3.65254 13.0983 17.6809 17.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.001024 4096 340 1536 15960 3.20922 52.3506 103.466 159.072 159.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000256 512 400 256 64960 2.78384 1.68131 5.64717 51.4119 61.6525 61.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 0.000512 4096 175 2112 15120 5.76333 6.59082 61.461 208.911 282.8 282.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 0.000256 1024 115 1280 40320 8.16259 3.35258 30.1587 102.685 144.515 144.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1570 0.001024 512 380 192 16000 0.398112 0.452608 2.76861 13.2437 16.9465 17.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.001024 4096 340 1536 16448 3.25571 107.247 104.998 215.549 215.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000256 512 400 256 67584 2.77827 1.70275 12.682 52.4257 69.7146 69.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 0.000512 4096 175 2112 15616 5.77078 6.61709 143.391 209.357 365.213 365.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 0.000256 1024 115 1280 43008 8.13968 3.4096 73.7871 104.821 190.314 190.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1570 0.001024 512 380 192 15616 0.395264 0.447424 1.8944 13.1012 15.9208 15.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.001024 4096 340 1536 16384 3.25427 76.5218 104.91 184.732 184.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000256 512 400 256 67584 2.78947 1.70518 8.61421 52.4202 65.6529 65.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 0.000512 4096 175 2112 15616 5.7816 6.62733 98.9807 209.523 320.985 321.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 0.000256 1024 115 1280 43008 8.1519 3.40992 49.2395 104.695 165.651 165.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1570 0.001024 512 380 192 15744 0.397888 0.45056 1.70954 13.156 15.7981 15.8736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.001024 4096 340 1536 16320 3.25427 63.9775 105.008 172.285 172.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000256 512 400 256 66048 2.77763 1.6855 7.32598 51.8267 63.7434 63.8515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 0.000512 4096 175 2112 15360 5.77866 6.62189 80.1191 209.378 301.966 302.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 0.000256 1024 115 1280 39936 8.24413 3.36947 38.4067 103.504 153.682 153.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1570 0.001024 512 380 192 15360 0.396032 0.446464 1.61443 13.0277 15.5667 15.6424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.001024 4096 340 1536 16128 3.24096 59.1503 104.311 166.747 166.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000256 512 400 256 67584 2.79648 1.70803 6.67645 52.5534 63.8611 63.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 0.000512 4096 175 2112 14848 5.72832 6.53722 72.5164 207.637 292.49 292.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 0.000256 1024 115 1280 40960 8.32746 3.40787 36.7905 104.953 153.633 153.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1570 0.001024 512 380 192 15360 0.39744 0.4528 3.43245 13.2407 17.6065 17.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.001024 4096 340 1536 16000 3.22544 54.3371 103.958 161.567 161.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000256 512 400 256 66560 2.76742 1.69363 6.65082 51.8976 63.1375 63.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 0.000512 4096 175 2112 14720 5.72416 6.55235 67.9083 207.955 288.214 288.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 0.000256 1024 115 1280 40960 8.19523 3.37306 33.5223 103.65 148.898 149.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1570 0.001024 512 380 192 14592 0.391072 0.440384 3.3312 12.7592 17.0053 17.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.001024 4096 340 1536 16128 3.25459 51.8446 104.928 160.072 160.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000256 512 400 256 64512 2.81526 1.68909 6.05984 51.9131 62.6075 62.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 0.000512 4096 175 2112 14592 5.74496 6.56426 62.6932 208.178 283.252 283.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 0.000256 1024 115 1280 36864 8.08106 3.25018 29.0274 99.5571 140.074 140.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1570 0.001024 512 380 256 14144 0.397312 0.452608 5.05744 13.2237 19.2132 19.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 0.001024 4096 340 1536 16496 3.25222 96.1563 104.91 204.362 204.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1890 0.000256 512 400 256 65152 2.84627 1.71008 16.882 52.5186 74.0845 74.1902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 520 0.000512 4096 175 2176 15200 5.81136 6.62246 243.523 209.609 465.638 465.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 530 0.000256 1024 115 1280 41216 8.32266 3.41402 63.9134 104.89 180.692 180.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1570 0.001024 512 380 256 14080 0.39568 0.4504 4.70835 13.218 18.8559 18.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.001024 4096 340 1536 16480 3.25206 105.797 104.988 214.084 214.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000256 512 400 256 65024 2.85062 1.70774 16.7056 52.5671 73.9568 74.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 520 0.000512 4096 175 2176 15104 5.80403 6.61725 225.689 209.55 447.74 447.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 0.000256 1024 115 1280 40960 8.29587 3.40714 70.0832 104.643 186.583 186.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1570 0.001024 512 380 256 14080 0.397312 0.452704 4.72458 13.2334 18.89 18.9698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 0.001024 4096 340 1536 16448 3.25309 72.1674 104.911 180.381 180.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000256 512 400 256 64512 2.85578 1.70291 15.9473 52.3791 73.0132 73.1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 520 0.000512 4096 175 2176 14976 5.7737 6.61709 223.443 209.187 445.101 445.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 0.000256 1024 115 1280 40960 8.30934 3.41149 45.7641 104.62 162.26 162.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1570 0.001024 512 380 256 14016 0.398912 0.451296 4.69347 13.2247 18.8492 18.9289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 0.001024 4096 340 1536 16416 3.25286 61.8775 105.015 170.189 170.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000256 512 400 256 64512 2.84186 1.7015 16.0748 52.2748 73.0189 73.1301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 520 0.000512 4096 175 2176 14784 5.78048 6.58864 220.529 208.865 441.842 441.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 0.000256 1024 115 1280 39936 8.23098 3.36467 37.4995 103.381 152.631 152.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1570 0.001024 512 380 256 13824 0.3976 0.449472 4.63667 13.1065 18.6735 18.7497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 0.001024 4096 340 1536 16384 3.25632 56.3546 104.927 164.58 164.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000256 512 400 256 64512 2.8527 1.70704 15.7116 52.4304 72.8305 72.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 520 0.000512 4096 175 2176 14848 5.80198 6.62746 221.476 209.554 443.537 443.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 530 0.000256 1024 115 1280 40960 8.3263 3.41014 34.1992 104.749 150.847 150.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1570 0.001024 512 380 256 13760 0.395264 0.452416 4.61824 13.1363 18.6855 18.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 0.001024 4096 340 1536 16320 3.24886 52.3092 104.839 160.443 160.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000256 512 400 256 62720 2.84339 1.68704 15.5132 51.8044 71.9773 72.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 520 0.000512 4096 175 2176 14720 5.75776 6.59091 219.256 208.865 440.551 440.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 530 0.000256 1024 115 1280 38400 8.35104 3.37165 29.9575 103.586 145.423 145.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1570 0.001024 512 380 256 13824 0.397024 0.45264 4.64029 13.1404 18.7127 18.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 0.001024 4096 340 1536 16320 3.25235 47.7757 104.883 155.961 156.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000256 512 400 256 62976 2.84294 1.6839 15.5688 51.7643 71.9886 72.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 520 0.000512 4096 175 2176 14592 5.77946 6.61917 217.371 209.13 438.979 439.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 530 0.000256 1024 115 1280 39936 8.24733 3.37037 29.1829 103.513 144.474 144.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1570 0.001024 512 380 256 13888 0.397248 0.450208 4.65693 13.2133 18.7982 18.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 0.001024 4096 340 1536 16128 3.23437 46.6252 104.05 153.954 154.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000256 512 400 256 62720 2.8583 1.69229 16.5012 51.9715 73.1505 73.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 520 0.000512 4096 175 2176 14336 5.75414 6.5577 213.969 207.978 434.339 434.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 530 0.000256 1024 115 1280 35840 8.35517 3.31162 24.9854 101.513 138.324 138.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1570 0.001024 512 380 256 13312 0.395264 0.445088 4.48125 13.0178 18.4254 18.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 0.001024 4096 340 1536 16128 3.23754 46.4581 104.226 153.967 154.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000256 512 400 256 63488 2.88253 1.70803 16.5906 52.5074 73.8153 73.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 520 0.000512 4096 175 2176 14336 5.74054 6.53875 213.792 207.466 433.619 433.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 530 0.000256 1024 115 1280 40960 8.33821 3.40768 27.051 104.993 143.942 144.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1570 0.001024 512 380 240 15232 0.395232 0.451584 4.15792 13.2088 18.2991 18.3826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 0.001024 4096 340 1500 16352 3.25622 45.1157 104.876 153.293 153.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1890 0.000256 512 400 240 66304 2.77357 1.69165 16.2114 51.9708 72.7787 72.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 520 0.000512 4096 175 2100 14336 5.75325 6.55974 206.217 207.976 426.58 426.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 530 0.000256 1024 115 1260 39424 8.06982 3.32186 23.522 101.505 136.573 136.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1570 0.001024 512 380 192 15680 0.396672 0.450144 3.45341 13.2115 17.594 17.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 0.001024 4096 340 1536 16128 3.23408 43.6775 104.048 151.004 151.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1890 0.000256 512 400 256 66304 2.77072 1.69117 16.8093 51.9704 73.3675 73.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 520 0.000512 4096 175 2112 15232 5.748 6.55392 215.057 207.973 435.404 435.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 530 0.000256 1024 115 1280 39424 8.06752 3.30445 23.6584 101.523 136.705 136.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1570 0.001024 512 380 200 15680 0.395264 0.449536 3.60352 13.1036 17.6374 17.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 0.001024 4096 340 1500 16240 3.24733 45.0555 104.653 153.001 153.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1890 0.000256 512 400 250 67200 2.72128 1.67731 16.5605 51.4466 72.5322 72.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 520 0.000512 4096 175 2100 15120 5.78173 6.59898 217.756 209.036 439.246 439.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 530 0.000256 1024 115 1250 40320 8.17424 3.34813 24.1608 102.863 138.698 138.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1570 0.001024 512 380 192 15680 0.396992 0.4528 3.48771 13.1092 17.5282 17.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 0.001024 4096 340 1536 15960 3.20922 43.5146 103.552 150.322 150.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1890 0.000256 512 400 240 67200 2.7215 1.67741 16.0406 51.4559 72.0241 72.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 520 0.000512 4096 175 2112 15120 5.78906 6.60013 216.804 209.075 438.341 438.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 530 0.000256 1024 115 1248 40320 8.17539 3.35274 23.8727 102.886 138.446 138.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1570 0.001024 512 380 192 16384 0.397312 0.448608 3.35869 13.1023 17.39 17.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 0.001024 4096 340 1504 16384 3.24618 48.776 104.564 156.632 156.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1890 0.000256 512 400 256 68608 2.75885 1.70803 16.5246 52.4172 73.5327 73.6444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 520 0.000512 4096 175 2080 15872 5.80614 6.62733 220.862 209.5 442.87 442.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 530 0.000256 1024 115 1248 45056 8.00275 3.41251 34.3529 104.816 150.743 150.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1570 0.001024 512 380 192 15360 0.388896 0.432896 4.4353 12.6947 18.0339 18.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 0.001024 4096 340 1504 15840 3.21965 64.593 103.54 171.399 171.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000256 512 400 256 65280 2.79014 1.6896 22.1488 51.972 78.7234 78.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 520 0.000512 4096 175 2080 15360 5.75478 6.58656 303.29 208.659 524.368 524.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 530 0.000256 1024 115 1248 38400 8.39878 3.38349 38.0307 103.785 153.757 153.879
