
Best Mat: /dw8192.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 18763 est. gflops = 0.444982 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /dw8192.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 17412 est. gflops = 0.479508 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /dw8192.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 17165 est. gflops = 0.486408 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /dw8192.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 17165 est. gflops = 0.486408 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /consph.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 1.1087e+06 est. gflops = 1.08424 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /consph.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 1.08998e+06 est. gflops = 1.10286 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /consph.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 315146 est. gflops = 3.81441 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /consph.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 315146 est. gflops = 3.81441 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /dense.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 55296 est. gflops = 15.1704 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best Mat: /dense.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 1024 inputWidth = 40 numPipes = 2 est. cycles = 55296 est. gflops = 15.1704 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1260 Clock frequency 100
Best Mat: /dense.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 55296 est. gflops = 15.1704 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best overall Mat: /dense.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 55296 est. gflops = 15.1704 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best Mat: /t2d_q9_A_01.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 28598 est. gflops = 0.608609 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /t2d_q9_A_01.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 28361 est. gflops = 0.613695 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /t2d_q9_A_01.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 21498 est. gflops = 0.80961 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /t2d_q9_A_01.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 21498 est. gflops = 0.80961 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /mac_econ_fwd500.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 4.93314e+06 est. gflops = 0.0516259 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /mac_econ_fwd500.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 4.90294e+06 est. gflops = 0.0519439 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /mac_econ_fwd500.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 468220 est. gflops = 0.543928 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /mac_econ_fwd500.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 468220 est. gflops = 0.543928 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /rma10.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 409835 est. gflops = 1.15852 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /rma10.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 396315 est. gflops = 1.19804 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /rma10.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 145861 est. gflops = 3.25516 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /rma10.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 145861 est. gflops = 3.25516 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /raefsky1.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 11011 est. gflops = 5.34513 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best Mat: /raefsky1.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 10226 est. gflops = 5.75545 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best Mat: /raefsky1.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 11011 est. gflops = 5.34513 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best overall Mat: /raefsky1.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 10226 est. gflops = 5.75545 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best Mat: /shipsec1.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 2.59146e+06 est. gflops = 0.603013 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /shipsec1.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 2.5737e+06 est. gflops = 0.607172 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /shipsec1.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 474208 est. gflops = 3.29535 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /shipsec1.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 474208 est. gflops = 3.29535 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
find: `./test_architecture' terminated by signal 7
Best Mat: /epb1.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 43234 est. gflops = 0.439714 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /epb1.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 39920 est. gflops = 0.476217 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /epb1.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 32615 est. gflops = 0.582879 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /epb1.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 32615 est. gflops = 0.582879 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /torso2.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 1.62358e+06 est. gflops = 0.127308 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /torso2.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 1.62048e+06 est. gflops = 0.127551 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /torso2.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 250954 est. gflops = 0.823635 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /torso2.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 250954 est. gflops = 0.823635 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /cant.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 666649 est. gflops = 1.20225 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /cant.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 659588 est. gflops = 1.21512 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /cant.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 190609 est. gflops = 4.20482 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /cant.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 190609 est. gflops = 4.20482 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /scircuit.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 3.39386e+06 est. gflops = 0.05651 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /scircuit.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 3.36708e+06 est. gflops = 0.0569595 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /scircuit.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 466136 est. gflops = 0.41144 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /scircuit.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 466136 est. gflops = 0.41144 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /conf5_4-8x8-05.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 381696 est. gflops = 1.00443 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /conf5_4-8x8-05.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 3072 inputWidth = 8 numPipes = 3 est. cycles = 369152 est. gflops = 1.03856 ResourceUsage: LUTs: 82854 FFs: 114134 DSPs: 240 BRAMs: 1794 Clock frequency 100
Best Mat: /conf5_4-8x8-05.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 153564 est. gflops = 2.49659 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best overall Mat: /conf5_4-8x8-05.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 1024 inputWidth = 24 numPipes = 3 est. cycles = 153564 est. gflops = 2.49659 ResourceUsage: LUTs: 153222 FFs: 213014 DSPs: 720 BRAMs: 1794 Clock frequency 100
Best Mat: /psmigr_2.mtx Arch: SimpleSpmvArchitectureSimpleSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 13995 est. gflops = 7.71736 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best Mat: /psmigr_2.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 12591 est. gflops = 8.5779 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best Mat: /psmigr_2.mtx Arch: SkipEmptyRowsSpmvArchitectureSkipEmptyRowsSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 13995 est. gflops = 7.71736 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100
Best overall Mat: /psmigr_2.mtx Arch: FstSpmvArchitectureFstSpmvArchitecture cacheSize = 2048 inputWidth = 40 numPipes = 2 est. cycles = 12591 est. gflops = 8.5779 ResourceUsage: LUTs: 157060 FFs: 218596 DSPs: 800 BRAMs: 1420 Clock frequency 100

