// Seed: 3288215235
`define pp_4 0
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  logic id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_1[1 : 1] = 1;
  type_18(
      1, 1, id_2
  );
endmodule
