digraph "CFG for 'x2nrealloc' function" {
	label="CFG for 'x2nrealloc' function";

	Node0x148a030 [shape=record,label="{%3:\l  %4 = alloca i8*, align 8\l  %5 = alloca i64*, align 8\l  %6 = alloca i64, align 8\l  %7 = alloca i64, align 8\l  store i8* %0, i8** %4, align 8, !tbaa !611\l  call void @llvm.dbg.declare(metadata i8** %4, metadata !186, metadata\l... !DIExpression()), !dbg !615\l  store i64* %1, i64** %5, align 8, !tbaa !611\l  call void @llvm.dbg.declare(metadata i64** %5, metadata !187, metadata\l... !DIExpression()), !dbg !616\l  store i64 %2, i64* %6, align 8, !tbaa !617\l  call void @llvm.dbg.declare(metadata i64* %6, metadata !188, metadata\l... !DIExpression()), !dbg !619\l  %8 = bitcast i64* %7 to i8*, !dbg !620\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #11, !dbg !620\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !189, metadata\l... !DIExpression()), !dbg !621\l  %9 = load i64*, i64** %5, align 8, !dbg !622, !tbaa !611\l  %10 = load i64, i64* %9, align 8, !dbg !623, !tbaa !617\l  store i64 %10, i64* %7, align 8, !dbg !621, !tbaa !617\l  %11 = load i8*, i8** %4, align 8, !dbg !624, !tbaa !611\l  %12 = icmp ne i8* %11, null, !dbg !624\l  br i1 %12, label %33, label %13, !dbg !626\l|{<s0>T|<s1>F}}"];
	Node0x148a030:s0 -> Node0x148cf30;
	Node0x148a030:s1 -> Node0x148b4f0;
	Node0x148b4f0 [shape=record,label="{%13:\l\l  %14 = load i64, i64* %7, align 8, !dbg !627, !tbaa !617\l  %15 = icmp ne i64 %14, 0, !dbg !627\l  br i1 %15, label %26, label %16, !dbg !630\l|{<s0>T|<s1>F}}"];
	Node0x148b4f0:s0 -> Node0x148ce40;
	Node0x148b4f0:s1 -> Node0x148cdf0;
	Node0x148cdf0 [shape=record,label="{%16:\l\l  %17 = load i64, i64* %6, align 8, !dbg !631, !tbaa !617\l  %18 = udiv i64 128, %17, !dbg !633\l  store i64 %18, i64* %7, align 8, !dbg !634, !tbaa !617\l  %19 = load i64, i64* %7, align 8, !dbg !635, !tbaa !617\l  %20 = icmp ne i64 %19, 0, !dbg !636\l  %21 = xor i1 %20, true, !dbg !636\l  %22 = zext i1 %21 to i32, !dbg !636\l  %23 = sext i32 %22 to i64, !dbg !636\l  %24 = load i64, i64* %7, align 8, !dbg !637, !tbaa !617\l  %25 = add i64 %24, %23, !dbg !637\l  store i64 %25, i64* %7, align 8, !dbg !637, !tbaa !617\l  br label %26, !dbg !638\l}"];
	Node0x148cdf0 -> Node0x148ce40;
	Node0x148ce40 [shape=record,label="{%26:\l\l  %27 = load i64, i64* %6, align 8, !dbg !639, !tbaa !617\l  %28 = udiv i64 9223372036854775807, %27, !dbg !639\l  %29 = load i64, i64* %7, align 8, !dbg !639, !tbaa !617\l  %30 = icmp ult i64 %28, %29, !dbg !639\l  br i1 %30, label %31, label %32, !dbg !641\l|{<s0>T|<s1>F}}"];
	Node0x148ce40:s0 -> Node0x148ce90;
	Node0x148ce40:s1 -> Node0x148cee0;
	Node0x148ce90 [shape=record,label="{%31:\l\l  call void @xalloc_die() #13, !dbg !642\l  unreachable, !dbg !642\l}"];
	Node0x148cee0 [shape=record,label="{%32:\l\l  br label %45, !dbg !643\l}"];
	Node0x148cee0 -> Node0x148d020;
	Node0x148cf30 [shape=record,label="{%33:\l\l  %34 = load i64, i64* %6, align 8, !dbg !644, !tbaa !617\l  %35 = udiv i64 6148914691236517204, %34, !dbg !647\l  %36 = load i64, i64* %7, align 8, !dbg !648, !tbaa !617\l  %37 = icmp ule i64 %35, %36, !dbg !649\l  br i1 %37, label %38, label %39, !dbg !650\l|{<s0>T|<s1>F}}"];
	Node0x148cf30:s0 -> Node0x148cf80;
	Node0x148cf30:s1 -> Node0x148cfd0;
	Node0x148cf80 [shape=record,label="{%38:\l\l  call void @xalloc_die() #13, !dbg !651\l  unreachable, !dbg !651\l}"];
	Node0x148cfd0 [shape=record,label="{%39:\l\l  %40 = load i64, i64* %7, align 8, !dbg !652, !tbaa !617\l  %41 = udiv i64 %40, 2, !dbg !653\l  %42 = add i64 %41, 1, !dbg !654\l  %43 = load i64, i64* %7, align 8, !dbg !655, !tbaa !617\l  %44 = add i64 %43, %42, !dbg !655\l  store i64 %44, i64* %7, align 8, !dbg !655, !tbaa !617\l  br label %45\l}"];
	Node0x148cfd0 -> Node0x148d020;
	Node0x148d020 [shape=record,label="{%45:\l\l  %46 = load i64, i64* %7, align 8, !dbg !656, !tbaa !617\l  %47 = load i64*, i64** %5, align 8, !dbg !657, !tbaa !611\l  store i64 %46, i64* %47, align 8, !dbg !658, !tbaa !617\l  %48 = load i8*, i8** %4, align 8, !dbg !659, !tbaa !611\l  %49 = load i64, i64* %7, align 8, !dbg !660, !tbaa !617\l  %50 = load i64, i64* %6, align 8, !dbg !661, !tbaa !617\l  %51 = mul i64 %49, %50, !dbg !662\l  %52 = call i8* @xrealloc(i8* %48, i64 %51), !dbg !663\l  %53 = bitcast i64* %7 to i8*, !dbg !664\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %53) #11, !dbg !664\l  ret i8* %52, !dbg !665\l}"];
}
