{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665689249426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665689249427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:27:29 2022 " "Processing started: Thu Oct 13 16:27:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665689249427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689249427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microwave -c microwave " "Command: quartus_map --read_settings_files=on --write_settings_files=off microwave -c microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689249427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665689249782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665689249782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/contador_7_n_reciclavel.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/contador_7_n_reciclavel.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_7_n_reciclavel " "Found entity 1: contador_7_n_reciclavel" {  } { { "encoder/nivel3/contador_7_n_reciclavel.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/contador_7_n_reciclavel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/divide_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/divide_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_freq " "Found entity 1: divide_freq" {  } { { "encoder/nivel3/divide_freq.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/divide_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "encoder/nivel3/mux_2_to_1.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder/encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder_7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/decoder_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7 " "Found entity 1: decoder_7" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/nivel3/counter_mod_6.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/nivel3/counter_mod_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod_6 " "Found entity 1: Counter_mod_6" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/nivel3/counter_mod_10.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/nivel3/counter_mod_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod_10 " "Found entity 1: Counter_mod_10" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/nivel3/counter_mod_10_min.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/nivel3/counter_mod_10_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod_10_min " "Found entity 1: Counter_mod_10_min" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer/timer.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnetron/nivel3/latch_sr.v 1 1 " "Found 1 design units, including 1 entities, in source file magnetron/nivel3/latch_sr.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR " "Found entity 1: latch_SR" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnetron/logica_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file magnetron/logica_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 logica_mag " "Found entity 1: logica_mag" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnetron/controle_magnetron.v 1 1 " "Found 1 design units, including 1 entities, in source file magnetron/controle_magnetron.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_magnetron " "Found entity 1: controle_magnetron" {  } { { "magnetron/controle_magnetron.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/controle_magnetron.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microwave.v 1 1 " "Found 1 design units, including 1 entities, in source file microwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 microwave " "Found entity 1: microwave" {  } { { "microwave.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665689260968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689260968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Hz_1_clock encoder.v(13) " "Verilog HDL Implicit Net warning at encoder.v(13): created implicit net for \"Hz_1_clock\"" {  } { { "encoder/encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689260970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microwave " "Elaborating entity \"microwave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665689261018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_magnetron controle_magnetron:controller " "Elaborating entity \"controle_magnetron\" for hierarchy \"controle_magnetron:controller\"" {  } { { "microwave.v" "controller" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_mag controle_magnetron:controller\|logica_mag:logica " "Elaborating entity \"logica_mag\" for hierarchy \"controle_magnetron:controller\|logica_mag:logica\"" {  } { { "magnetron/controle_magnetron.v" "logica" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/controle_magnetron.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261075 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S logica_mag.v(6) " "Verilog HDL Always Construct warning at logica_mag.v(6): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665689261076 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R logica_mag.v(6) " "Verilog HDL Always Construct warning at logica_mag.v(6): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665689261076 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R logica_mag.v(13) " "Inferred latch for \"R\" at logica_mag.v(13)" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689261077 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S logica_mag.v(13) " "Inferred latch for \"S\" at logica_mag.v(13)" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689261077 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_SR controle_magnetron:controller\|latch_SR:latch " "Elaborating entity \"latch_SR\" for hierarchy \"controle_magnetron:controller\|latch_SR:latch\"" {  } { { "magnetron/controle_magnetron.v" "latch" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/controle_magnetron.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261086 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q latch_SR.v(12) " "Verilog HDL Always Construct warning at latch_SR.v(12): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665689261087 "|microwave|controle_magnetron:controller|latch_SR:latch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q latch_SR.v(9) " "Verilog HDL Always Construct warning at latch_SR.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665689261087 "|microwave|controle_magnetron:controller|latch_SR:latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch_SR.v(9) " "Inferred latch for \"Q\" at latch_SR.v(9)" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689261088 "|microwave|controle_magnetron:controller|latch_SR:latch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:enc " "Elaborating entity \"encoder\" for hierarchy \"encoder:enc\"" {  } { { "microwave.v" "enc" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder encoder:enc\|priority_encoder:codificador_prioritario " "Elaborating entity \"priority_encoder\" for hierarchy \"encoder:enc\|priority_encoder:codificador_prioritario\"" {  } { { "encoder/encoder.v" "codificador_prioritario" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261105 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enablen priority_encoder.v(25) " "Verilog HDL Always Construct warning at priority_encoder.v(25): variable \"enablen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665689261106 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaBCD priority_encoder.v(23) " "Verilog HDL Always Construct warning at priority_encoder.v(23): inferring latch(es) for variable \"saidaBCD\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665689261107 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[0\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[0\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689261108 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[1\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[1\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689261108 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[2\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[2\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689261108 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[3\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[3\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689261108 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_freq encoder:enc\|divide_freq:dividido_por_100 " "Elaborating entity \"divide_freq\" for hierarchy \"encoder:enc\|divide_freq:dividido_por_100\"" {  } { { "encoder/encoder.v" "dividido_por_100" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 7 divide_freq.v(4) " "Verilog HDL assignment warning at divide_freq.v(4): truncated value with size 26 to match size of target (7)" {  } { { "encoder/nivel3/divide_freq.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/divide_freq.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261116 "|microwave|encoder:enc|divide_freq:dividido_por_100"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 divide_freq.v(13) " "Verilog HDL assignment warning at divide_freq.v(13): truncated value with size 32 to match size of target (7)" {  } { { "encoder/nivel3/divide_freq.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/divide_freq.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261117 "|microwave|encoder:enc|divide_freq:dividido_por_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_7_n_reciclavel encoder:enc\|contador_7_n_reciclavel:Atraso " "Elaborating entity \"contador_7_n_reciclavel\" for hierarchy \"encoder:enc\|contador_7_n_reciclavel:Atraso\"" {  } { { "encoder/encoder.v" "Atraso" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_7_n_reciclavel.v(25) " "Verilog HDL assignment warning at contador_7_n_reciclavel.v(25): truncated value with size 32 to match size of target (3)" {  } { { "encoder/nivel3/contador_7_n_reciclavel.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/contador_7_n_reciclavel.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261128 "|microwave|encoder:enc|contador_7_n_reciclavel:Atraso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 encoder:enc\|mux_2_to_1:MUX " "Elaborating entity \"mux_2_to_1\" for hierarchy \"encoder:enc\|mux_2_to_1:MUX\"" {  } { { "encoder/encoder.v" "MUX" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "microwave.v" "timer" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_mod_10 timer:timer\|Counter_mod_10:sec_unit " "Elaborating entity \"Counter_mod_10\" for hierarchy \"timer:timer\|Counter_mod_10:sec_unit\"" {  } { { "timer/timer.v" "sec_unit" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10.v(10) " "Verilog HDL assignment warning at Counter_mod_10.v(10): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261162 "|microwave|timer:timer|Counter_mod_10:sec_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10.v(12) " "Verilog HDL assignment warning at Counter_mod_10.v(12): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261162 "|microwave|timer:timer|Counter_mod_10:sec_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_10.v(29) " "Verilog HDL assignment warning at Counter_mod_10.v(29): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261162 "|microwave|timer:timer|Counter_mod_10:sec_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_mod_6 timer:timer\|Counter_mod_6:dez_unit " "Elaborating entity \"Counter_mod_6\" for hierarchy \"timer:timer\|Counter_mod_6:dez_unit\"" {  } { { "timer/timer.v" "dez_unit" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_6.v(16) " "Verilog HDL assignment warning at Counter_mod_6.v(16): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261173 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_6.v(18) " "Verilog HDL assignment warning at Counter_mod_6.v(18): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261173 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_6.v(31) " "Verilog HDL assignment warning at Counter_mod_6.v(31): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261173 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_6.v(45) " "Verilog HDL assignment warning at Counter_mod_6.v(45): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261174 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_mod_10_min timer:timer\|Counter_mod_10_min:minutes " "Elaborating entity \"Counter_mod_10_min\" for hierarchy \"timer:timer\|Counter_mod_10_min:minutes\"" {  } { { "timer/timer.v" "minutes" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10_min.v(10) " "Verilog HDL assignment warning at Counter_mod_10_min.v(10): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261184 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10_min.v(11) " "Verilog HDL assignment warning at Counter_mod_10_min.v(11): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261185 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_10_min.v(24) " "Verilog HDL assignment warning at Counter_mod_10_min.v(24): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261185 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_10_min.v(36) " "Verilog HDL assignment warning at Counter_mod_10_min.v(36): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261185 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7 decoder_7:dec " "Elaborating entity \"decoder_7\" for hierarchy \"decoder_7:dec\"" {  } { { "microwave.v" "dec" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689261196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7.v(13) " "Verilog HDL assignment warning at decoder_7.v(13): truncated value with size 8 to match size of target (7)" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261197 "|microwave|decoder_7:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7.v(26) " "Verilog HDL assignment warning at decoder_7.v(26): truncated value with size 8 to match size of target (7)" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261198 "|microwave|decoder_7:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7.v(38) " "Verilog HDL assignment warning at decoder_7.v(38): truncated value with size 8 to match size of target (7)" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665689261198 "|microwave|decoder_7:dec"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_magnetron:controller\|latch_SR:latch\|Q " "Latch controle_magnetron:controller\|latch_SR:latch\|Q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_magnetron:controller\|logica_mag:logica\|R " "Ports D and ENA on the latch are fed by the same signal controle_magnetron:controller\|logica_mag:logica\|R" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665689261813 ""}  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 2 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665689261813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665689261935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665689262515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665689262515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665689262629 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665689262629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665689262629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665689262629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665689262660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 16:27:42 2022 " "Processing ended: Thu Oct 13 16:27:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665689262660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665689262660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665689262660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665689262660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665689264051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665689264051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:27:43 2022 " "Processing started: Thu Oct 13 16:27:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665689264051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665689264051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microwave -c microwave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microwave -c microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665689264051 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665689264200 ""}
{ "Info" "0" "" "Project  = microwave" {  } {  } 0 0 "Project  = microwave" 0 0 "Fitter" 0 0 1665689264200 ""}
{ "Info" "0" "" "Revision = microwave" {  } {  } 0 0 "Revision = microwave" 0 0 "Fitter" 0 0 1665689264200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665689264255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665689264256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microwave EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"microwave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665689264264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665689264318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665689264318 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665689264831 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665689264857 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665689265069 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665689265069 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665689265096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665689265096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665689265096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665689265096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665689265096 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665689265096 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665689265104 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665689265768 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665689266090 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microwave.sdc " "Synopsys Design Constraints File file not found: 'microwave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665689266091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665689266091 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|latch\|Q~0  from: datac  to: combout " "Cell: controller\|latch\|Q~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665689266093 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1665689266093 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665689266093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665689266094 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665689266096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "encoder:enc\|contador_7_n_reciclavel:Atraso\|saida " "Destination node encoder:enc\|contador_7_n_reciclavel:Atraso\|saida" {  } { { "encoder/nivel3/contador_7_n_reciclavel.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/contador_7_n_reciclavel.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665689266133 ""}  } { { "microwave.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665689266133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "encoder:enc\|mux_2_to_1:MUX\|pgt_1Hz  " "Automatically promoted node encoder:enc\|mux_2_to_1:MUX\|pgt_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665689266133 ""}  } { { "encoder/nivel3/mux_2_to_1.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/mux_2_to_1.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665689266133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle_magnetron:controller\|latch_SR:latch\|Q  " "Automatically promoted node controle_magnetron:controller\|latch_SR:latch\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "encoder:enc\|priority_encoder:codificador_prioritario\|loadn " "Destination node encoder:enc\|priority_encoder:codificador_prioritario\|loadn" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer\|Counter_mod_10:sec_unit\|ones\[0\]~1 " "Destination node timer:timer\|Counter_mod_10:sec_unit\|ones\[0\]~1" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer\|Counter_mod_6:dez_unit\|tens\[2\]~3 " "Destination node timer:timer\|Counter_mod_6:dez_unit\|tens\[2\]~3" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer\|Counter_mod_6:dez_unit\|tens~7 " "Destination node timer:timer\|Counter_mod_6:dez_unit\|tens~7" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "encoder:enc\|mux_2_to_1:MUX\|pgt_1Hz " "Destination node encoder:enc\|mux_2_to_1:MUX\|pgt_1Hz" {  } { { "encoder/nivel3/mux_2_to_1.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/mux_2_to_1.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer\|Counter_mod_10_min:minutes\|ones\[2\]~14 " "Destination node timer:timer\|Counter_mod_10_min:minutes\|ones\[2\]~14" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle_magnetron:controller\|latch_SR:latch\|Q " "Destination node controle_magnetron:controller\|latch_SR:latch\|Q" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mag_on~output " "Destination node mag_on~output" {  } { { "microwave.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665689266133 ""}  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665689266133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clearn~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clearn~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665689266134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer\|Counter_mod_6:dez_unit\|carry_out_reg~0 " "Destination node timer:timer\|Counter_mod_6:dez_unit\|carry_out_reg~0" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle_magnetron:controller\|logica_mag:logica\|comb~0 " "Destination node controle_magnetron:controller\|logica_mag:logica\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665689266134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665689266134 ""}  } { { "microwave.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665689266134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665689266376 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665689266376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665689266376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665689266376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665689266377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665689266377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665689266377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665689266377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665689266377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665689266377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665689266377 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 13 22 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 13 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665689266381 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665689266381 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665689266381 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665689266382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665689266382 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665689266382 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665689266432 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665689266450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665689269044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665689269174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665689269225 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665689275668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665689275668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665689275920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665689278468 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665689278468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665689279123 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665689279123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665689279129 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665689279257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665689279276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665689279499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665689279499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665689279682 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665689280039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/output_files/microwave.fit.smsg " "Generated suppressed messages file C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/output_files/microwave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665689280456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5701 " "Peak virtual memory: 5701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665689280740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 16:28:00 2022 " "Processing ended: Thu Oct 13 16:28:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665689280740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665689280740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665689280740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665689280740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665689281925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665689281925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:28:01 2022 " "Processing started: Thu Oct 13 16:28:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665689281925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665689281925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microwave -c microwave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microwave -c microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665689281925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665689282191 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665689284435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665689284523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665689284853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 16:28:04 2022 " "Processing ended: Thu Oct 13 16:28:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665689284853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665689284853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665689284853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665689284853 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665689285456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665689286090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665689286090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:28:05 2022 " "Processing started: Thu Oct 13 16:28:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665689286090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665689286090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microwave -c microwave " "Command: quartus_sta microwave -c microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665689286090 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665689286194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665689286342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665689286342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286391 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665689286735 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microwave.sdc " "Synopsys Design Constraints File file not found: 'microwave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665689286756 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286757 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle_magnetron:controller\|latch_SR:latch\|Q controle_magnetron:controller\|latch_SR:latch\|Q " "create_clock -period 1.000 -name controle_magnetron:controller\|latch_SR:latch\|Q controle_magnetron:controller\|latch_SR:latch\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665689286758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665689286758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle_magnetron:controller\|logica_mag:logica\|R controle_magnetron:controller\|logica_mag:logica\|R " "create_clock -period 1.000 -name controle_magnetron:controller\|logica_mag:logica\|R controle_magnetron:controller\|logica_mag:logica\|R" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665689286758 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665689286758 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|latch\|Q~0  from: datad  to: combout " "Cell: controller\|latch\|Q~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665689286759 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665689286759 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665689286760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665689286760 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665689286762 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665689286772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665689286793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665689286793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.770 " "Worst-case setup slack is -1.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770             -18.088 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -1.770             -18.088 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504              -2.252 clock  " "   -1.504              -2.252 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995              -0.995 controle_magnetron:controller\|logica_mag:logica\|R  " "   -0.995              -0.995 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.071 " "Worst-case hold slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.269 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -0.071              -0.269 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock  " "    0.402               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 controle_magnetron:controller\|logica_mag:logica\|R  " "    0.512               0.000 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.777 " "Worst-case recovery slack is -2.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.777              -7.205 clock  " "   -2.777              -7.205 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.514 " "Worst-case removal slack is 1.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 clock  " "    1.514               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 clock  " "   -3.000              -8.140 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -1.285             -16.705 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 controle_magnetron:controller\|logica_mag:logica\|R  " "    0.468               0.000 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689286826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689286826 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665689286907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665689286929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665689287265 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|latch\|Q~0  from: datad  to: combout " "Cell: controller\|latch\|Q~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665689287300 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665689287300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665689287300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665689287311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665689287311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.537 " "Worst-case setup slack is -1.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.537             -15.309 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -1.537             -15.309 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -1.577 clock  " "   -1.222              -1.577 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -0.868 controle_magnetron:controller\|logica_mag:logica\|R  " "   -0.868              -0.868 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.067 " "Worst-case hold slack is -0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.187 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -0.067              -0.187 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock  " "    0.353               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 controle_magnetron:controller\|logica_mag:logica\|R  " "    0.455               0.000 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.381 " "Worst-case recovery slack is -2.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381              -6.089 clock  " "   -2.381              -6.089 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.468 " "Worst-case removal slack is 1.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 clock  " "    1.468               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 clock  " "   -3.000              -8.140 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -1.285             -16.705 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 controle_magnetron:controller\|logica_mag:logica\|R  " "    0.474               0.000 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287361 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665689287438 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|latch\|Q~0  from: datad  to: combout " "Cell: controller\|latch\|Q~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665689287517 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665689287517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665689287518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665689287519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665689287519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.357 " "Worst-case setup slack is -0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -2.511 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -0.357              -2.511 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -0.352 clock  " "   -0.352              -0.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -0.189 controle_magnetron:controller\|logica_mag:logica\|R  " "   -0.189              -0.189 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.056 " "Worst-case hold slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.188 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -0.056              -0.188 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clock  " "    0.180               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 controle_magnetron:controller\|logica_mag:logica\|R  " "    0.250               0.000 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.336 " "Worst-case recovery slack is -1.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336              -3.079 clock  " "   -1.336              -3.079 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.516 " "Worst-case removal slack is 0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 clock  " "    0.516               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.219 clock  " "   -3.000              -7.219 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 controle_magnetron:controller\|latch_SR:latch\|Q  " "   -1.000             -13.000 controle_magnetron:controller\|latch_SR:latch\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 controle_magnetron:controller\|logica_mag:logica\|R  " "    0.465               0.000 controle_magnetron:controller\|logica_mag:logica\|R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665689287570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665689287570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665689287978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665689287979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665689288060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 16:28:08 2022 " "Processing ended: Thu Oct 13 16:28:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665689288060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665689288060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665689288060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665689288060 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665689288782 ""}
