13:35:45 **** Incremental Build of configuration Debug for project hw_test_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51601 D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm standalone_domain D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test_system/Debug/system.bif
sdcard_gen --xpfm D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm --sys_config FirstDraftBD_wrapper_platform --bif D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test_system/Debug/system.bif --bitstream D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit --elf D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
Running C:/Xilinx/Vitis/2021.2/bin/bootgen  -image D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

13:35:55 Build Finished (took 9s.834ms)

