verilog xil_defaultlib --include "../../../../bd/system/ipshared/0ab1/hdl" --include "../../../../bd/system/ipshared/4868" --include "../../../../bd/system/ipshared/ec67/hdl" --include "../../../../bd/system/ipshared/02c8/hdl/verilog" --include "../../../../bd/system/ipshared/1313/hdl" \
"../../../bd/system/ip/system_axis_data_fifo_0_0/sim/system_axis_data_fifo_0_0.v" \
"../../../bd/system/ip/system_axis_data_fifo_1_0/sim/system_axis_data_fifo_1_0.v" \
"/ectf/pl/proj/test/bd/system/ip/system_birdwtch_iface_0_0/system_birdwtch_iface_0_0_sim_netlist.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0_mmcm_pll_drp.v" \
"../../../bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.v" \
"../../../bd/system/ip/system_dma_blk_mem_gen_1_0/sim/system_dma_blk_mem_gen_1_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \

sv xil_defaultlib --include "../../../../bd/system/ipshared/0ab1/hdl" --include "../../../../bd/system/ipshared/4868" --include "../../../../bd/system/ipshared/ec67/hdl" --include "../../../../bd/system/ipshared/02c8/hdl/verilog" --include "../../../../bd/system/ipshared/1313/hdl" \
"../../../bd/system/ipshared/a485/hdl/PWM_AXI.sv" \
"../../../bd/system/ipshared/a485/hdl/PWM_v2_0.sv" \
"../../../bd/system/ip/system_rgb_PWM_0_0/sim/system_rgb_PWM_0_0.sv" \

verilog xil_defaultlib --include "../../../../bd/system/ipshared/0ab1/hdl" --include "../../../../bd/system/ipshared/4868" --include "../../../../bd/system/ipshared/ec67/hdl" --include "../../../../bd/system/ipshared/02c8/hdl/verilog" --include "../../../../bd/system/ipshared/1313/hdl" \
"../../../bd/system/ip/system_share_blk_mem_gen_1_0/sim/system_share_blk_mem_gen_1_0.v" \
"../../../bd/system/ip/system_xlconcat_2_0/sim/system_xlconcat_2_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_splitchannel_0_0/sim/system_splitchannel_0_0.v" \
"../../../bd/system/ip/system_auto_pc_11/sim/system_auto_pc_11.v" \
"../../../bd/system/ip/system_auto_pc_10/sim/system_auto_pc_10.v" \
"../../../bd/system/ip/system_auto_pc_9/sim/system_auto_pc_9.v" \
"../../../bd/system/ip/system_auto_pc_12/sim/system_auto_pc_12.v" \
"../../../bd/system/ip/system_auto_pc_6/sim/system_auto_pc_6.v" \
"../../../bd/system/ip/system_auto_pc_5/sim/system_auto_pc_5.v" \
"../../../bd/system/ip/system_auto_pc_4/sim/system_auto_pc_4.v" \
"../../../bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_8/sim/system_auto_pc_8.v" \
"../../../bd/system/ip/system_auto_pc_7/sim/system_auto_pc_7.v" \

verilog xil_defaultlib "glbl.v"

nosort
