<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nospec-branch.h source code [linux-4.14.y/arch/x86/include/asm/nospec-branch.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/nospec-branch.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='nospec-branch.h.html'>nospec-branch.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#<span data-ppcond="3">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_NOSPEC_BRANCH_H_">_ASM_X86_NOSPEC_BRANCH_H_</span></u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_NOSPEC_BRANCH_H_" data-ref="_M/_ASM_X86_NOSPEC_BRANCH_H_">_ASM_X86_NOSPEC_BRANCH_H_</dfn></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="alternative.h.html">&lt;asm/alternative.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="alternative-asm.h.html">&lt;asm/alternative-asm.h&gt;</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="cpufeatures.h.html">&lt;asm/cpufeatures.h&gt;</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="msr-index.h.html">&lt;asm/msr-index.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><i>/*</i></td></tr>
<tr><th id="12">12</th><td><i> * Fill the CPU return stack buffer.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * Each entry in the RSB, if used for a speculative 'ret', contains an</i></td></tr>
<tr><th id="15">15</th><td><i> * infinite 'pause; lfence; jmp' loop to capture speculative execution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * This is required in various cases for retpoline and IBRS-based</i></td></tr>
<tr><th id="18">18</th><td><i> * mitigations for the Spectre variant 2 vulnerability. Sometimes to</i></td></tr>
<tr><th id="19">19</th><td><i> * eliminate potentially bogus entries from the RSB, and sometimes</i></td></tr>
<tr><th id="20">20</th><td><i> * purely to ensure that it doesn't get empty, which on some CPUs would</i></td></tr>
<tr><th id="21">21</th><td><i> * allow predictions from other (unwanted!) sources to be used.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * We define a CPP macro such that it can be used from both .S files and</i></td></tr>
<tr><th id="24">24</th><td><i> * inline assembly. It's possible to do a .macro and then include that</i></td></tr>
<tr><th id="25">25</th><td><i> * from C via asm(".include &lt;asm/nospec-branch.h&gt;") but let's not go there.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/RSB_CLEAR_LOOPS" data-ref="_M/RSB_CLEAR_LOOPS">RSB_CLEAR_LOOPS</dfn>		32	/* To forcibly overwrite all entries */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/RSB_FILL_LOOPS" data-ref="_M/RSB_FILL_LOOPS">RSB_FILL_LOOPS</dfn>		16	/* To avoid underflow */</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/*</i></td></tr>
<tr><th id="32">32</th><td><i> * Google experimented with loop-unrolling and this turned out to be</i></td></tr>
<tr><th id="33">33</th><td><i> * the optimal version â€” two calls, each with their own speculation</i></td></tr>
<tr><th id="34">34</th><td><i> * trap should their return address end up getting used, in a loop.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/__FILL_RETURN_BUFFER" data-ref="_M/__FILL_RETURN_BUFFER">__FILL_RETURN_BUFFER</dfn>(reg, nr, sp)	\</u></td></tr>
<tr><th id="37">37</th><td><u>	mov	$(nr/2), reg;			\</u></td></tr>
<tr><th id="38">38</th><td><u>771:						\</u></td></tr>
<tr><th id="39">39</th><td><u>	call	772f;				\</u></td></tr>
<tr><th id="40">40</th><td><u>773:	/* speculation trap */			\</u></td></tr>
<tr><th id="41">41</th><td><u>	pause;					\</u></td></tr>
<tr><th id="42">42</th><td><u>	lfence;					\</u></td></tr>
<tr><th id="43">43</th><td><u>	jmp	773b;				\</u></td></tr>
<tr><th id="44">44</th><td><u>772:						\</u></td></tr>
<tr><th id="45">45</th><td><u>	call	774f;				\</u></td></tr>
<tr><th id="46">46</th><td><u>775:	/* speculation trap */			\</u></td></tr>
<tr><th id="47">47</th><td><u>	pause;					\</u></td></tr>
<tr><th id="48">48</th><td><u>	lfence;					\</u></td></tr>
<tr><th id="49">49</th><td><u>	jmp	775b;				\</u></td></tr>
<tr><th id="50">50</th><td><u>774:						\</u></td></tr>
<tr><th id="51">51</th><td><u>	dec	reg;				\</u></td></tr>
<tr><th id="52">52</th><td><u>	jnz	771b;				\</u></td></tr>
<tr><th id="53">53</th><td><u>	add	$(BITS_PER_LONG/8) * nr, sp;</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="55">ifdef</span> <span class="macro" data-ref="_M/__ASSEMBLY__">__ASSEMBLY__</span></u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/*</i></td></tr>
<tr><th id="58">58</th><td><i> * This should be used immediately before a retpoline alternative.  It tells</i></td></tr>
<tr><th id="59">59</th><td><i> * objtool where the retpolines are so that it can make sense of the control</i></td></tr>
<tr><th id="60">60</th><td><i> * flow by just reading the original instruction(s) and ignoring the</i></td></tr>
<tr><th id="61">61</th><td><i> * alternatives.</i></td></tr>
<tr><th id="62">62</th><td><i> */</i></td></tr>
<tr><th id="63">63</th><td>.macro ANNOTATE_NOSPEC_ALTERNATIVE</td></tr>
<tr><th id="64">64</th><td>	.Lannotate_\@:</td></tr>
<tr><th id="65">65</th><td>	.pushsection .discard.nospec</td></tr>
<tr><th id="66">66</th><td>	.<em>long</em> .Lannotate_\@ - .</td></tr>
<tr><th id="67">67</th><td>	.popsection</td></tr>
<tr><th id="68">68</th><td>.endm</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/*</i></td></tr>
<tr><th id="71">71</th><td><i> * This should be used immediately before an indirect jump/call. It tells</i></td></tr>
<tr><th id="72">72</th><td><i> * objtool the subsequent indirect jump/call is vouched safe for retpoline</i></td></tr>
<tr><th id="73">73</th><td><i> * builds.</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td>.macro ANNOTATE_RETPOLINE_SAFE</td></tr>
<tr><th id="76">76</th><td>	.Lannotate_\@:</td></tr>
<tr><th id="77">77</th><td>	.pushsection .discard.retpoline_safe</td></tr>
<tr><th id="78">78</th><td>	<a class="macro" href="asm.h.html#29" title=".quad" data-ref="_M/_ASM_PTR">_ASM_PTR</a> .Lannotate_\@</td></tr>
<tr><th id="79">79</th><td>	.popsection</td></tr>
<tr><th id="80">80</th><td>.endm</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/*</i></td></tr>
<tr><th id="83">83</th><td><i> * These are the bare retpoline primitives for indirect jmp and call.</i></td></tr>
<tr><th id="84">84</th><td><i> * Do not use these directly; they only exist to make the ALTERNATIVE</i></td></tr>
<tr><th id="85">85</th><td><i> * invocation below less ugly.</i></td></tr>
<tr><th id="86">86</th><td><i> */</i></td></tr>
<tr><th id="87">87</th><td>.macro RETPOLINE_JMP reg:req</td></tr>
<tr><th id="88">88</th><td>	call	.Ldo_rop_\@</td></tr>
<tr><th id="89">89</th><td>.Lspec_trap_\@:</td></tr>
<tr><th id="90">90</th><td>	pause</td></tr>
<tr><th id="91">91</th><td>	lfence</td></tr>
<tr><th id="92">92</th><td>	jmp	.Lspec_trap_\@</td></tr>
<tr><th id="93">93</th><td>.Ldo_rop_\@:</td></tr>
<tr><th id="94">94</th><td>	mov	\reg, (%<a class="macro" href="asm.h.html#44" title="rsp" data-ref="_M/_ASM_SP">_ASM_SP</a>)</td></tr>
<tr><th id="95">95</th><td>	ret</td></tr>
<tr><th id="96">96</th><td>.endm</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/*</i></td></tr>
<tr><th id="99">99</th><td><i> * This is a wrapper around RETPOLINE_JMP so the called function in reg</i></td></tr>
<tr><th id="100">100</th><td><i> * returns to the instruction after the macro.</i></td></tr>
<tr><th id="101">101</th><td><i> */</i></td></tr>
<tr><th id="102">102</th><td>.macro RETPOLINE_CALL reg:req</td></tr>
<tr><th id="103">103</th><td>	jmp	.Ldo_call_\@</td></tr>
<tr><th id="104">104</th><td>.Ldo_retpoline_jmp_\@:</td></tr>
<tr><th id="105">105</th><td>	RETPOLINE_JMP \reg</td></tr>
<tr><th id="106">106</th><td>.Ldo_call_\@:</td></tr>
<tr><th id="107">107</th><td>	call	.Ldo_retpoline_jmp_\@</td></tr>
<tr><th id="108">108</th><td>.endm</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/*</i></td></tr>
<tr><th id="111">111</th><td><i> * JMP_NOSPEC and CALL_NOSPEC macros can be used instead of a simple</i></td></tr>
<tr><th id="112">112</th><td><i> * indirect jmp/call which may be susceptible to the Spectre variant 2</i></td></tr>
<tr><th id="113">113</th><td><i> * attack.</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td>.macro JMP_NOSPEC reg:req</td></tr>
<tr><th id="116">116</th><td><u>#<span data-ppcond="116">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#616" data-ref="_M/CONFIG_RETPOLINE">CONFIG_RETPOLINE</a></u></td></tr>
<tr><th id="117">117</th><td>	ANNOTATE_NOSPEC_ALTERNATIVE</td></tr>
<tr><th id="118">118</th><td>	ALTERNATIVE_2 <a class="macro" href="../../../../include/linux/stringify.h.html#10" title="&quot;ANNOTATE_RETPOLINE_SAFE; jmp *\reg&quot;" data-ref="_M/__stringify">__stringify</a>(ANNOTATE_RETPOLINE_SAFE; jmp *\reg),	\</td></tr>
<tr><th id="119">119</th><td>		<a class="macro" href="../../../../include/linux/stringify.h.html#10" title="&quot;RETPOLINE_JMP \reg&quot;" data-ref="_M/__stringify">__stringify</a>(RETPOLINE_JMP \reg), <a class="macro" href="cpufeatures.h.html#205" title="( 7*32+12)" data-ref="_M/X86_FEATURE_RETPOLINE">X86_FEATURE_RETPOLINE</a>,	\</td></tr>
<tr><th id="120">120</th><td>		<a class="macro" href="../../../../include/linux/stringify.h.html#10" title="&quot;lfence; ANNOTATE_RETPOLINE_SAFE; jmp *\reg&quot;" data-ref="_M/__stringify">__stringify</a>(lfence; ANNOTATE_RETPOLINE_SAFE; jmp *\reg), <a class="macro" href="cpufeatures.h.html#206" title="( 7*32+13)" data-ref="_M/X86_FEATURE_RETPOLINE_AMD">X86_FEATURE_RETPOLINE_AMD</a></td></tr>
<tr><th id="121">121</th><td><u>#<span data-ppcond="116">else</span></u></td></tr>
<tr><th id="122">122</th><td>	jmp	*\reg</td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="116">endif</span></u></td></tr>
<tr><th id="124">124</th><td>.endm</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>.macro CALL_NOSPEC reg:req</td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="127">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#616" data-ref="_M/CONFIG_RETPOLINE">CONFIG_RETPOLINE</a></u></td></tr>
<tr><th id="128">128</th><td>	ANNOTATE_NOSPEC_ALTERNATIVE</td></tr>
<tr><th id="129">129</th><td>	ALTERNATIVE_2 <a class="macro" href="../../../../include/linux/stringify.h.html#10" title="&quot;ANNOTATE_RETPOLINE_SAFE; call *\reg&quot;" data-ref="_M/__stringify">__stringify</a>(ANNOTATE_RETPOLINE_SAFE; call *\reg),	\</td></tr>
<tr><th id="130">130</th><td>		<a class="macro" href="../../../../include/linux/stringify.h.html#10" title="&quot;RETPOLINE_CALL \reg&quot;" data-ref="_M/__stringify">__stringify</a>(RETPOLINE_CALL \reg), <a class="macro" href="cpufeatures.h.html#205" title="( 7*32+12)" data-ref="_M/X86_FEATURE_RETPOLINE">X86_FEATURE_RETPOLINE</a>,\</td></tr>
<tr><th id="131">131</th><td>		<a class="macro" href="../../../../include/linux/stringify.h.html#10" title="&quot;lfence; ANNOTATE_RETPOLINE_SAFE; call *\reg&quot;" data-ref="_M/__stringify">__stringify</a>(lfence; ANNOTATE_RETPOLINE_SAFE; call *\reg), <a class="macro" href="cpufeatures.h.html#206" title="( 7*32+13)" data-ref="_M/X86_FEATURE_RETPOLINE_AMD">X86_FEATURE_RETPOLINE_AMD</a></td></tr>
<tr><th id="132">132</th><td><u>#<span data-ppcond="127">else</span></u></td></tr>
<tr><th id="133">133</th><td>	call	*\reg</td></tr>
<tr><th id="134">134</th><td><u>#<span data-ppcond="127">endif</span></u></td></tr>
<tr><th id="135">135</th><td>.endm</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td> <i>/*</i></td></tr>
<tr><th id="138">138</th><td><i>  * A simpler FILL_RETURN_BUFFER macro. Don't make people use the CPP</i></td></tr>
<tr><th id="139">139</th><td><i>  * monstrosity above, manually.</i></td></tr>
<tr><th id="140">140</th><td><i>  */</i></td></tr>
<tr><th id="141">141</th><td>.macro FILL_RETURN_BUFFER reg:req nr:req ftr:req</td></tr>
<tr><th id="142">142</th><td><u>#<span data-ppcond="142">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#616" data-ref="_M/CONFIG_RETPOLINE">CONFIG_RETPOLINE</a></u></td></tr>
<tr><th id="143">143</th><td>	ANNOTATE_NOSPEC_ALTERNATIVE</td></tr>
<tr><th id="144">144</th><td>	ALTERNATIVE <q>"jmp .Lskip_rsb_\@"</q>,				\</td></tr>
<tr><th id="145">145</th><td>		<a class="macro" href="../../../../include/linux/stringify.h.html#10" title="&quot;mov $(\nr/2), \reg; 771: call 772f; 773: pause; lfence; jmp 773b; 772: call 774f; 775: pause; lfence; jmp 775b; 774: dec \reg; jnz 771b; add $(64/8) * \nr, %rsp;&quot;" data-ref="_M/__stringify">__stringify</a>(<a class="macro" href="#36" title="mov $(\nr/2), \reg; 771: call 772f; 773: pause; lfence; jmp 773b; 772: call 774f; 775: pause; lfence; jmp 775b; 774: dec \reg; jnz 771b; add $(64/8) * \nr, %rsp;" data-ref="_M/__FILL_RETURN_BUFFER">__FILL_RETURN_BUFFER</a>(\reg,\nr,%<a class="macro" href="asm.h.html#44" title="rsp" data-ref="_M/_ASM_SP">_ASM_SP</a>))	\</td></tr>
<tr><th id="146">146</th><td>		\ftr</td></tr>
<tr><th id="147">147</th><td>.Lskip_rsb_\@:</td></tr>
<tr><th id="148">148</th><td><u>#<span data-ppcond="142">endif</span></u></td></tr>
<tr><th id="149">149</th><td>.endm</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#<span data-ppcond="55">else</span> /* __ASSEMBLY__ */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define ANNOTATE_NOSPEC_ALTERNATIVE				\</u></td></tr>
<tr><th id="154">154</th><td><u>	"999:\n\t"						\</u></td></tr>
<tr><th id="155">155</th><td><u>	".pushsection .discard.nospec\n\t"			\</u></td></tr>
<tr><th id="156">156</th><td><u>	".long 999b - .\n\t"					\</u></td></tr>
<tr><th id="157">157</th><td><u>	".popsection\n\t"</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define ANNOTATE_RETPOLINE_SAFE					\</u></td></tr>
<tr><th id="160">160</th><td><u>	"999:\n\t"						\</u></td></tr>
<tr><th id="161">161</th><td><u>	".pushsection .discard.retpoline_safe\n\t"		\</u></td></tr>
<tr><th id="162">162</th><td><u>	_ASM_PTR " 999b\n\t"					\</u></td></tr>
<tr><th id="163">163</th><td><u>	".popsection\n\t"</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#if defined(CONFIG_X86_64) &amp;&amp; defined(RETPOLINE)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/*</i></td></tr>
<tr><th id="168">168</th><td><i> * Since the inline asm uses the %V modifier which is only in newer GCC,</i></td></tr>
<tr><th id="169">169</th><td><i> * the 64-bit one is dependent on RETPOLINE not CONFIG_RETPOLINE.</i></td></tr>
<tr><th id="170">170</th><td><i> */</i></td></tr>
<tr><th id="171">171</th><td><u># define CALL_NOSPEC						\</u></td></tr>
<tr><th id="172">172</th><td><u>	ANNOTATE_NOSPEC_ALTERNATIVE				\</u></td></tr>
<tr><th id="173">173</th><td><u>	ALTERNATIVE(						\</u></td></tr>
<tr><th id="174">174</th><td><u>	ANNOTATE_RETPOLINE_SAFE					\</u></td></tr>
<tr><th id="175">175</th><td><u>	"call *%[thunk_target]\n",				\</u></td></tr>
<tr><th id="176">176</th><td><u>	"call __x86_indirect_thunk_%V[thunk_target]\n",		\</u></td></tr>
<tr><th id="177">177</th><td><u>	X86_FEATURE_RETPOLINE)</u></td></tr>
<tr><th id="178">178</th><td><u># define THUNK_TARGET(addr) [thunk_target] "r" (addr)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#elif defined(CONFIG_X86_32) &amp;&amp; defined(CONFIG_RETPOLINE)</u></td></tr>
<tr><th id="181">181</th><td><i>/*</i></td></tr>
<tr><th id="182">182</th><td><i> * For i386 we use the original ret-equivalent retpoline, because</i></td></tr>
<tr><th id="183">183</th><td><i> * otherwise we'll run out of registers. We don't care about CET</i></td></tr>
<tr><th id="184">184</th><td><i> * here, anyway.</i></td></tr>
<tr><th id="185">185</th><td><i> */</i></td></tr>
<tr><th id="186">186</th><td><u># define CALL_NOSPEC						\</u></td></tr>
<tr><th id="187">187</th><td><u>	ALTERNATIVE(						\</u></td></tr>
<tr><th id="188">188</th><td><u>	ANNOTATE_RETPOLINE_SAFE					\</u></td></tr>
<tr><th id="189">189</th><td><u>	"call *%[thunk_target]\n",				\</u></td></tr>
<tr><th id="190">190</th><td><u>	"       jmp    904f;\n"					\</u></td></tr>
<tr><th id="191">191</th><td><u>	"       .align 16\n"					\</u></td></tr>
<tr><th id="192">192</th><td><u>	"901:	call   903f;\n"					\</u></td></tr>
<tr><th id="193">193</th><td><u>	"902:	pause;\n"					\</u></td></tr>
<tr><th id="194">194</th><td><u>	"    	lfence;\n"					\</u></td></tr>
<tr><th id="195">195</th><td><u>	"       jmp    902b;\n"					\</u></td></tr>
<tr><th id="196">196</th><td><u>	"       .align 16\n"					\</u></td></tr>
<tr><th id="197">197</th><td><u>	"903:	addl   $4, %%esp;\n"				\</u></td></tr>
<tr><th id="198">198</th><td><u>	"       pushl  %[thunk_target];\n"			\</u></td></tr>
<tr><th id="199">199</th><td><u>	"       ret;\n"						\</u></td></tr>
<tr><th id="200">200</th><td><u>	"       .align 16\n"					\</u></td></tr>
<tr><th id="201">201</th><td><u>	"904:	call   901b;\n",				\</u></td></tr>
<tr><th id="202">202</th><td><u>	X86_FEATURE_RETPOLINE)</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u># define THUNK_TARGET(addr) [thunk_target] "rm" (addr)</u></td></tr>
<tr><th id="205">205</th><td><u>#else /* No retpoline for C / inline asm */</u></td></tr>
<tr><th id="206">206</th><td><u># define CALL_NOSPEC "call *%[thunk_target]\n"</u></td></tr>
<tr><th id="207">207</th><td><u># define THUNK_TARGET(addr) [thunk_target] "rm" (addr)</u></td></tr>
<tr><th id="208">208</th><td><u>#endif</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* The Spectre V2 mitigation variants */</i></td></tr>
<tr><th id="211">211</th><td><b>enum</b> spectre_v2_mitigation {</td></tr>
<tr><th id="212">212</th><td>	SPECTRE_V2_NONE,</td></tr>
<tr><th id="213">213</th><td>	SPECTRE_V2_RETPOLINE_MINIMAL,</td></tr>
<tr><th id="214">214</th><td>	SPECTRE_V2_RETPOLINE_MINIMAL_AMD,</td></tr>
<tr><th id="215">215</th><td>	SPECTRE_V2_RETPOLINE_GENERIC,</td></tr>
<tr><th id="216">216</th><td>	SPECTRE_V2_RETPOLINE_AMD,</td></tr>
<tr><th id="217">217</th><td>	SPECTRE_V2_IBRS,</td></tr>
<tr><th id="218">218</th><td>};</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i>/* The Speculative Store Bypass disable variants */</i></td></tr>
<tr><th id="221">221</th><td><b>enum</b> ssb_mitigation {</td></tr>
<tr><th id="222">222</th><td>	SPEC_STORE_BYPASS_NONE,</td></tr>
<tr><th id="223">223</th><td>	SPEC_STORE_BYPASS_DISABLE,</td></tr>
<tr><th id="224">224</th><td>	SPEC_STORE_BYPASS_PRCTL,</td></tr>
<tr><th id="225">225</th><td>	SPEC_STORE_BYPASS_SECCOMP,</td></tr>
<tr><th id="226">226</th><td>};</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><b>extern</b> <em>char</em> __indirect_thunk_start[];</td></tr>
<tr><th id="229">229</th><td><b>extern</b> <em>char</em> __indirect_thunk_end[];</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><i>/*</i></td></tr>
<tr><th id="232">232</th><td><i> * On VMEXIT we must ensure that no RSB predictions learned in the guest</i></td></tr>
<tr><th id="233">233</th><td><i> * can be followed in the host, by overwriting the RSB completely. Both</i></td></tr>
<tr><th id="234">234</th><td><i> * retpoline and IBRS mitigations for Spectre v2 need this; only on future</i></td></tr>
<tr><th id="235">235</th><td><i> * CPUs with IBRS_ALL *might* it be avoided.</i></td></tr>
<tr><th id="236">236</th><td><i> */</i></td></tr>
<tr><th id="237">237</th><td><em>static</em> <b>inline</b> <em>void</em> vmexit_fill_RSB(<em>void</em>)</td></tr>
<tr><th id="238">238</th><td>{</td></tr>
<tr><th id="239">239</th><td><u>#ifdef CONFIG_RETPOLINE</u></td></tr>
<tr><th id="240">240</th><td>	<em>unsigned</em> <em>long</em> loops;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>	<b>asm</b> <em>volatile</em> (ANNOTATE_NOSPEC_ALTERNATIVE</td></tr>
<tr><th id="243">243</th><td>		      ALTERNATIVE(<q>"jmp 910f"</q>,</td></tr>
<tr><th id="244">244</th><td>				  __stringify(__FILL_RETURN_BUFFER(%<var>0</var>, RSB_CLEAR_LOOPS, %<var>1</var>)),</td></tr>
<tr><th id="245">245</th><td>				  X86_FEATURE_RETPOLINE)</td></tr>
<tr><th id="246">246</th><td>		      <q>"910:"</q></td></tr>
<tr><th id="247">247</th><td>		      : <q>"=r"</q> (loops), ASM_CALL_CONSTRAINT</td></tr>
<tr><th id="248">248</th><td>		      : : <q>"memory"</q> );</td></tr>
<tr><th id="249">249</th><td><u>#endif</u></td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>static</em> __always_inline</td></tr>
<tr><th id="253">253</th><td><em>void</em> alternative_msr_write(<em>unsigned</em> <em>int</em> msr, u64 val, <em>unsigned</em> <em>int</em> feature)</td></tr>
<tr><th id="254">254</th><td>{</td></tr>
<tr><th id="255">255</th><td>	<b>asm</b> <em>volatile</em>(ALTERNATIVE(<q>""</q>, <q>"wrmsr"</q>, %c[feature])</td></tr>
<tr><th id="256">256</th><td>		: : <q>"c"</q> (msr),</td></tr>
<tr><th id="257">257</th><td>		    <q>"a"</q> ((u32)val),</td></tr>
<tr><th id="258">258</th><td>		    <q>"d"</q> ((u32)(val &gt;&gt; <var>32</var>)),</td></tr>
<tr><th id="259">259</th><td>		    [feature] <q>"i"</q> (feature)</td></tr>
<tr><th id="260">260</th><td>		: <q>"memory"</q>);</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><em>static</em> <b>inline</b> <em>void</em> indirect_branch_prediction_barrier(<em>void</em>)</td></tr>
<tr><th id="264">264</th><td>{</td></tr>
<tr><th id="265">265</th><td>	u64 val = PRED_CMD_IBPB;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	alternative_msr_write(MSR_IA32_PRED_CMD, val, X86_FEATURE_USE_IBPB);</td></tr>
<tr><th id="268">268</th><td>}</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* The Intel SPEC CTRL MSR base value cache */</i></td></tr>
<tr><th id="271">271</th><td><b>extern</b> u64 x86_spec_ctrl_base;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/*</i></td></tr>
<tr><th id="274">274</th><td><i> * With retpoline, we must use IBRS to restrict branch prediction</i></td></tr>
<tr><th id="275">275</th><td><i> * before calling into firmware.</i></td></tr>
<tr><th id="276">276</th><td><i> *</i></td></tr>
<tr><th id="277">277</th><td><i> * (Implemented as CPP macros due to header hell.)</i></td></tr>
<tr><th id="278">278</th><td><i> */</i></td></tr>
<tr><th id="279">279</th><td><u>#define firmware_restrict_branch_speculation_start()			\</u></td></tr>
<tr><th id="280">280</th><td><u>do {									\</u></td></tr>
<tr><th id="281">281</th><td><u>	u64 val = x86_spec_ctrl_base | SPEC_CTRL_IBRS;			\</u></td></tr>
<tr><th id="282">282</th><td><u>									\</u></td></tr>
<tr><th id="283">283</th><td><u>	preempt_disable();						\</u></td></tr>
<tr><th id="284">284</th><td><u>	alternative_msr_write(MSR_IA32_SPEC_CTRL, val,			\</u></td></tr>
<tr><th id="285">285</th><td><u>			      X86_FEATURE_USE_IBRS_FW);			\</u></td></tr>
<tr><th id="286">286</th><td><u>} while (0)</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define firmware_restrict_branch_speculation_end()			\</u></td></tr>
<tr><th id="289">289</th><td><u>do {									\</u></td></tr>
<tr><th id="290">290</th><td><u>	u64 val = x86_spec_ctrl_base;					\</u></td></tr>
<tr><th id="291">291</th><td><u>									\</u></td></tr>
<tr><th id="292">292</th><td><u>	alternative_msr_write(MSR_IA32_SPEC_CTRL, val,			\</u></td></tr>
<tr><th id="293">293</th><td><u>			      X86_FEATURE_USE_IBRS_FW);			\</u></td></tr>
<tr><th id="294">294</th><td><u>	preempt_enable();						\</u></td></tr>
<tr><th id="295">295</th><td><u>} while (0)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#<span data-ppcond="55">endif</span> /* __ASSEMBLY__ */</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/*</i></td></tr>
<tr><th id="300">300</th><td><i> * Below is used in the eBPF JIT compiler and emits the byte sequence</i></td></tr>
<tr><th id="301">301</th><td><i> * for the following assembly:</i></td></tr>
<tr><th id="302">302</th><td><i> *</i></td></tr>
<tr><th id="303">303</th><td><i> * With retpolines configured:</i></td></tr>
<tr><th id="304">304</th><td><i> *</i></td></tr>
<tr><th id="305">305</th><td><i> *    callq do_rop</i></td></tr>
<tr><th id="306">306</th><td><i> *  spec_trap:</i></td></tr>
<tr><th id="307">307</th><td><i> *    pause</i></td></tr>
<tr><th id="308">308</th><td><i> *    lfence</i></td></tr>
<tr><th id="309">309</th><td><i> *    jmp spec_trap</i></td></tr>
<tr><th id="310">310</th><td><i> *  do_rop:</i></td></tr>
<tr><th id="311">311</th><td><i> *    mov %rax,(%rsp)</i></td></tr>
<tr><th id="312">312</th><td><i> *    retq</i></td></tr>
<tr><th id="313">313</th><td><i> *</i></td></tr>
<tr><th id="314">314</th><td><i> * Without retpolines configured:</i></td></tr>
<tr><th id="315">315</th><td><i> *</i></td></tr>
<tr><th id="316">316</th><td><i> *    jmp *%rax</i></td></tr>
<tr><th id="317">317</th><td><i> */</i></td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="318">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#616" data-ref="_M/CONFIG_RETPOLINE">CONFIG_RETPOLINE</a></u></td></tr>
<tr><th id="319">319</th><td><u># define <dfn class="macro" id="_M/RETPOLINE_RAX_BPF_JIT_SIZE" data-ref="_M/RETPOLINE_RAX_BPF_JIT_SIZE">RETPOLINE_RAX_BPF_JIT_SIZE</dfn>	17</u></td></tr>
<tr><th id="320">320</th><td><u># define <dfn class="macro" id="_M/RETPOLINE_RAX_BPF_JIT" data-ref="_M/RETPOLINE_RAX_BPF_JIT">RETPOLINE_RAX_BPF_JIT</dfn>()				\</u></td></tr>
<tr><th id="321">321</th><td><u>	EMIT1_off32(0xE8, 7);	 /* callq do_rop */		\</u></td></tr>
<tr><th id="322">322</th><td><u>	/* spec_trap: */					\</u></td></tr>
<tr><th id="323">323</th><td><u>	EMIT2(0xF3, 0x90);       /* pause */			\</u></td></tr>
<tr><th id="324">324</th><td><u>	EMIT3(0x0F, 0xAE, 0xE8); /* lfence */			\</u></td></tr>
<tr><th id="325">325</th><td><u>	EMIT2(0xEB, 0xF9);       /* jmp spec_trap */		\</u></td></tr>
<tr><th id="326">326</th><td><u>	/* do_rop: */						\</u></td></tr>
<tr><th id="327">327</th><td><u>	EMIT4(0x48, 0x89, 0x04, 0x24); /* mov %rax,(%rsp) */	\</u></td></tr>
<tr><th id="328">328</th><td><u>	EMIT1(0xC3);             /* retq */</u></td></tr>
<tr><th id="329">329</th><td><u>#<span data-ppcond="318">else</span></u></td></tr>
<tr><th id="330">330</th><td><u># define RETPOLINE_RAX_BPF_JIT_SIZE	2</u></td></tr>
<tr><th id="331">331</th><td><u># define RETPOLINE_RAX_BPF_JIT()				\</u></td></tr>
<tr><th id="332">332</th><td><u>	EMIT2(0xFF, 0xE0);	 /* jmp *%rax */</u></td></tr>
<tr><th id="333">333</th><td><u>#<span data-ppcond="318">endif</span></u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#<span data-ppcond="3">endif</span> /* _ASM_X86_NOSPEC_BRANCH_H_ */</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../entry/entry_64.S.html'>linux-4.14.y/arch/x86/entry/entry_64.S</a><br/>Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
