#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dba010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dba1a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1dc6df0 .functor NOT 1, L_0x1df2730, C4<0>, C4<0>, C4<0>;
L_0x1df2490 .functor XOR 1, L_0x1df2330, L_0x1df23f0, C4<0>, C4<0>;
L_0x1df2620 .functor XOR 1, L_0x1df2490, L_0x1df2550, C4<0>, C4<0>;
v0x1dedd80_0 .net *"_ivl_10", 0 0, L_0x1df2550;  1 drivers
v0x1dede80_0 .net *"_ivl_12", 0 0, L_0x1df2620;  1 drivers
v0x1dedf60_0 .net *"_ivl_2", 0 0, L_0x1defc60;  1 drivers
v0x1dee020_0 .net *"_ivl_4", 0 0, L_0x1df2330;  1 drivers
v0x1dee100_0 .net *"_ivl_6", 0 0, L_0x1df23f0;  1 drivers
v0x1dee230_0 .net *"_ivl_8", 0 0, L_0x1df2490;  1 drivers
v0x1dee310_0 .net "a", 0 0, v0x1dea620_0;  1 drivers
v0x1dee3b0_0 .net "b", 0 0, v0x1dea6c0_0;  1 drivers
v0x1dee450_0 .net "c", 0 0, v0x1dea760_0;  1 drivers
v0x1dee4f0_0 .var "clk", 0 0;
v0x1dee590_0 .net "d", 0 0, v0x1dea8a0_0;  1 drivers
v0x1dee630_0 .net "q_dut", 0 0, L_0x1df2060;  1 drivers
v0x1dee6d0_0 .net "q_ref", 0 0, L_0x1dc6e60;  1 drivers
v0x1dee770_0 .var/2u "stats1", 159 0;
v0x1dee810_0 .var/2u "strobe", 0 0;
v0x1dee8b0_0 .net "tb_match", 0 0, L_0x1df2730;  1 drivers
v0x1dee970_0 .net "tb_mismatch", 0 0, L_0x1dc6df0;  1 drivers
v0x1deea30_0 .net "wavedrom_enable", 0 0, v0x1dea990_0;  1 drivers
v0x1deead0_0 .net "wavedrom_title", 511 0, v0x1deaa30_0;  1 drivers
L_0x1defc60 .concat [ 1 0 0 0], L_0x1dc6e60;
L_0x1df2330 .concat [ 1 0 0 0], L_0x1dc6e60;
L_0x1df23f0 .concat [ 1 0 0 0], L_0x1df2060;
L_0x1df2550 .concat [ 1 0 0 0], L_0x1dc6e60;
L_0x1df2730 .cmp/eeq 1, L_0x1defc60, L_0x1df2620;
S_0x1dba330 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1dba1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1da5ea0 .functor OR 1, v0x1dea620_0, v0x1dea6c0_0, C4<0>, C4<0>;
L_0x1dbaa90 .functor OR 1, v0x1dea760_0, v0x1dea8a0_0, C4<0>, C4<0>;
L_0x1dc6e60 .functor AND 1, L_0x1da5ea0, L_0x1dbaa90, C4<1>, C4<1>;
v0x1dc7060_0 .net *"_ivl_0", 0 0, L_0x1da5ea0;  1 drivers
v0x1dc7100_0 .net *"_ivl_2", 0 0, L_0x1dbaa90;  1 drivers
v0x1da5ff0_0 .net "a", 0 0, v0x1dea620_0;  alias, 1 drivers
v0x1da6090_0 .net "b", 0 0, v0x1dea6c0_0;  alias, 1 drivers
v0x1de9aa0_0 .net "c", 0 0, v0x1dea760_0;  alias, 1 drivers
v0x1de9bb0_0 .net "d", 0 0, v0x1dea8a0_0;  alias, 1 drivers
v0x1de9c70_0 .net "q", 0 0, L_0x1dc6e60;  alias, 1 drivers
S_0x1de9dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1dba1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1dea620_0 .var "a", 0 0;
v0x1dea6c0_0 .var "b", 0 0;
v0x1dea760_0 .var "c", 0 0;
v0x1dea800_0 .net "clk", 0 0, v0x1dee4f0_0;  1 drivers
v0x1dea8a0_0 .var "d", 0 0;
v0x1dea990_0 .var "wavedrom_enable", 0 0;
v0x1deaa30_0 .var "wavedrom_title", 511 0;
E_0x1db4fb0/0 .event negedge, v0x1dea800_0;
E_0x1db4fb0/1 .event posedge, v0x1dea800_0;
E_0x1db4fb0 .event/or E_0x1db4fb0/0, E_0x1db4fb0/1;
E_0x1db5200 .event posedge, v0x1dea800_0;
E_0x1d9e9f0 .event negedge, v0x1dea800_0;
S_0x1dea120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1de9dd0;
 .timescale -12 -12;
v0x1dea320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1dea420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1de9dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1deab90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1dba1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1deee00 .functor NOT 1, v0x1dea620_0, C4<0>, C4<0>, C4<0>;
L_0x1deee90 .functor NOT 1, v0x1dea6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1deef20 .functor AND 1, L_0x1deee00, L_0x1deee90, C4<1>, C4<1>;
L_0x1deef90 .functor NOT 1, v0x1dea760_0, C4<0>, C4<0>, C4<0>;
L_0x1def030 .functor AND 1, L_0x1deef20, L_0x1deef90, C4<1>, C4<1>;
L_0x1def140 .functor AND 1, L_0x1def030, v0x1dea8a0_0, C4<1>, C4<1>;
L_0x1def240 .functor NOT 1, v0x1dea620_0, C4<0>, C4<0>, C4<0>;
L_0x1def2b0 .functor NOT 1, v0x1dea6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1def370 .functor AND 1, L_0x1def240, L_0x1def2b0, C4<1>, C4<1>;
L_0x1def480 .functor AND 1, L_0x1def370, v0x1dea760_0, C4<1>, C4<1>;
L_0x1def5a0 .functor NOT 1, v0x1dea8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1def610 .functor AND 1, L_0x1def480, L_0x1def5a0, C4<1>, C4<1>;
L_0x1def740 .functor OR 1, L_0x1def140, L_0x1def610, C4<0>, C4<0>;
L_0x1def850 .functor NOT 1, v0x1dea620_0, C4<0>, C4<0>, C4<0>;
L_0x1def6d0 .functor AND 1, L_0x1def850, v0x1dea6c0_0, C4<1>, C4<1>;
L_0x1def990 .functor NOT 1, v0x1dea760_0, C4<0>, C4<0>, C4<0>;
L_0x1defa90 .functor AND 1, L_0x1def6d0, L_0x1def990, C4<1>, C4<1>;
L_0x1defba0 .functor AND 1, L_0x1defa90, v0x1dea8a0_0, C4<1>, C4<1>;
L_0x1defd00 .functor OR 1, L_0x1def740, L_0x1defba0, C4<0>, C4<0>;
L_0x1defe10 .functor NOT 1, v0x1dea620_0, C4<0>, C4<0>, C4<0>;
L_0x1df0040 .functor AND 1, L_0x1defe10, v0x1dea6c0_0, C4<1>, C4<1>;
L_0x1df0210 .functor AND 1, L_0x1df0040, v0x1dea760_0, C4<1>, C4<1>;
L_0x1df04a0 .functor AND 1, L_0x1df0210, v0x1dea8a0_0, C4<1>, C4<1>;
L_0x1df0670 .functor OR 1, L_0x1defd00, L_0x1df04a0, C4<0>, C4<0>;
L_0x1df0850 .functor NOT 1, v0x1dea6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1df08c0 .functor AND 1, v0x1dea620_0, L_0x1df0850, C4<1>, C4<1>;
L_0x1df0a60 .functor NOT 1, v0x1dea760_0, C4<0>, C4<0>, C4<0>;
L_0x1df0ad0 .functor AND 1, L_0x1df08c0, L_0x1df0a60, C4<1>, C4<1>;
L_0x1df0cd0 .functor AND 1, L_0x1df0ad0, v0x1dea8a0_0, C4<1>, C4<1>;
L_0x1df0d90 .functor OR 1, L_0x1df0670, L_0x1df0cd0, C4<0>, C4<0>;
L_0x1df0fa0 .functor NOT 1, v0x1dea6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1df1010 .functor AND 1, v0x1dea620_0, L_0x1df0fa0, C4<1>, C4<1>;
L_0x1df11e0 .functor AND 1, L_0x1df1010, v0x1dea760_0, C4<1>, C4<1>;
L_0x1df12a0 .functor AND 1, L_0x1df11e0, v0x1dea8a0_0, C4<1>, C4<1>;
L_0x1df1480 .functor OR 1, L_0x1df0d90, L_0x1df12a0, C4<0>, C4<0>;
L_0x1df1590 .functor AND 1, v0x1dea620_0, v0x1dea6c0_0, C4<1>, C4<1>;
L_0x1df1730 .functor NOT 1, v0x1dea760_0, C4<0>, C4<0>, C4<0>;
L_0x1df17a0 .functor AND 1, L_0x1df1590, L_0x1df1730, C4<1>, C4<1>;
L_0x1df19f0 .functor AND 1, L_0x1df17a0, v0x1dea8a0_0, C4<1>, C4<1>;
L_0x1df1ab0 .functor OR 1, L_0x1df1480, L_0x1df19f0, C4<0>, C4<0>;
L_0x1df1d10 .functor AND 1, v0x1dea620_0, v0x1dea6c0_0, C4<1>, C4<1>;
L_0x1df1d80 .functor AND 1, L_0x1df1d10, v0x1dea760_0, C4<1>, C4<1>;
L_0x1df1fa0 .functor AND 1, L_0x1df1d80, v0x1dea8a0_0, C4<1>, C4<1>;
L_0x1df2060 .functor OR 1, L_0x1df1ab0, L_0x1df1fa0, C4<0>, C4<0>;
v0x1deae80_0 .net *"_ivl_0", 0 0, L_0x1deee00;  1 drivers
v0x1deaf60_0 .net *"_ivl_10", 0 0, L_0x1def140;  1 drivers
v0x1deb040_0 .net *"_ivl_12", 0 0, L_0x1def240;  1 drivers
v0x1deb130_0 .net *"_ivl_14", 0 0, L_0x1def2b0;  1 drivers
v0x1deb210_0 .net *"_ivl_16", 0 0, L_0x1def370;  1 drivers
v0x1deb340_0 .net *"_ivl_18", 0 0, L_0x1def480;  1 drivers
v0x1deb420_0 .net *"_ivl_2", 0 0, L_0x1deee90;  1 drivers
v0x1deb500_0 .net *"_ivl_20", 0 0, L_0x1def5a0;  1 drivers
v0x1deb5e0_0 .net *"_ivl_22", 0 0, L_0x1def610;  1 drivers
v0x1deb6c0_0 .net *"_ivl_24", 0 0, L_0x1def740;  1 drivers
v0x1deb7a0_0 .net *"_ivl_26", 0 0, L_0x1def850;  1 drivers
v0x1deb880_0 .net *"_ivl_28", 0 0, L_0x1def6d0;  1 drivers
v0x1deb960_0 .net *"_ivl_30", 0 0, L_0x1def990;  1 drivers
v0x1deba40_0 .net *"_ivl_32", 0 0, L_0x1defa90;  1 drivers
v0x1debb20_0 .net *"_ivl_34", 0 0, L_0x1defba0;  1 drivers
v0x1debc00_0 .net *"_ivl_36", 0 0, L_0x1defd00;  1 drivers
v0x1debce0_0 .net *"_ivl_38", 0 0, L_0x1defe10;  1 drivers
v0x1debdc0_0 .net *"_ivl_4", 0 0, L_0x1deef20;  1 drivers
v0x1debea0_0 .net *"_ivl_40", 0 0, L_0x1df0040;  1 drivers
v0x1debf80_0 .net *"_ivl_42", 0 0, L_0x1df0210;  1 drivers
v0x1dec060_0 .net *"_ivl_44", 0 0, L_0x1df04a0;  1 drivers
v0x1dec140_0 .net *"_ivl_46", 0 0, L_0x1df0670;  1 drivers
v0x1dec220_0 .net *"_ivl_48", 0 0, L_0x1df0850;  1 drivers
v0x1dec300_0 .net *"_ivl_50", 0 0, L_0x1df08c0;  1 drivers
v0x1dec3e0_0 .net *"_ivl_52", 0 0, L_0x1df0a60;  1 drivers
v0x1dec4c0_0 .net *"_ivl_54", 0 0, L_0x1df0ad0;  1 drivers
v0x1dec5a0_0 .net *"_ivl_56", 0 0, L_0x1df0cd0;  1 drivers
v0x1dec680_0 .net *"_ivl_58", 0 0, L_0x1df0d90;  1 drivers
v0x1dec760_0 .net *"_ivl_6", 0 0, L_0x1deef90;  1 drivers
v0x1dec840_0 .net *"_ivl_60", 0 0, L_0x1df0fa0;  1 drivers
v0x1dec920_0 .net *"_ivl_62", 0 0, L_0x1df1010;  1 drivers
v0x1deca00_0 .net *"_ivl_64", 0 0, L_0x1df11e0;  1 drivers
v0x1decae0_0 .net *"_ivl_66", 0 0, L_0x1df12a0;  1 drivers
v0x1decdd0_0 .net *"_ivl_68", 0 0, L_0x1df1480;  1 drivers
v0x1deceb0_0 .net *"_ivl_70", 0 0, L_0x1df1590;  1 drivers
v0x1decf90_0 .net *"_ivl_72", 0 0, L_0x1df1730;  1 drivers
v0x1ded070_0 .net *"_ivl_74", 0 0, L_0x1df17a0;  1 drivers
v0x1ded150_0 .net *"_ivl_76", 0 0, L_0x1df19f0;  1 drivers
v0x1ded230_0 .net *"_ivl_78", 0 0, L_0x1df1ab0;  1 drivers
v0x1ded310_0 .net *"_ivl_8", 0 0, L_0x1def030;  1 drivers
v0x1ded3f0_0 .net *"_ivl_80", 0 0, L_0x1df1d10;  1 drivers
v0x1ded4d0_0 .net *"_ivl_82", 0 0, L_0x1df1d80;  1 drivers
v0x1ded5b0_0 .net *"_ivl_84", 0 0, L_0x1df1fa0;  1 drivers
v0x1ded690_0 .net "a", 0 0, v0x1dea620_0;  alias, 1 drivers
v0x1ded730_0 .net "b", 0 0, v0x1dea6c0_0;  alias, 1 drivers
v0x1ded820_0 .net "c", 0 0, v0x1dea760_0;  alias, 1 drivers
v0x1ded910_0 .net "d", 0 0, v0x1dea8a0_0;  alias, 1 drivers
v0x1deda00_0 .net "q", 0 0, L_0x1df2060;  alias, 1 drivers
S_0x1dedb60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1dba1a0;
 .timescale -12 -12;
E_0x1db4d50 .event anyedge, v0x1dee810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dee810_0;
    %nor/r;
    %assign/vec4 v0x1dee810_0, 0;
    %wait E_0x1db4d50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1de9dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dea8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea6c0_0, 0;
    %assign/vec4 v0x1dea620_0, 0;
    %wait E_0x1d9e9f0;
    %wait E_0x1db5200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dea8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea6c0_0, 0;
    %assign/vec4 v0x1dea620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1db4fb0;
    %load/vec4 v0x1dea620_0;
    %load/vec4 v0x1dea6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dea760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dea8a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dea8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea6c0_0, 0;
    %assign/vec4 v0x1dea620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1dea420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1db4fb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1dea8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dea6c0_0, 0;
    %assign/vec4 v0x1dea620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1dba1a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dee4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dee810_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1dba1a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dee4f0_0;
    %inv;
    %store/vec4 v0x1dee4f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1dba1a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dea800_0, v0x1dee970_0, v0x1dee310_0, v0x1dee3b0_0, v0x1dee450_0, v0x1dee590_0, v0x1dee6d0_0, v0x1dee630_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1dba1a0;
T_7 ;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1dba1a0;
T_8 ;
    %wait E_0x1db4fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dee770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dee770_0, 4, 32;
    %load/vec4 v0x1dee8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dee770_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dee770_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dee770_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1dee6d0_0;
    %load/vec4 v0x1dee6d0_0;
    %load/vec4 v0x1dee630_0;
    %xor;
    %load/vec4 v0x1dee6d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dee770_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1dee770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dee770_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/circuit3/iter0/response0/top_module.sv";
