Analysis & Synthesis report for TOP
Wed Mar 21 22:50:58 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 12. State Machine - |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 13. State Machine - |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 14. State Machine - |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 15. State Machine - |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 16. State Machine - |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 17. State Machine - |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 18. State Machine - |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 19. State Machine - |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 20. State Machine - |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 21. State Machine - |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 22. State Machine - |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 30. Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 31. Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 32. Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 33. Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 34. Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 35. Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 36. Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 37. Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 38. Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 39. Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 40. Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 41. Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 42. Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 43. Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 44. Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 45. Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 46. Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 47. Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 48. Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 49. Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 50. Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 51. Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 52. Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 53. Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 54. Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 55. Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 56. Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 57. Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 58. Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 59. Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 60. Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 61. Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 62. Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 63. Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 64. Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 65. Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 66. Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 67. Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 68. Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 69. Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 70. Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 71. Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 72. Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 73. Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 74. Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
 75. Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
 76. Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
 77. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated
 78. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p
 79. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p
 80. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram
 81. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp
 82. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp
 83. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
 84. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14
 85. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp
 86. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17
 87. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b
 88. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 89. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|CIC:cic
 90. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
 91. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 92. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 93. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 94. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 95. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
 96. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 97. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
 98. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
 99. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
100. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
101. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
102. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
103. Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
104. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|CIC:cic
105. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
106. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
107. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
108. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
109. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
110. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
111. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
112. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
113. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
114. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
115. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
116. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
117. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
118. Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
119. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|CIC:cic
120. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
121. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
122. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
123. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
124. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
125. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
126. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
127. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
128. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
129. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
130. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
131. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
132. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
133. Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
134. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|CIC:cic
135. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
136. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
137. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
138. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
139. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
140. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
141. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
142. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
143. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
144. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
145. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
146. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
147. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
148. Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
149. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|CIC:cic
150. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
151. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
152. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
153. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
154. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
155. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
156. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
157. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
158. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
159. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
160. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
161. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
162. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
163. Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
164. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|CIC:cic
165. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
166. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
167. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
168. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
169. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
170. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
171. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
172. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
173. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
174. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
175. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
176. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
177. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
178. Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
179. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|CIC:cic
180. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
181. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
182. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
183. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
184. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
185. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
186. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
187. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
188. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
189. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
190. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
191. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
192. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
193. Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
194. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|CIC:cic
195. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
196. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
197. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
198. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
199. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
200. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
201. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
202. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
203. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
204. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
205. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
206. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
207. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
208. Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
209. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|CIC:cic
210. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
211. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
212. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
213. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
214. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
215. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
216. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
217. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
218. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
219. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
220. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
221. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
222. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
223. Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
224. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|CIC:cic
225. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
226. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
227. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
228. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
229. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
230. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
231. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
232. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
233. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
234. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
235. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
236. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
237. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
238. Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
239. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|CIC:cic
240. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
241. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
242. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
243. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
244. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
245. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
246. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
247. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
248. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
249. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
250. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
251. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
252. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
253. Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
254. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|CIC:cic
255. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
256. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
257. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
258. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
259. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
260. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
261. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
262. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
263. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
264. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
265. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
266. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
267. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
268. Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
269. Parameter Settings for User Entity Instance: FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
270. Parameter Settings for User Entity Instance: PDC:pdc
271. altpll Parameter Settings by Entity Instance
272. altsyncram Parameter Settings by Entity Instance
273. lpm_mult Parameter Settings by Entity Instance
274. Port Connectivity Checks: "PDC:pdc"
275. Port Connectivity Checks: "FIFO:fifo"
276. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13"
277. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13"
278. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16"
279. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15"
280. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13"
281. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute"
282. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread"
283. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core"
284. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
285. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst"
286. Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir"
287. Port Connectivity Checks: "SerialSlave:ss"
288. Post-Synthesis Netlist Statistics for Top Partition
289. Elapsed Time Per Partition
290. Analysis & Synthesis Messages
291. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 21 22:50:58 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; TOP                                         ;
; Top-level Entity Name              ; TOP                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,674                                       ;
;     Total combinational functions  ; 4,608                                       ;
;     Dedicated logic registers      ; 4,844                                       ;
; Total registers                    ; 4844                                        ;
; Total pins                         ; 70                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,704                                       ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M16SCE144I7G     ;                    ;
; Top-level entity name                                                      ; TOP                ; TOP                ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library ;
+--------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; FIR/synthesis/FIR.v                                                      ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/FIR.v                                                      ; FIR     ;
; FIR/synthesis/submodules/dspba_library_package.vhd                       ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library_package.vhd                       ; FIR     ;
; FIR/synthesis/submodules/dspba_library.vhd                               ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd                               ; FIR     ;
; FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                    ; FIR     ;
; FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                     ; FIR     ;
; FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd ; FIR     ;
; FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; FIR     ;
; FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd     ; FIR     ;
; FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                    ; FIR     ;
; FIR/synthesis/submodules/altera_avalon_sc_fifo.v                         ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/altera_avalon_sc_fifo.v                         ; FIR     ;
; FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd              ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd              ; FIR     ;
; FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd                   ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd                   ; FIR     ;
; FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd                       ; yes             ; User VHDL File               ; F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd                       ; FIR     ;
; CIC.v                                                                    ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/CIC.v                                                                    ;         ;
; SerialSlave.v                                                            ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v                                                            ;         ;
; TOP.v                                                                    ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v                                                                    ;         ;
; PhaseShifter.v                                                           ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/PhaseShifter.v                                                           ;         ;
; PLL.v                                                                    ; yes             ; User Wizard-Generated File   ; F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v                                                                    ;         ;
; PowerOnReset.v                                                           ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/PowerOnReset.v                                                           ;         ;
; Mic.v                                                                    ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v                                                                    ;         ;
; PDC.v                                                                    ; yes             ; User Verilog HDL File        ; F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v                                                                    ;         ;
; FIFO.v                                                                   ; yes             ; User Wizard-Generated File   ; F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v                                                                   ;         ;
; altpll.tdf                                                               ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/altpll.tdf                                                          ;         ;
; aglobal171.inc                                                           ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/aglobal171.inc                                                      ;         ;
; stratix_pll.inc                                                          ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;         ;
; stratixii_pll.inc                                                        ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;         ;
; cycloneii_pll.inc                                                        ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;         ;
; db/pll_altpll.v                                                          ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v                                                          ;         ;
; altsyncram.tdf                                                           ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                                                    ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                                                              ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                                                           ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; a_rdenreg.inc                                                            ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                                               ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                                               ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                                                             ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_ctm3.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_ctm3.tdf                                                   ;         ;
; db/altsyncram_etm3.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_etm3.tdf                                                   ;         ;
; lpm_mult.tdf                                                             ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;         ;
; lpm_add_sub.inc                                                          ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;         ;
; multcore.inc                                                             ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/multcore.inc                                                        ;         ;
; bypassff.inc                                                             ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/bypassff.inc                                                        ;         ;
; altshift.inc                                                             ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/altshift.inc                                                        ;         ;
; db/mult_1mt.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/mult_1mt.tdf                                                          ;         ;
; dcfifo_mixed_widths.tdf                                                  ; yes             ; Megafunction                 ; f:/intelfpga/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                             ;         ;
; db/dcfifo_lde1.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf                                                       ;         ;
; db/a_gray2bin_gra.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/a_gray2bin_gra.tdf                                                    ;         ;
; db/a_graycounter_c26.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_c26.tdf                                                 ;         ;
; db/a_graycounter_9gb.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_9gb.tdf                                                 ;         ;
; db/altsyncram_2b01.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_2b01.tdf                                                   ;         ;
; db/dffpipe_909.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_909.tdf                                                       ;         ;
; db/dffpipe_tu8.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_tu8.tdf                                                       ;         ;
; db/alt_synch_pipe_d9l.tdf                                                ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_d9l.tdf                                                ;         ;
; db/dffpipe_uu8.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_uu8.tdf                                                       ;         ;
; db/alt_synch_pipe_g9l.tdf                                                ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_g9l.tdf                                                ;         ;
; db/dffpipe_1v8.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_1v8.tdf                                                       ;         ;
; db/cmpr_vg5.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_vg5.tdf                                                          ;         ;
; db/cmpr_ug5.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_ug5.tdf                                                          ;         ;
; db/cntr_i0d.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/cntr_i0d.tdf                                                          ;         ;
; db/mux_9d7.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; F:/Git/Sonar/FPGA/PhasedArrayController/db/mux_9d7.tdf                                                           ;         ;
+--------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,674                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 4608                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 745                                                                        ;
;     -- 3 input functions                    ; 2164                                                                       ;
;     -- <=2 input functions                  ; 1699                                                                       ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 2467                                                                       ;
;     -- arithmetic mode                      ; 2141                                                                       ;
;                                             ;                                                                            ;
; Total registers                             ; 4844                                                                       ;
;     -- Dedicated logic registers            ; 4844                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 70                                                                         ;
; Total memory bits                           ; 8704                                                                       ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 12                                                                         ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4520                                                                       ;
; Total fan-out                               ; 32130                                                                      ;
; Average fan-out                             ; 3.27                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                           ; Entity Name                             ; Library Name ;
+----------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |TOP                                                                             ; 4608 (86)           ; 4844 (171)                ; 8704        ; 0          ; 12           ; 12      ; 0         ; 70   ; 0            ; 0          ; |TOP                                                                                                                                                                                                                                                                          ; TOP                                     ; work         ;
;    |FIFO:fifo|                                                                   ; 64 (0)              ; 83 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo                                                                                                                                                                                                                                                                ; FIFO                                    ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                        ; 64 (0)              ; 83 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                              ; dcfifo_mixed_widths                     ; work         ;
;          |dcfifo_lde1:auto_generated|                                            ; 64 (15)             ; 83 (29)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated                                                                                                                                                                                   ; dcfifo_lde1                             ; work         ;
;             |a_gray2bin_gra:rdptr_g_gray2bin|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rdptr_g_gray2bin                                                                                                                                                   ; a_gray2bin_gra                          ; work         ;
;             |a_gray2bin_gra:rs_dgwp_gray2bin|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rs_dgwp_gray2bin                                                                                                                                                   ; a_gray2bin_gra                          ; work         ;
;             |a_graycounter_9gb:wrptr_g1p|                                        ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p                                                                                                                                                       ; a_graycounter_9gb                       ; work         ;
;             |a_graycounter_c26:rdptr_g1p|                                        ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p                                                                                                                                                       ; a_graycounter_c26                       ; work         ;
;             |alt_synch_pipe_d9l:rs_dgwp|                                         ; 0 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp                                                                                                                                                        ; alt_synch_pipe_d9l                      ; work         ;
;                |dffpipe_uu8:dffpipe14|                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14                                                                                                                                  ; dffpipe_uu8                             ; work         ;
;             |alt_synch_pipe_g9l:ws_dgrp|                                         ; 0 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp                                                                                                                                                        ; alt_synch_pipe_g9l                      ; work         ;
;                |dffpipe_1v8:dffpipe17|                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17                                                                                                                                  ; dffpipe_1v8                             ; work         ;
;             |altsyncram_2b01:fifo_ram|                                           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram                                                                                                                                                          ; altsyncram_2b01                         ; work         ;
;             |cntr_i0d:cntr_b|                                                    ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b                                                                                                                                                                   ; cntr_i0d                                ; work         ;
;             |dffpipe_909:rs_brp|                                                 ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp                                                                                                                                                                ; dffpipe_909                             ; work         ;
;             |dffpipe_tu8:rs_bwp|                                                 ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp                                                                                                                                                                ; dffpipe_tu8                             ; work         ;
;             |mux_9d7:rdemp_eq_comp_lsb_mux|                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                     ; mux_9d7                                 ; work         ;
;             |mux_9d7:rdemp_eq_comp_msb_mux|                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                     ; mux_9d7                                 ; work         ;
;             |mux_9d7:wrfull_eq_comp_lsb_mux|                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                                                                                                                                                    ; mux_9d7                                 ; work         ;
;             |mux_9d7:wrfull_eq_comp_msb_mux|                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                                                                                                                                                    ; mux_9d7                                 ; work         ;
;    |Mic:GeneratedMics[10].mic|                                                   ; 387 (1)             ; 424 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic                                                                                                                                                                                                                                                ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 241 (241)           ; 228 (228)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|CIC:cic                                                                                                                                                                                                                                        ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)             ; 174 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir                                                                                                                                                                                                                                        ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)             ; 174 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)             ; 174 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                       ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 145 (145)           ; 152 (118)                 ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                       ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                          ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_13|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_15|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_16|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_compute|                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                         ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_memread|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                         ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                            ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated    ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                        ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[11].mic|                                                   ; 330 (1)             ; 374 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic                                                                                                                                                                                                                                                ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 230 (230)           ; 220 (220)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|CIC:cic                                                                                                                                                                                                                                        ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir                                                                                                                                                                                                                                        ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                       ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                       ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                            ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated    ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                        ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[12].mic|                                                   ; 327 (1)             ; 370 (23)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic                                                                                                                                                                                                                                                ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 227 (227)           ; 215 (215)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|CIC:cic                                                                                                                                                                                                                                        ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir                                                                                                                                                                                                                                        ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                       ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                       ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                            ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated    ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                        ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[1].mic|                                                    ; 329 (1)             ; 373 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 219 (219)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[2].mic|                                                    ; 329 (1)             ; 373 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 219 (219)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[3].mic|                                                    ; 329 (1)             ; 372 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 218 (218)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[4].mic|                                                    ; 329 (1)             ; 371 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 217 (217)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[5].mic|                                                    ; 329 (1)             ; 371 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 217 (217)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[6].mic|                                                    ; 327 (1)             ; 368 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 227 (227)           ; 214 (214)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[7].mic|                                                    ; 329 (1)             ; 371 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 217 (217)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[8].mic|                                                    ; 329 (1)             ; 372 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 218 (218)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[9].mic|                                                    ; 329 (1)             ; 373 (22)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)           ; 219 (219)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 99 (0)              ; 132 (0)                   ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 99 (99)             ; 110 (86)                  ; 384         ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |PDC:pdc|                                                                     ; 47 (47)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PDC:pdc                                                                                                                                                                                                                                                                  ; PDC                                     ; work         ;
;    |PLL:pll|                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PLL:pll                                                                                                                                                                                                                                                                  ; PLL                                     ; work         ;
;       |altpll:altpll_component|                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PLL:pll|altpll:altpll_component                                                                                                                                                                                                                                          ; altpll                                  ; work         ;
;          |PLL_altpll:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                ; PLL_altpll                              ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[10].ps|                                  ; 10 (10)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[10].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[11].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[11].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[12].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[12].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[13].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[13].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[14].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[14].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[15].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[15].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[16].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[16].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[17].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[17].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[18].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[18].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[19].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[19].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[1].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[1].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[20].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[20].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[21].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[21].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[22].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[22].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[23].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[23].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[24].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[24].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[25].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[25].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[26].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[26].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[27].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[27].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[28].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[28].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[29].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[29].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[2].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[2].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[30].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[30].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[31].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[31].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[32].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[32].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[33].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[33].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[34].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[34].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[35].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[35].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[36].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[36].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[37].ps|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[37].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[3].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[3].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[4].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[4].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[5].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[5].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[6].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[6].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[7].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[7].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[8].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[8].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[9].ps|                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[9].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PowerOnReset:por|                                                            ; 22 (22)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|PowerOnReset:por                                                                                                                                                                                                                                                         ; PowerOnReset                            ; work         ;
;    |SerialSlave:ss|                                                              ; 16 (16)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|SerialSlave:ss                                                                                                                                                                                                                                                           ; SerialSlave                             ; work         ;
+----------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Simple Dual Port ; 16           ; 256          ; 512          ; 8            ; 4096 ; None ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 12          ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+------------------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+----------------------------------------+-----------------+
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir  ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir ; FIR.qsys        ;
; N/A    ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir ; FIR.qsys        ;
; Altera ; FIFO                   ; 17.1    ; N/A          ; N/A          ; |TOP|FIFO:fifo                         ; FIFO.v          ;
; Altera ; ALTPLL                 ; 17.1    ; N/A          ; N/A          ; |TOP|PLL:pll                           ; PLL.v           ;
+--------+------------------------+---------+--------------+--------------+----------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                               ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                              ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                              ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                              ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                              ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                               ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                              ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                              ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                              ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                              ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                               ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                              ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                              ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                              ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                              ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                              ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                              ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[4]                                                                                                                                     ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[3]                                                                                                                                     ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[2]                                                                                                                                     ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe19a[2]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe19a[0]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe19a[1]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe19a[3]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe19a[4]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe16a[2]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe16a[0]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe16a[1]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe16a[3]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe16a[4]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe18a[2]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe18a[0]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe18a[1]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe18a[3]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17|dffe18a[4]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe15a[2]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe15a[0]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe15a[1]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe15a[3]                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14|dffe15a[4]                                                                                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                      ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]               ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]              ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_i[4]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]        ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]  ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq          ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 425                                                                                                                                                                                                ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; SerialSlave:ss|sendBuffer[0..7]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp|dffe13a[4]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                          ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp|dffe12a[9]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[1].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[2].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[3].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[4].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[5].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[6].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[7].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[8].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[9].mic|inputBuf[0]                                                                                                                                                                                                                                     ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[10].mic|inputBuf[0]                                                                                                                                                                                                                                    ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[11].mic|inputBuf[0]                                                                                                                                                                                                                                    ; Merged with Mic:GeneratedMics[12].mic|inputBuf[0]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                   ; Merged with Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                      ; Merged with Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                   ; Merged with Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                   ; Merged with Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                      ; Merged with Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                   ; Merged with Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                   ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                   ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                    ; Merged with Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                       ; Merged with Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                    ; Merged with Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[15]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[15]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[15]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[14]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[14]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[14]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[13]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[13]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[13]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[12]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[12]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[12]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[11]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[11]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[11]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[10]                                                                                                                                                                                                                         ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[10]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[10]                                                                                                                                                                                                                         ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[9]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[9]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[9]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[8]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[8]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[8]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[7]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[7]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[7]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[6]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[6]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[6]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[5]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[5]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[5]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[4]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[4]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[4]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[3]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[3]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[3]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[2]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[2]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[2]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[1]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[1]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[1]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[11].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[12].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[13].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[14].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[15].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[16].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[17].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[18].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[19].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[1].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[20].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[21].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[22].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[23].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[24].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[25].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[26].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[27].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[28].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[29].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[2].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[30].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[31].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[32].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[33].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[34].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[35].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[36].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[37].ps|Q[0]                                                                                                                                                                                                                          ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[3].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[4].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[5].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[6].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[7].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[8].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; PhaseShifter:GeneratedPhaseShifters[9].ps|Q[0]                                                                                                                                                                                                                           ; Merged with PhaseShifter:GeneratedPhaseShifters[10].ps|Q[0]                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[11].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[12].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[1].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[2].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[3].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[4].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[5].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[6].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[7].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[8].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[9].mic|CIC:cic|out_valid                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|out_valid                                                                                                                                                                                                                              ;
; Mic:GeneratedMics[11].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[12].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[1].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[2].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[3].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[4].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[5].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[6].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[7].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[8].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[9].mic|CIC:cic|valid_comb                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|valid_comb                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[3]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[3]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[2]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[2]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[1]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[1]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[0]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[7]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[7]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[6]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[6]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[5]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[5]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[1].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[4].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[5].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[7].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[8].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[9].mic|CIC:cic|count[4]                                                                                                                                                                                                                                ; Merged with Mic:GeneratedMics[10].mic|CIC:cic|count[4]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                         ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                     ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                     ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]              ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                          ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0] ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1] ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2] ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3] ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]  ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4] ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                           ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                         ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                            ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]      ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                     ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]      ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                     ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                    ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                              ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                 ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                      ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                      ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                       ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ;
; Mic:GeneratedMics[1].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[1].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[2].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[2].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[3].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[3].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[4].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[4].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[5].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[5].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[6].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[6].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[7].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[7].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[8].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[8].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[9].mic|inputBuf[2..7]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[9].mic|inputBuf[1]                                                                                                                                                                                                                                     ;
; Mic:GeneratedMics[10].mic|inputBuf[2..7]                                                                                                                                                                                                                                 ; Merged with Mic:GeneratedMics[10].mic|inputBuf[1]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[11].mic|inputBuf[2..7]                                                                                                                                                                                                                                 ; Merged with Mic:GeneratedMics[11].mic|inputBuf[1]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[12].mic|inputBuf[2..7]                                                                                                                                                                                                                                 ; Merged with Mic:GeneratedMics[12].mic|inputBuf[1]                                                                                                                                                                                                                                    ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                               ; Merged with Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                               ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                               ; Merged with Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                               ;
; Mic:GeneratedMics[3].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[12].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                  ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                               ; Merged with Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                               ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                               ; Merged with Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                               ;
; Mic:GeneratedMics[2].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[11].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                  ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                               ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                               ; Merged with Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                               ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[4].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[7].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[1].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[7].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[6].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[7].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                ; Merged with Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2]                                ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                ; Merged with Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                ;
; Mic:GeneratedMics[9].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[12].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                  ;
; Mic:GeneratedMics[8].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[12].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                  ;
; Mic:GeneratedMics[10].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[11].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                  ;
; Mic:GeneratedMics[5].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[7].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[4].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[6].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[10].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[11].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                  ;
; Mic:GeneratedMics[5].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[7].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[8].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[9].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[6].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[7].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[7].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[12].mic|CIC:cic|d1[0]                                                                                                                                                                                                                                  ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                          ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                          ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                          ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                           ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; Mic:GeneratedMics[5].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[4].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[12].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[3].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[12].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[3].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[6].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[4].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[3].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[1].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[12].mic|CIC:cic|d4[0]                                                                                                                                                                                                                                  ; Merged with Mic:GeneratedMics[3].mic|CIC:cic|d4[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[6].mic|CIC:cic|d4[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[4].mic|CIC:cic|d4[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[7].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[4].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[7].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[1].mic|CIC:cic|d2[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[4].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ; Merged with Mic:GeneratedMics[1].mic|CIC:cic|d3[0]                                                                                                                                                                                                                                   ;
; Mic:GeneratedMics[12].mic|CIC:cic|d_temp[0]                                                                                                                                                                                                                              ; Merged with Mic:GeneratedMics[3].mic|CIC:cic|d_temp[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[6].mic|CIC:cic|d_temp[0]                                                                                                                                                                                                                               ; Merged with Mic:GeneratedMics[4].mic|CIC:cic|d_temp[0]                                                                                                                                                                                                                               ;
; Mic:GeneratedMics[12].mic|CIC:cic|d_d_temp[0]                                                                                                                                                                                                                            ; Merged with Mic:GeneratedMics[3].mic|CIC:cic|d_d_temp[0]                                                                                                                                                                                                                             ;
; Mic:GeneratedMics[6].mic|CIC:cic|d_d_temp[0]                                                                                                                                                                                                                             ; Merged with Mic:GeneratedMics[4].mic|CIC:cic|d_d_temp[0]                                                                                                                                                                                                                             ;
; pulseCounter[3]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 1511                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SerialSlave:ss|sendBuffer[7]                                                                                                                                                                   ; Stuck at GND              ; SerialSlave:ss|sendBuffer[6], SerialSlave:ss|sendBuffer[5],                                                                                                                                   ;
;                                                                                                                                                                                                ; due to stuck port data_in ; SerialSlave:ss|sendBuffer[4], SerialSlave:ss|sendBuffer[3],                                                                                                                                   ;
;                                                                                                                                                                                                ;                           ; SerialSlave:ss|sendBuffer[2], SerialSlave:ss|sendBuffer[1],                                                                                                                                   ;
;                                                                                                                                                                                                ;                           ; SerialSlave:ss|sendBuffer[0]                                                                                                                                                                  ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall ; Lost Fanouts              ; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1 ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall ; Lost Fanouts              ; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1 ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall ; Lost Fanouts              ; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1 ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4844  ;
; Number of registers using Synchronous Clear  ; 1536  ;
; Number of registers using Synchronous Load   ; 408   ;
; Number of registers using Asynchronous Clear ; 1667  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2638  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3] ; 2       ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2] ; 2       ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1] ; 2       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]       ; 3       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]       ; 4       ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]      ; 3       ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]      ; 4       ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]      ; 3       ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]      ; 4       ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]      ; 3       ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]      ; 4       ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                   ; 2       ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                   ; 2       ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b|counter_reg_bit0                                                                                                                        ; 3       ;
; speakersOn_clr                                                                                                                                                                                                                                 ; 2       ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p|counter8a0                                                                                                                  ; 8       ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p|parity9                                                                                                                     ; 4       ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p|sub_parity6a0                                                                                                               ; 1       ;
; pulseCounter[0]                                                                                                                                                                                                                                ; 3       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                           ; 1       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                           ; 1       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                           ; 1       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                           ; 1       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                           ; 1       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                           ; 1       ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                           ; 1       ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0]                          ; 1       ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                          ; 1       ;
; Total number of inverted registers = 218*                                                                                                                                                                                                      ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|SerialSlave:ss|BitCounter[2]               ;
; 3:1                ; 1620 bits ; 3240 LEs      ; 1620 LEs             ; 1620 LEs               ; Yes        ; |TOP|Mic:GeneratedMics[11].mic|CIC:cic|d_d7[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|counter[2]                                 ;
; 3:1                ; 204 bits  ; 408 LEs       ; 204 LEs              ; 204 LEs                ; Yes        ; |TOP|Mic:GeneratedMics[1].mic|CIC:cic|d_temp[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP|Mic:GeneratedMics[10].mic|CIC:cic|count[7] ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TOP|PowerOnReset:por|por_counter[7]            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP|PDC:pdc|clkCounter[2]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                               ;
+-----------------------------------------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                              ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                              ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                        ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                              ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra1_count0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------+
; Assignment                            ; Value                  ; From ; To                                    ;
+---------------------------------------+------------------------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                           ;
+---------------------------------------+------------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 41666                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 80                    ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 75                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|CIC:cic ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                     ;
; decimation_ratio ; 16    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                            ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                  ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                          ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                  ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                  ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                  ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                  ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                  ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                  ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                  ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                          ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                  ;
+---------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|CIC:cic ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                      ;
; decimation_ratio ; 16    ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                             ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                   ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                   ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                           ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                           ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                   ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                   ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                   ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                   ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                   ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                   ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                           ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                   ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                   ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                   ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                   ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                 ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                 ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                 ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                     ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                            ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                    ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|CIC:cic ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                      ;
; decimation_ratio ; 16    ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                             ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                   ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                   ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                           ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                           ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                   ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                   ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                   ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                   ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                   ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                   ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                           ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                   ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                   ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                   ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                   ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                 ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                 ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                 ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                     ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                            ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                    ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|CIC:cic ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; bit_width        ; 17    ; Signed Integer                                      ;
; decimation_ratio ; 16    ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                             ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8      ; Signed Integer                                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 21     ; Signed Integer                                                                                                                                   ;
; BANKINWIDTH         ; 0      ; Signed Integer                                                                                                                                   ;
; REM_LSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc  ; String                                                                                                                                           ;
; REM_MSB_BIT_g       ; 0      ; Signed Integer                                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc  ; String                                                                                                                                           ;
; PHYSCHANIN          ; 1      ; Signed Integer                                                                                                                                   ;
; PHYSCHANOUT         ; 1      ; Signed Integer                                                                                                                                   ;
; CHANSPERPHYIN       ; 1      ; Signed Integer                                                                                                                                   ;
; CHANSPERPHYOUT      ; 1      ; Signed Integer                                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 8      ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 0      ; Signed Integer                                                                                                                                   ;
; MODE_WIDTH          ; 0      ; Signed Integer                                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false  ; Enumerated                                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1      ; Signed Integer                                                                                                                                   ;
; NUMCHANS            ; 1      ; Signed Integer                                                                                                                                   ;
; DEVICE_FAMILY       ; MAX 10 ; String                                                                                                                                           ;
; COMPLEX_CONST       ; 1      ; Signed Integer                                                                                                                                   ;
+---------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                                   ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                                   ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                   ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 21    ; Signed Integer                                                                                                                                                                                 ;
; data_width            ; 21    ; Signed Integer                                                                                                                                                                                 ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                                                                 ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                     ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ctm3      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_etm3      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                                                                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                                                                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 21    ; Signed Integer                                                                                                                                                                                                            ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                    ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                           ;
+-------------------------------------------+-------------+------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                        ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                        ;
; LPM_NUMWORDS                              ; 16          ; Signed Integer                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                        ;
; LPM_WIDTH                                 ; 256         ; Signed Integer                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                 ;
; LPM_WIDTHU                                ; 4           ; Signed Integer                                 ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                        ;
; RDSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                        ;
; USE_EAB                                   ; ON          ; Untyped                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                        ;
; WRSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                 ;
; CBXI_PARAMETER                            ; dcfifo_lde1 ; Untyped                                        ;
+-------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: PDC:pdc ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; H_bytes        ; 256   ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 24                                                                                                                                                                                                                                        ;
; Entity Instance                           ; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                        ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                         ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 12                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
; Entity Instance                       ; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "PDC:pdc"                ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; index ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:fifo"                                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data[255..252] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rdusedw[7..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xin_c        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                               ;
; xout_c[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; ast_sink_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; ast_sink_sop       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; ast_sink_eop       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; ast_source_ready   ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; ast_source_sop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; ast_source_eop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; ast_source_channel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mic:GeneratedMics[1].mic|FIR:fir"                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ast_sink_error   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ast_source_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "SerialSlave:ss" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; sendData ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 4844                        ;
;     CLR               ; 942                         ;
;     CLR SLD           ; 108                         ;
;     ENA               ; 1300                        ;
;     ENA CLR           ; 301                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA CLR SLD       ; 300                         ;
;     ENA SCLR          ; 721                         ;
;     SCLR              ; 799                         ;
;     plain             ; 357                         ;
; cycloneiii_lcell_comb ; 4609                        ;
;     arith             ; 2141                        ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 1990                        ;
;     normal            ; 2468                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 164                         ;
;         2 data inputs ; 1382                        ;
;         3 data inputs ; 174                         ;
;         4 data inputs ; 745                         ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 200                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 21 22:50:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PhasedArrayController -c TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fir/synthesis/fir.v
    Info (12023): Found entity 1: FIR File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/FIR.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir) File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir) File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir) File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0_rtl_core-normal File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0_rtl_core File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0_ast-struct File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 55
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0_ast File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0-syn File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 33
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0 File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: CIC File: F:/Git/Sonar/FPGA/PhasedArrayController/CIC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file serialslave.v
    Info (12023): Found entity 1: SerialSlave File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: TOP File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phaseshifter.v
    Info (12023): Found entity 1: PhaseShifter File: F:/Git/Sonar/FPGA/PhasedArrayController/PhaseShifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file poweronreset.v
    Info (12023): Found entity 1: PowerOnReset File: F:/Git/Sonar/FPGA/PhasedArrayController/PowerOnReset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mic.v
    Info (12023): Found entity 1: Mic File: F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pdc.v
    Info (12023): Found entity 1: PDC File: F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v Line: 39
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "PowerOnReset" for hierarchy "PowerOnReset:por" File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 45
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll" File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 50
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v Line: 102
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v Line: 102
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "75"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "80"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: f:/intelfpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SerialSlave" for hierarchy "SerialSlave:ss" File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 66
Info (12128): Elaborating entity "PhaseShifter" for hierarchy "PhaseShifter:GeneratedPhaseShifters[1].ps" File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 102
Info (12128): Elaborating entity "Mic" for hierarchy "Mic:GeneratedMics[1].mic" File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 185
Info (12128): Elaborating entity "CIC" for hierarchy "Mic:GeneratedMics[1].mic|CIC:cic" File: F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v Line: 35
Warning (10230): Verilog HDL assignment warning at CIC.v(106): truncated value with size 17 to match size of target (8) File: F:/Git/Sonar/FPGA/PhasedArrayController/CIC.v Line: 106
Info (12128): Elaborating entity "FIR" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir" File: F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v Line: 45
Info (12128): Elaborating entity "FIR_fir_compiler_ii_0" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/FIR.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at FIR_fir_compiler_ii_0.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 54
Info (12128): Elaborating entity "FIR_fir_compiler_ii_0_ast" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at FIR_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 137
Info (12128): Elaborating entity "FIR_fir_compiler_ii_0_rtl_core" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 195
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 200
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 428
Info (12130): Elaborated megafunction instantiation "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 428
Info (12133): Instantiated megafunction "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 428
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctm3.tdf
    Info (12023): Found entity 1: altsyncram_ctm3 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_ctm3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ctm3" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated" File: f:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 536
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 541
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 563
Info (12130): Elaborated megafunction instantiation "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 563
Info (12133): Instantiated megafunction "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 563
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_etm3.tdf
    Info (12023): Found entity 1: altsyncram_etm3 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_etm3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_etm3" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated" File: f:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 675
Info (12130): Elaborated megafunction instantiation "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 675
Info (12133): Instantiated megafunction "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" with the following parameter: File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 675
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1mt.tdf
    Info (12023): Found entity 1: mult_1mt File: F:/Git/Sonar/FPGA/PhasedArrayController/db/mult_1mt.tdf Line: 28
Info (12128): Elaborating entity "mult_1mt" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated" File: f:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 244
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo" File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 224
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v Line: 75
Info (12130): Elaborated megafunction instantiation "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v Line: 75
Info (12133): Instantiated megafunction "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v Line: 75
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lde1.tdf
    Info (12023): Found entity 1: dcfifo_lde1 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 48
Info (12128): Elaborating entity "dcfifo_lde1" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated" File: f:/intelfpga/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_gra.tdf
    Info (12023): Found entity 1: a_gray2bin_gra File: F:/Git/Sonar/FPGA/PhasedArrayController/db/a_gray2bin_gra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_gra" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rdptr_g_gray2bin" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_c26.tdf
    Info (12023): Found entity 1: a_graycounter_c26 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_c26.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_c26" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9gb.tdf
    Info (12023): Found entity 1: a_graycounter_9gb File: F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_9gb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_9gb" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b01.tdf
    Info (12023): Found entity 1: altsyncram_2b01 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_2b01.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2b01" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_909.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_tu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_d9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_uu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_d9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vg5.tdf
    Info (12023): Found entity 1: cmpr_vg5 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_vg5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_vg5" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_vg5:rdempty_eq_comp1_lsb" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ug5.tdf
    Info (12023): Found entity 1: cmpr_ug5 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_ug5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ug5" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_ug5:rdempty_eq_comp1_msb" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i0d.tdf
    Info (12023): Found entity 1: cntr_i0d File: F:/Git/Sonar/FPGA/PhasedArrayController/db/cntr_i0d.tdf Line: 27
Info (12128): Elaborating entity "cntr_i0d" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: F:/Git/Sonar/FPGA/PhasedArrayController/db/mux_9d7.tdf Line: 22
Info (12128): Elaborating entity "mux_9d7" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf Line: 97
Info (12128): Elaborating entity "PDC" for hierarchy "PDC:pdc" File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 236
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 90
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TXD" is stuck at GND File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 6
    Warning (13410): Pin "LED[2]" is stuck at VCC File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5961 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 5678 logic cells
    Info (21064): Implemented 200 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 751 megabytes
    Info: Processing ended: Wed Mar 21 22:50:58 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.map.smsg.


