<dec f='tensorflow/tensorflow/compiler/xla/service/cpu/ir_emitter.h' l='402' type='llvm::Triple::ArchType'/>
<offset>384</offset>
<doc f='tensorflow/tensorflow/compiler/xla/service/cpu/ir_emitter.h' l='401'>// The target architecture.</doc>
<use f='tensorflow/tensorflow/compiler/xla/service/cpu/ir_emitter.cc' l='90' u='w' c='_ZN3xla3cpu9IrEmitterC1ERKNS_9HloModuleERKNS_16BufferAssignmentEPN4llvm6ModuleESt13unordered_mapIPKNS_14HloInstructionExSt4hashISE_ESt8equal_toISE_ESa3683279'/>
<use f='tensorflow/tensorflow/compiler/xla/service/cpu/ir_emitter.cc' l='123' u='r' c='_ZN3xla3cpu9IrEmitter15EmitComputationEPNS_14HloComputationERKSsbPSt6vectorIPKNS_14HloInstructionESaIS9_EE'/>
<use f='tensorflow/tensorflow/compiler/xla/service/cpu/ir_emitter.cc' l='124' u='r' c='_ZN3xla3cpu9IrEmitter15EmitComputationEPNS_14HloComputationERKSsbPSt6vectorIPKNS_14HloInstructionESaIS9_EE'/>
