/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmi13qx
+ date
Sun Jan 11 09:38:29 UTC 2026
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1768124309
+ CACTUS_STARTTIME=1768124309
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Jan 11 2026 (09:31:02)
Run date:          Jan 11 2026 (09:38:30+0000)
Run host:          runnervmi13qx.w41skhc0wtbelfhr5so31abmxd.cx.internal.cloudapp.net (pid=131587)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmi13qx
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379468KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=fec2927d-5382-1741-b198-aa6833d16ba9, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmi13qx, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379468KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125481 sec
      iterations=10000000... time=0.0125492 sec
      iterations=100000000... time=0.124407 sec
      iterations=900000000... time=1.1198 sec
      iterations=900000000... time=0.839612 sec
      result: 6.42424 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019878 sec
      iterations=10000000... time=0.0198193 sec
      iterations=100000000... time=0.198277 sec
      iterations=600000000... time=1.19007 sec
      result: 16.1334 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157265 sec
      iterations=10000000... time=0.0155328 sec
      iterations=100000000... time=0.155434 sec
      iterations=700000000... time=1.08863 sec
      result: 10.2882 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123421 sec
      iterations=10000... time=0.00124902 sec
      iterations=100000... time=0.0124285 sec
      iterations=1000000... time=0.124374 sec
      iterations=9000000... time=1.11965 sec
      result: 1.24406 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000593259 sec
      iterations=10000... time=0.00573806 sec
      iterations=100000... time=0.0552584 sec
      iterations=1000000... time=0.5663 sec
      iterations=2000000... time=1.11623 sec
      result: 5.58116 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.41e-07 sec
      iterations=10... time=2.765e-06 sec
      iterations=100... time=2.652e-05 sec
      iterations=1000... time=0.00025619 sec
      iterations=10000... time=0.00248701 sec
      iterations=100000... time=0.024331 sec
      iterations=1000000... time=0.243273 sec
      iterations=5000000... time=1.21663 sec
      result: 101.001 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.56e-06 sec
      iterations=10... time=4.8681e-05 sec
      iterations=100... time=0.000495617 sec
      iterations=1000... time=0.00477727 sec
      iterations=10000... time=0.0462801 sec
      iterations=100000... time=0.467912 sec
      iterations=200000... time=0.930501 sec
      iterations=400000... time=1.86461 sec
      result: 84.3536 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.535e-06 sec
      iterations=10000... time=2.4776e-05 sec
      iterations=100000... time=0.000246832 sec
      iterations=1000000... time=0.00249542 sec
      iterations=10000000... time=0.0248743 sec
      iterations=100000000... time=0.248691 sec
      iterations=400000000... time=0.99629 sec
      iterations=800000000... time=1.99008 sec
      result: 0.31095 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.228e-06 sec
      iterations=10000... time=8.7825e-05 sec
      iterations=100000... time=0.000968261 sec
      iterations=1000000... time=0.0094523 sec
      iterations=10000000... time=0.0955068 sec
      iterations=100000000... time=0.972557 sec
      iterations=200000000... time=1.95627 sec
      result: 1.22267 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.1e-07 sec
      iterations=10... time=2.805e-06 sec
      iterations=100... time=2.7612e-05 sec
      iterations=1000... time=0.000276067 sec
      iterations=10000... time=0.00279334 sec
      iterations=100000... time=0.027816 sec
      iterations=1000000... time=0.278219 sec
      iterations=4000000... time=1.11356 sec
      result: 88.2789 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.143e-06 sec
      iterations=10... time=4.8681e-05 sec
      iterations=100... time=0.000486733 sec
      iterations=1000... time=0.00439569 sec
      iterations=10000... time=0.0435643 sec
      iterations=100000... time=0.436481 sec
      iterations=300000... time=1.31309 sec
      result: 89.8375 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.6832e-05 sec
      iterations=10... time=0.000261259 sec
      iterations=100... time=0.00291433 sec
      iterations=1000... time=0.029416 sec
      iterations=10000... time=0.281985 sec
      iterations=40000... time=1.11879 sec
      result: 0.0617813 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000150832 sec
      iterations=10... time=0.00138187 sec
      iterations=100... time=0.0137897 sec
      iterations=1000... time=0.14085 sec
      iterations=8000... time=1.14161 sec
      result: 0.17091 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00381243 sec
      iterations=10... time=0.037999 sec
      iterations=100... time=0.380167 sec
      iterations=300... time=1.15178 sec
      result: 0.406562 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00131553 sec
      iterations=10000000... time=0.0124572 sec
      iterations=100000000... time=0.124511 sec
      iterations=900000000... time=1.12087 sec
      iterations=900000000... time=0.839534 sec
      result: 6.39803 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198252 sec
      iterations=10000000... time=0.0198234 sec
      iterations=100000000... time=0.198202 sec
      iterations=600000000... time=1.18992 sec
      result: 16.1356 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157798 sec
      iterations=10000000... time=0.0155547 sec
      iterations=100000000... time=0.155628 sec
      iterations=700000000... time=1.09008 sec
      result: 10.2745 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124678 sec
      iterations=10000... time=0.00125448 sec
      iterations=100000... time=0.0124306 sec
      iterations=1000000... time=0.124264 sec
      iterations=9000000... time=1.12954 sec
      result: 1.25505 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.00051322 sec
      iterations=10000... time=0.00441821 sec
      iterations=100000... time=0.044068 sec
      iterations=1000000... time=0.441377 sec
      iterations=2000000... time=0.879068 sec
      iterations=4000000... time=1.75931 sec
      result: 4.39826 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.505e-07 sec
      iterations=10... time=2.9855e-06 sec
      iterations=100... time=3.39435e-05 sec
      iterations=1000... time=0.000285244 sec
      iterations=10000... time=0.00255971 sec
      iterations=100000... time=0.0244001 sec
      iterations=1000000... time=0.243683 sec
      iterations=5000000... time=1.22007 sec
      result: 100.715 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.0515e-06 sec
      iterations=10... time=5.74625e-05 sec
      iterations=100... time=0.000494064 sec
      iterations=1000... time=0.00491105 sec
      iterations=10000... time=0.0470716 sec
      iterations=100000... time=0.468567 sec
      iterations=200000... time=0.933812 sec
      iterations=400000... time=1.86809 sec
      result: 84.1964 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.5935e-06 sec
      iterations=10000... time=3.5887e-05 sec
      iterations=100000... time=0.000281076 sec
      iterations=1000000... time=0.0025127 sec
      iterations=10000000... time=0.0249056 sec
      iterations=100000000... time=0.248748 sec
      iterations=400000000... time=0.995775 sec
      iterations=800000000... time=1.99199 sec
      result: 0.311248 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.5175e-06 sec
      iterations=10000... time=9.85395e-05 sec
      iterations=100000... time=0.000917222 sec
      iterations=1000000... time=0.00923344 sec
      iterations=10000000... time=0.0912249 sec
      iterations=100000000... time=0.910926 sec
      iterations=200000000... time=1.82131 sec
      result: 1.13832 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.56e-07 sec
      iterations=10... time=3.9425e-06 sec
      iterations=100... time=3.6243e-05 sec
      iterations=1000... time=0.000308072 sec
      iterations=10000... time=0.00276114 sec
      iterations=100000... time=0.0269855 sec
      iterations=1000000... time=0.27005 sec
      iterations=4000000... time=1.08237 sec
      result: 90.823 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0589e-05 sec
      iterations=10... time=6.4831e-05 sec
      iterations=100... time=0.000539299 sec
      iterations=1000... time=0.0045719 sec
      iterations=10000... time=0.0452645 sec
      iterations=100000... time=0.451385 sec
      iterations=200000... time=0.905492 sec
      iterations=400000... time=1.83717 sec
      result: 85.6135 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.0895e-06 sec
      iterations=10... time=6.5282e-05 sec
      iterations=100... time=0.000717842 sec
      iterations=1000... time=0.00733568 sec
      iterations=10000... time=0.0778689 sec
      iterations=100000... time=0.767818 sec
      iterations=200000... time=1.57757 sec
      result: 0.219071 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.8402e-05 sec
      iterations=10... time=0.000418648 sec
      iterations=100... time=0.00388101 sec
      iterations=1000... time=0.0466561 sec
      iterations=10000... time=0.390172 sec
      iterations=30000... time=1.14938 sec
      result: 0.636579 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000889704 sec
      iterations=10... time=0.0108197 sec
      iterations=100... time=0.108052 sec
      iterations=1000... time=1.09084 sec
      result: 1.43091 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Jan 11 09:39:32 UTC 2026
+ echo Done.
Done.
  Elapsed time: 63.0 s
