#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 24 09:49:00 2018
# Process ID: 5992
# Current directory: C:/Users/silvi/workspace/tfe4141_term_project/term_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13552 C:\Users\silvi\workspace\tfe4141_term_project\term_project\term_project.xpr
# Log file: C:/Users/silvi/workspace/tfe4141_term_project/term_project/vivado.log
# Journal file: C:/Users/silvi/workspace/tfe4141_term_project/term_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 794.691 ; gain = 168.313
update_compile_order -fileset sources_1
open_hw
open_run impl_1
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.309 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 102 instances

open_run: Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1981.930 ; gain = 1159.453
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2048.742 ; gain = 57.930
report_ip_status -name ip_status 
close_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:rsa_accelerator:1.0 [get_ips  rsa_soc_rsa_accelerator_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_dma:7.1 - rsa_dma
Adding cell -- xilinx.com:user:rsa_accelerator:1.0 - rsa_acc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <rsa_soc> from BD file <C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd>
Upgrading 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded rsa_soc_rsa_accelerator_0_0 (rsa_accelerator 1.0) from revision 19 to revision 20
Wrote  : <C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.246 ; gain = 0.000
export_ip_user_files -of_objects [get_ips rsa_soc_rsa_accelerator_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(76). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(76). Command ignored
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.246 ; gain = 0.000
Wrote  : <C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd> 
VHDL Output written to : C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd
VHDL Output written to : C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/sim/rsa_soc.vhd
VHDL Output written to : C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hdl/rsa_soc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rsa/rsa_dma .
Exporting to file c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/hw_handoff/rsa_soc_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/hw_handoff/rsa_soc_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/synth/rsa_soc_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rsa/rsa_acc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_auto_pc_0/rsa_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hw_handoff/rsa_soc.hwh
Generated Block Design Tcl file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hw_handoff/rsa_soc_bd.tcl
Generated Hardware Definition File C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rsa_soc_auto_pc_0, cache-ID = c5eabf3c478cb598; cache size = 108.934 MB.
[Sat Nov 24 10:00:05 2018] Launched rsa_soc_rsa_accelerator_0_0_synth_1, synth_1...
Run output will be captured here:
rsa_soc_rsa_accelerator_0_0_synth_1: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/rsa_soc_rsa_accelerator_0_0_synth_1/runme.log
synth_1: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/synth_1/runme.log
[Sat Nov 24 10:00:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2070.246 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2290.348 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2290.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 102 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2331.070 ; gain = 260.824
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.230 ; gain = 128.160
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 10:31:46 2018...
