#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Apr 23 19:29:57 2021
# Process ID: 1760
# Current directory: D:/School/HDL in Digital System Design/Project/verilog/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2540 D:\School\HDL in Digital System Design\Project\verilog\FinalProject\FinalProject.xpr
# Log file: D:/School/HDL in Digital System Design/Project/verilog/FinalProject/vivado.log
# Journal file: D:/School/HDL in Digital System Design/Project/verilog/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Bitstream: x

State:  8
Run Length Table 2: x
Bitstream: x
Bitstream: x
Bitstream: x
Bitstream: x

State:  8
Run Length Table 2: x
Bitstream: x
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000110 base=111111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001110 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011110 base=101001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111110 base=001010
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001111110 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=011111110 base=001100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000001 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000100 base=001001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001100 base=000100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011011 base=110111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111010 base=011011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001110111 base=100000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=111111100 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: x
Bitstream: x
Bitstream: x

State: 30
Run Length Table 2: x
Bitstream: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Bitstream: x

State: 24
Run Length Table 2: x
Bitstream: x
Bitstream: x
Bitstream: x
Bitstream: x

State: 30
Run Length Table 2: x
Bitstream: x
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000110 base=111111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001110 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011110 base=101001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111110 base=001010
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001111110 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=011111110 base=001100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000001 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000100 base=001001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001100 base=000100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011011 base=110111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111010 base=011011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001110111 base=100000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=111111100 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: 3
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: x
Bitstream: x
Bitstream: x

State: 30
Run Length Table 2: x
Bitstream: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Bitstream: x

State:  8
Run Length Table 2: x
Bitstream: x
Bitstream: x
Bitstream: x
Bitstream: x

State:  8
Run Length Table 2: x
Bitstream: x
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000110 base=111111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001110 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011110 base=101001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111110 base=001010
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001111110 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=011111110 base=001100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000001 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000100 base=001001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001100 base=000100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011011 base=110111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111010 base=011011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001110111 base=100000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=111111100 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 30
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: x
Bitstream: x
Bitstream: x

State: 30
Run Length Table 2: x
Bitstream: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Bitstream: x

State:  8
Run Length Table 2: x
Bitstream: x
Bitstream: x
Bitstream: x
Bitstream: x

State:  8
Run Length Table 2: x
Bitstream: x
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State:  8
Run Length Table 2: x
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000110 base=111111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001110 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011110 base=101001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111110 base=001010
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001111110 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=011111110 base=001100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000001 base=001011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000100 base=001001
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000001100 base=000100
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000011011 base=110111
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000111010 base=011011
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=001110111 base=100000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=000000000 base=000000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE1 maxcode=111111100 base=111000
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: x
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=0 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 0
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=1 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 1
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=2 coeff_size=a
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 2
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=2
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=3
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=4
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=5
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=6
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=7
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=8
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=9
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 24
Run Length Table 2: 3
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 30
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: 1
Bitstream: 1
Bitstream: 1

State: 18
Run Length Table 2: x
Bitstream: 1
Bitstream: 0
Bitstream: 0
Bitstream: 0

State: 18
Run Length Table 2: x
Bitstream: 0
Bitstream: x
Bitstream: x
Bitstream: x

State: 18
Run Length Table 2: x
Bitstream: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.340 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\School\HDL in Digital System Design\Project\verilog\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\School\HDL in Digital System Design\Project\verilog\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\School\HDL in Digital System Design\Project\verilog\stimulus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\School\HDL in Digital System Design\Project\verilog\control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\School\HDL in Digital System Design\Project\verilog\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\School\HDL in Digital System Design\Project\verilog\stimulus.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {100000000ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State:  8
Run Length Table 2: x

State:  8
Run Length Table 2: x
State: RESET

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: x
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: x

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 0
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24
Run Length Table 2: 0

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 1
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24
Run Length Table 2: 1

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 2
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24
Run Length Table 2: 2

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24
Run Length Table 2: 3

State: 24
Run Length Table 2: 3

State: 30
Run Length Table 2: 3

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 30
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x

State: 18
Run Length Table 2: x
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET
State: RESET
State: RESET
State: RESET
State: RESET
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET
State: RESET
State: RESET
State: RESET
State: RESET
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET
State: RESET
State: RESET
State: RESET
State: RESET
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET
State: RESET
State: RESET
State: RESET
State: RESET
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET
State: RESET
State: RESET
State: RESET
State: RESET
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET
State: RESET
State: RESET
State: RESET
State: RESET
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET
State: RESET
State: RESET
State: RESET
State: RESET
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

State:  8

State:  8

State:  8
State: RESET

State:  8

State:  8
State: RESET

State:  8

State:  8
State: RESET

State:  8

State:  8
State: RESET

State:  8

State:  8
State: RESET

State: 24

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111

State: 24

State: 24
State: INIT_TABLE1 maxcode=000001110 base=111000

State: 24

State: 24
State: INIT_TABLE1 maxcode=000011110 base=101001

State: 24

State: 24
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011

State: 24

State: 24
State: INIT_TABLE1 maxcode=011111110 base=001100

State: 24

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24

State: 24
State: INIT_TABLE1 maxcode=000000001 base=001011

State: 24

State: 24
State: INIT_TABLE1 maxcode=000000100 base=001001

State: 24

State: 24
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111

State: 24

State: 24
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000

State: 24

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24

State: 24
State: INIT_TABLE1 maxcode=111111100 base=111000

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=1

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=2

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=3

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=0

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=4

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=1

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=5

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=2

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=1

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=0

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=1

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=6

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=3

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=7

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=8

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=9

State: 24

State: 24
State: INIT_TABLE2 run_length=0 coeff_size=a

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=4

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=5

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=6

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=7

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=8

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=9

State: 24

State: 24
State: INIT_TABLE2 run_length=1 coeff_size=a

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=2

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=3

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=4

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=5

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=6

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=7

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=8

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=9

State: 24

State: 24
State: INIT_TABLE2 run_length=2 coeff_size=a

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=2

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=3

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=4

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=5

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=6

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=7

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=8

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=9

State: 24

State: 24
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 24

State: 24

State: 30

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 27
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1771] potential always loop found [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1565.484 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1565.484 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1565.484 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
ERROR: [VRFC 10-4982] syntax error near 'and' [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:126]
ERROR: [VRFC 10-2790] Verilog 2000 keyword and used in incorrect context [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:126]
WARNING: [VRFC 10-2096] empty statement in always construct [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:126]
WARNING: [VRFC 10-1771] potential always loop found [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:126]
ERROR: [VRFC 10-2969] 'maxcode_s2' is not a type [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:128]
ERROR: [VRFC 10-2969] 'base_s2' is not a type [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:129]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000000ms
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
State: RESET

State:  8
State: RESET
State: RESET
State: RESET
State: RESET

State: 24
State: INIT_TABLE1 maxcode=000000000 base=000000

State: 24
State: INIT_TABLE1 maxcode=000000110 base=111111
State: INIT_TABLE1 maxcode=000001110 base=111000
State: INIT_TABLE1 maxcode=000011110 base=101001
State: INIT_TABLE1 maxcode=000111110 base=001010

State: 24
State: INIT_TABLE1 maxcode=001111110 base=001011
State: INIT_TABLE1 maxcode=011111110 base=001100
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=000000001 base=001011
State: INIT_TABLE1 maxcode=000000100 base=001001
State: INIT_TABLE1 maxcode=000001100 base=000100

State: 24
State: INIT_TABLE1 maxcode=000011011 base=110111
State: INIT_TABLE1 maxcode=000111010 base=011011

State: 24
State: INIT_TABLE1 maxcode=001110111 base=100000
State: INIT_TABLE1 maxcode=000000000 base=000000
State: INIT_TABLE1 maxcode=111111100 base=111000
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=0 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=2
State: INIT_TABLE2 run_length=0 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=0
State: INIT_TABLE2 run_length=0 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=1
State: INIT_TABLE2 run_length=3 coeff_size=0
State: INIT_TABLE2 run_length=3 coeff_size=1
State: INIT_TABLE2 run_length=0 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=3
State: INIT_TABLE2 run_length=0 coeff_size=7
State: INIT_TABLE2 run_length=0 coeff_size=8
State: INIT_TABLE2 run_length=0 coeff_size=9
State: INIT_TABLE2 run_length=0 coeff_size=a
State: INIT_TABLE2 run_length=1 coeff_size=4
State: INIT_TABLE2 run_length=1 coeff_size=5
State: INIT_TABLE2 run_length=1 coeff_size=6
State: INIT_TABLE2 run_length=1 coeff_size=7
State: INIT_TABLE2 run_length=1 coeff_size=8
State: INIT_TABLE2 run_length=1 coeff_size=9
State: INIT_TABLE2 run_length=1 coeff_size=a
State: INIT_TABLE2 run_length=2 coeff_size=2
State: INIT_TABLE2 run_length=2 coeff_size=3
State: INIT_TABLE2 run_length=2 coeff_size=4
State: INIT_TABLE2 run_length=2 coeff_size=5
State: INIT_TABLE2 run_length=2 coeff_size=6
State: INIT_TABLE2 run_length=2 coeff_size=7
State: INIT_TABLE2 run_length=2 coeff_size=8
State: INIT_TABLE2 run_length=2 coeff_size=9
State: INIT_TABLE2 run_length=2 coeff_size=a
State: INIT_TABLE2 run_length=3 coeff_size=2
State: INIT_TABLE2 run_length=3 coeff_size=3
State: INIT_TABLE2 run_length=3 coeff_size=4
State: INIT_TABLE2 run_length=3 coeff_size=5
State: INIT_TABLE2 run_length=3 coeff_size=6
State: INIT_TABLE2 run_length=3 coeff_size=7
State: INIT_TABLE2 run_length=3 coeff_size=8
State: INIT_TABLE2 run_length=3 coeff_size=9
State: INIT_TABLE2 run_length=3 coeff_size=a
Decoding image...

State: 30

State: 30

State: 18

State: 18

State: 18

State: 18

State: 18
$stop called at time : 27625 ns : File "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 19:24:35 2021...
