{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464361241044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464361241044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 17:00:40 2016 " "Processing started: Fri May 27 17:00:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464361241044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464361241044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map UART -c Tester --generate_functional_sim_netlist " "Command: quartus_map UART -c Tester --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464361241044 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464361241374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Code_Lock-simple " "Found design unit 1: Code_Lock-simple" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Code_Lock " "Found entity 1: Code_Lock" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361241924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-Rec " "Found design unit 1: Receiver-Rec" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361241924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRateGenerator-Gen57600 " "Found design unit 1: BaudRateGenerator-Gen57600" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudtester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudtester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudTester-test " "Found design unit 1: BaudTester-test" {  } { { "BaudTester.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudTester.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudTester " "Found entity 1: BaudTester" {  } { { "BaudTester.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudTester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rectest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RecTest-test " "Found design unit 1: RecTest-test" {  } { { "RecTest.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""} { "Info" "ISGN_ENTITY_NAME" "1 RecTest " "Found entity 1: RecTest" {  } { { "RecTest.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361241934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RecTest " "Elaborating entity \"RecTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464361241974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRateGenerator BaudRateGenerator:gen " "Elaborating entity \"BaudRateGenerator\" for hierarchy \"BaudRateGenerator:gen\"" {  } { { "RecTest.vhd" "gen" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464361241984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_baud BaudRateGenerator.vhd(15) " "VHDL Process Statement warning at BaudRateGenerator.vhd(15): inferring latch(es) for signal or variable \"clk_baud\", which holds its previous value in one or more paths through the process" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464361241984 "|RecTest|BaudRateGenerator:gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_baud BaudRateGenerator.vhd(15) " "Inferred latch for \"clk_baud\" at BaudRateGenerator.vhd(15)" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464361241984 "|RecTest|BaudRateGenerator:gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:rec " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:rec\"" {  } { { "RecTest.vhd" "rec" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464361241994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd Receiver.vhd(43) " "VHDL Process Statement warning at Receiver.vhd(43): signal \"rxd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361241994 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_present_state Receiver.vhd(47) " "VHDL Process Statement warning at Receiver.vhd(47): signal \"cnt_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361241994 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd Receiver.vhd(53) " "VHDL Process Statement warning at Receiver.vhd(53): signal \"rxd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361241994 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_present_state Receiver.vhd(67) " "VHDL Process Statement warning at Receiver.vhd(67): signal \"cnt_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361241994 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_present_state Receiver.vhd(69) " "VHDL Process Statement warning at Receiver.vhd(69): signal \"cnt_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361241994 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_baud Receiver.vhd(108) " "VHDL Process Statement warning at Receiver.vhd(108): signal \"clk_baud\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361241994 "|RecTest|Receiver:rec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Code_Lock Code_Lock:codelock " "Elaborating entity \"Code_Lock\" for hierarchy \"Code_Lock:codelock\"" {  } { { "RecTest.vhd" "codelock" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464361242004 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "codeString Code_Lock.vhd(21) " "VHDL Signal Declaration warning at Code_Lock.vhd(21): used explicit default value for signal \"codeString\" because signal was never assigned a value" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adminCode Code_Lock.vhd(22) " "VHDL Signal Declaration warning at Code_Lock.vhd(22): used explicit default value for signal \"adminCode\" because signal was never assigned a value" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adminUnlock Code_Lock.vhd(23) " "VHDL Signal Declaration warning at Code_Lock.vhd(23): used explicit default value for signal \"adminUnlock\" because signal was never assigned a value" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code Code_Lock.vhd(53) " "VHDL Process Statement warning at Code_Lock.vhd(53): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "codeString Code_Lock.vhd(53) " "VHDL Process Statement warning at Code_Lock.vhd(53): signal \"codeString\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code Code_Lock.vhd(55) " "VHDL Process Statement warning at Code_Lock.vhd(55): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "codeString Code_Lock.vhd(55) " "VHDL Process Statement warning at Code_Lock.vhd(55): signal \"codeString\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code_lock_next_state Code_Lock.vhd(67) " "VHDL Process Statement warning at Code_Lock.vhd(67): signal \"code_lock_next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code Code_Lock.vhd(73) " "VHDL Process Statement warning at Code_Lock.vhd(73): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adminUnlock Code_Lock.vhd(73) " "VHDL Process Statement warning at Code_Lock.vhd(73): signal \"adminUnlock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code_lock_present_state Code_Lock.vhd(85) " "VHDL Process Statement warning at Code_Lock.vhd(85): signal \"code_lock_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code_lock_present_state Code_Lock.vhd(87) " "VHDL Process Statement warning at Code_Lock.vhd(87): signal \"code_lock_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adminCode Code_Lock.vhd(111) " "VHDL Process Statement warning at Code_Lock.vhd(111): signal \"adminCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361242004 "|RecTest|Code_Lock:codelock"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464361242204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 17:00:42 2016 " "Processing ended: Fri May 27 17:00:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464361242204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464361242204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464361242204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464361242204 ""}
