;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @2, 0
	SPL 110, @9
	SLT 120, 200
	SUB 62, @70
	DJN -1, @-20
	SLT @0, @-2
	SUB 63, @70
	JMP 70, 200
	ADD 20, 0
	MOV 120, 200
	SPL <121, 103
	SUB 0, <-1
	SUB <12, 200
	SUB 210, 60
	SUB 210, 60
	ADD 570, 61
	ADD 570, 61
	SPL 12, <10
	SPL 12, <10
	SUB 300, 90
	ADD 910, -9
	SUB 12, @10
	SUB @121, 106
	JMP <121, 106
	SLT 121, 0
	JMP <121, 106
	SUB 0, <-1
	CMP 20, @12
	SUB 12, @10
	ADD @210, <60
	SLT 0, @402
	SUB 0, <-1
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	SUB @2, 0
	MOV -1, <-20
	MOV -1, <-20
	SPL 110, @9
