QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 16:53:11 on Oct 24,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/ProgramCounter.vhd proj/src/TopLevel/branch_comp.vhd proj/src/TopLevel/mux3t1_N.vhd proj/src/TopLevel/RegisterFile.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/nAdd_Sub.vhd proj/src/TopLevel/ImmGen.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/decoder_5to32.vhd proj/src/TopLevel/tb_branch_comp.vhd proj/src/TopLevel/FetchLogic.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/N_Full_Adder.vhd proj/src/TopLevel/ControlUnit.vhd proj/src/TopLevel/N_Reg.vhd proj/src/TopLevel/BarrelShifter.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/mux32t1_N.vhd proj/src/TopLevel/InstructionMemory.vhd proj/src/TopLevel/ALUControl.vhd proj/src/TopLevel/mux4t1_N.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/Full_Adder.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/Reg.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mux2t1.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity ProgramCounter
-- Compiling architecture behavioral of ProgramCounter
-- Loading package NUMERIC_STD
-- Compiling entity branch_comp
-- Compiling architecture dataflow of branch_comp
-- Compiling entity mux3t1_N
-- Compiling architecture behavioral of mux3t1_N
-- Compiling entity RegisterFile
-- Compiling architecture regFile of RegisterFile
** Error: proj/src/TopLevel/RegisterFile.vhd(120): Visible name 'N_Reg' is not an entity. Use expanded name.
** Note: proj/src/TopLevel/RegisterFile.vhd(205): VHDL Compiler exiting
End time: 16:53:11 on Oct 24,2025, Elapsed time: 0:00:00
Errors: 1, Warnings: 2
