<profile>

<section name = "Vitis HLS Report for 'fpsub503_4'" level="0">
<item name = "Date">Tue May 20 14:35:44 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.774 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 33, 0.330 us, 0.330 us, 33, 33, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18">fpsub503_4_Pipeline_VITIS_LOOP_47_1, 11, 11, 0.110 us, 0.110 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29">fpsub503_4_Pipeline_VITIS_LOOP_53_2, 19, 19, 0.190 us, 0.190 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 544, 1312, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 90, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18">fpsub503_4_Pipeline_VITIS_LOOP_47_1, 0, 0, 210, 612, 0</column>
<column name="grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29">fpsub503_4_Pipeline_VITIS_LOOP_53_2, 0, 0, 334, 700, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="c_address0">14, 3, 4, 12</column>
<column name="c_ce0">14, 3, 1, 3</column>
<column name="c_ce1">9, 2, 1, 2</column>
<column name="c_d0">14, 3, 64, 192</column>
<column name="c_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fpsub503.4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fpsub503.4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fpsub503.4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fpsub503.4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fpsub503.4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fpsub503.4, return value</column>
<column name="R_X_address0">out, 4, ap_memory, R_X, array</column>
<column name="R_X_ce0">out, 1, ap_memory, R_X, array</column>
<column name="R_X_q0">in, 64, ap_memory, R_X, array</column>
<column name="R_Z_address0">out, 4, ap_memory, R_Z, array</column>
<column name="R_Z_ce0">out, 1, ap_memory, R_Z, array</column>
<column name="R_Z_q0">in, 64, ap_memory, R_Z, array</column>
<column name="c_address0">out, 4, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_we0">out, 1, ap_memory, c, array</column>
<column name="c_d0">out, 64, ap_memory, c, array</column>
<column name="c_address1">out, 4, ap_memory, c, array</column>
<column name="c_ce1">out, 1, ap_memory, c, array</column>
<column name="c_q1">in, 64, ap_memory, c, array</column>
</table>
</item>
</section>
</profile>
