<profile>

<section name = "Vitis HLS Report for 'aes_generate_round_keys'" level="0">
<item name = "Date">Sat Dec 10 14:02:51 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">pynqrypt-vitis-hls</item>
<item name = "Solution">pynqrypt (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020i-clg400-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">81, 81, 0.810 us, 0.810 us, 81, 81, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87">aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, 52, 52, 0.520 us, 0.520 us, 52, 52, no</column>
<column name="grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94">aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1, 24, 24, 0.240 us, 0.240 us, 24, 24, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 280, 9218, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 195, -</column>
<column name="Register">-, -, 72, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 17, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94">aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1, 0, 0, 86, 140, 0</column>
<column name="grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87">aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, 0, 0, 194, 9078, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p_round_key_V_U">aes_generate_round_keys_p_round_key_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 44, 32, 1, 1408</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="p_round_key_V_address0">25, 5, 6, 30</column>
<column name="p_round_key_V_address1">25, 5, 6, 30</column>
<column name="p_round_key_V_ce0">20, 4, 1, 4</column>
<column name="p_round_key_V_ce1">20, 4, 1, 4</column>
<column name="p_round_key_V_d0">20, 4, 32, 128</column>
<column name="p_round_key_V_d1">20, 4, 32, 128</column>
<column name="p_round_key_V_we0">14, 3, 1, 3</column>
<column name="p_round_key_V_we1">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start_reg">1, 0, 1, 0</column>
<column name="tmp_s_reg_137">32, 0, 32, 0</column>
<column name="trunc_ln628_reg_142">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes_generate_round_keys, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aes_generate_round_keys, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aes_generate_round_keys, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aes_generate_round_keys, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aes_generate_round_keys, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aes_generate_round_keys, return value</column>
<column name="p_read">in, 128, ap_none, p_read, scalar</column>
<column name="this_round_keys_address0">out, 4, ap_memory, this_round_keys, array</column>
<column name="this_round_keys_ce0">out, 1, ap_memory, this_round_keys, array</column>
<column name="this_round_keys_we0">out, 1, ap_memory, this_round_keys, array</column>
<column name="this_round_keys_d0">out, 128, ap_memory, this_round_keys, array</column>
</table>
</item>
</section>
</profile>
