Analysis & Synthesis report for DE10_Standard_FB
Thu Aug 08 16:48:17 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Aug 08 16:48:17 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; DE10_Standard_FB                            ;
; Top-level Entity Name       ; DE10_Standard_FB                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DE10_Standard_FB   ; DE10_Standard_FB   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 08 16:47:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_FB -c DE10_Standard_FB
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_pll.v
    Info (12023): Found entity 1: lpm_pll File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_pll/lpm_pll_0002.v
    Info (12023): Found entity 1: lpm_pll_0002 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_pll/lpm_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/fir_3mhz_low.v
    Info (12023): Found entity 1: FIR_3MHz_low File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file v/fir_3mhz_low/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_3mhz_low) File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file v/fir_3mhz_low/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file v/fir_3mhz_low/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_3mhz_low) File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file v/fir_3mhz_low/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_3mhz_low) File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/fir_3mhz_low/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002_rtl_core.vhd
    Info (12022): Found design unit 1: FIR_3MHz_low_0002_rtl_core-normal File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/FIR_3MHz_low_0002_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: FIR_3MHz_low_0002_rtl_core File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/FIR_3MHz_low_0002_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002_ast.vhd
    Info (12022): Found design unit 1: FIR_3MHz_low_0002_ast-struct File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/FIR_3MHz_low_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: FIR_3MHz_low_0002_ast File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/FIR_3MHz_low_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002.vhd
    Info (12022): Found design unit 1: FIR_3MHz_low_0002-syn File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/FIR_3MHz_low_0002.vhd Line: 33
    Info (12023): Found entity 1: FIR_3MHz_low_0002 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/FIR_3MHz_low/FIR_3MHz_low_0002.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file v/add.v
    Info (12023): Found entity 1: add File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/add.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/de10_standard_dcc_top.v
    Info (12023): Found entity 1: DE10_Standard_DCC_TOP File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/DE10_Standard_DCC_TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/lpm_nco.v
    Info (12023): Found entity 1: lpm_nco File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/lpm_nco.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v
    Info (12023): Found entity 1: asj_nco_madx_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v
    Info (12023): Found entity 1: asj_nco_mady_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_mob_w.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_gam_dp.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/asj_nco_derot.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v
    Info (12023): Found entity 1: lpm_nco_nco_ii_0 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/lpm_10m_nco.v
    Info (12023): Found entity 1: lpm_10M_nco File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/lpm_10M_nco.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_madx_cen.v
    Info (12023): Found entity 1: asj_nco_madx_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_madx_cen.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_mady_cen.v
    Info (12023): Found entity 1: asj_nco_mady_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_mob_w.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_gam_dp.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/asj_nco_derot.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco/synthesis/submodules/lpm_10m_nco_nco_ii_0.v
    Info (12023): Found entity 1: lpm_10M_nco_nco_ii_0 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/lpm_10M_nco/synthesis/submodules/lpm_10M_nco_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file v/sine_1/synthesis/sine_1.v
    Info (12023): Found entity 1: sine_1 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/sine_1/synthesis/sine_1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/sine_1/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/sine_1/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file v/sine_10/synthesis/sine_10.v
    Info (12023): Found entity 1: sine_10 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/sine_10/synthesis/sine_10.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/sine_10/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/sine_10/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file v/p_sine/synthesis/p_sine.v
    Info (12023): Found entity 1: p_sine File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/p_sine/synthesis/p_sine.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/p_sine/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/p_sine/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file v/a2d_data_b/synthesis/a2d_data_b.v
    Info (12023): Found entity 1: a2d_data_b File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/a2d_data_b/synthesis/a2d_data_b.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/a2d_data_b/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/a2d_data_b/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file v/a2d_data_a/synthesis/a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/a2d_data_a/synthesis/a2d_data_a.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/a2d_data_a/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/a2d_data_a/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file v/fir_out/synthesis/fir_out.v
    Info (12023): Found entity 1: fir_out File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/fir_out/synthesis/fir_out.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/fir_out/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/fir_out/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_fb.v
    Info (12023): Found entity 1: DE10_Standard_FB File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/DE10_Standard_FB.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/ip/altsource_probe/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/ip/edge_detect/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_002 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_003 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_004 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_004 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_009 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_007 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_006 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_005 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_timer.v
    Info (12023): Found entity 1: soc_system_timer File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sw.v
    Info (12023): Found entity 1: soc_system_sw File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2.v
    Info (12023): Found entity 1: soc_system_onchip_memory2 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2.v
    Info (12023): Found entity 1: soc_system_nios2_gen2 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_cpu_register_bank_a_module File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 21
    Info (12023): Found entity 2: soc_system_nios2_gen2_cpu_register_bank_b_module File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 87
    Info (12023): Found entity 3: soc_system_nios2_gen2_cpu_nios2_oci_debug File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 153
    Info (12023): Found entity 4: soc_system_nios2_gen2_cpu_nios2_oci_break File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 295
    Info (12023): Found entity 5: soc_system_nios2_gen2_cpu_nios2_oci_xbrk File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 588
    Info (12023): Found entity 6: soc_system_nios2_gen2_cpu_nios2_oci_dbrk File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 795
    Info (12023): Found entity 7: soc_system_nios2_gen2_cpu_nios2_oci_itrace File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 982
    Info (12023): Found entity 8: soc_system_nios2_gen2_cpu_nios2_oci_td_mode File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1115
    Info (12023): Found entity 9: soc_system_nios2_gen2_cpu_nios2_oci_dtrace File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1183
    Info (12023): Found entity 10: soc_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1265
    Info (12023): Found entity 11: soc_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1337
    Info (12023): Found entity 12: soc_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1380
    Info (12023): Found entity 13: soc_system_nios2_gen2_cpu_nios2_oci_fifo File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1427
    Info (12023): Found entity 14: soc_system_nios2_gen2_cpu_nios2_oci_pib File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1913
    Info (12023): Found entity 15: soc_system_nios2_gen2_cpu_nios2_oci_im File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 1936
    Info (12023): Found entity 16: soc_system_nios2_gen2_cpu_nios2_performance_monitors File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 2006
    Info (12023): Found entity 17: soc_system_nios2_gen2_cpu_nios2_avalon_reg File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 2023
    Info (12023): Found entity 18: soc_system_nios2_gen2_cpu_ociram_sp_ram_module File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 2116
    Info (12023): Found entity 19: soc_system_nios2_gen2_cpu_nios2_ocimem File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 2181
    Info (12023): Found entity 20: soc_system_nios2_gen2_cpu_nios2_oci File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 2362
    Info (12023): Found entity 21: soc_system_nios2_gen2_cpu File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_cpu_debug_slave_sysclk File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_cpu_debug_slave_tck File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_cpu_debug_slave_wrapper File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_test_bench.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_cpu_test_bench File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_nios2_gen2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ledr.v
    Info (12023): Found entity 1: soc_system_ledr File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_ledr.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_read_bit.v
    Info (12023): Found entity 1: soc_system_hps_read_bit File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_hps_read_bit.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddc_time_out.v
    Info (12023): Found entity 1: soc_system_ddc_time_out File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_ddc_time_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddc_peak_out.v
    Info (12023): Found entity 1: soc_system_ddc_peak_out File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/soc_system_ddc_peak_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file shift.v
    Info (12023): Found entity 1: Shift File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/Shift.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file compare.v
    Info (12023): Found entity 1: Compare File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/Compare.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file twoadd.v
    Info (12023): Found entity 1: TwoAdd File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/TwoAdd.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file const_zero.v
    Info (12023): Found entity 1: Const_Zero File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/Const_Zero.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sigmux.v
    Info (12023): Found entity 1: SIGMUX File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/SIGMUX.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at DE10_Standard_DCC_TOP.v(92): created implicit net for "FAN_CTRL" File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/v/DE10_Standard_DCC_TOP.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE10_Standard_FB" for the top level hierarchy
Error (10110): Verilog HDL error at DE10_Standard_FB.v(492): variable "a2da_peak" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments File: C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/DE10_Standard_FB.v Line: 492
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/output_files/DE10_Standard_FB.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 4944 megabytes
    Error: Processing ended: Thu Aug 08 16:50:49 2019
    Error: Elapsed time: 00:02:55
    Error: Total CPU time (on all processors): 00:03:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/chris/Desktop/Real Deal Try 1/ControlPanel/Quartus/output_files/DE10_Standard_FB.map.smsg.


