Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 03:49:43 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_69/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.087        0.000                      0                 1219        0.017        0.000                      0                 1219        2.132        0.000                       0                  1199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.407}        4.814           207.727         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.087        0.000                      0                 1219        0.017        0.000                      0                 1219        2.132        0.000                       0                  1199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 genblk1[15].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Destination:            reg_out/reg_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.814ns  (vclock rise@4.814ns - vclock rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.808ns (39.797%)  route 2.735ns (60.203%))
  Logic Levels:           18  (CARRY8=10 LUT2=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 6.570 - 4.814 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.191ns (routing 0.171ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, routed)        1.191     2.137    genblk1[15].reg_in/clk_IBUF_BUFG
    SLICE_X115Y482       FDRE                                         r  genblk1[15].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y482       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.218 r  genblk1[15].reg_in/reg_out_reg[3]/Q
                         net (fo=10, routed)          0.112     2.330    genblk1[15].reg_in/Q[2]
    SLICE_X115Y481       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     2.468 r  genblk1[15].reg_in/z_carry_i_3/O
                         net (fo=2, routed)           0.142     2.610    genblk1[15].reg_in/reg_out_reg[5]_0[1]
    SLICE_X115Y480       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     2.659 r  genblk1[15].reg_in/z_carry_i_7/O
                         net (fo=1, routed)           0.011     2.670    conv/mul09/reg_out[0]_i_239_0[5]
    SLICE_X115Y480       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.825 r  conv/mul09/z_carry/CO[7]
                         net (fo=1, routed)           0.026     2.851    conv/mul09/z_carry_n_0
    SLICE_X115Y481       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.907 r  conv/mul09/z_carry__0/O[0]
                         net (fo=3, routed)           0.329     3.236    conv/mul09/reg_out_reg[7][8]
    SLICE_X116Y481       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.273 r  conv/mul09/reg_out[0]_i_405/O
                         net (fo=1, routed)           0.016     3.289    conv/add000071/reg_out_reg[0]_i_98_0[1]
    SLICE_X116Y481       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     3.345 r  conv/add000071/reg_out_reg[0]_i_214/O[1]
                         net (fo=2, routed)           0.432     3.777    conv/add000071/reg_out_reg[0]_i_214_n_14
    SLICE_X118Y481       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.855 r  conv/add000071/reg_out_reg[21]_i_73/O[1]
                         net (fo=2, routed)           0.312     4.167    conv/add000071/reg_out_reg[21]_i_73_n_14
    SLICE_X117Y482       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     4.349 r  conv/add000071/reg_out_reg[16]_i_38/O[5]
                         net (fo=1, routed)           0.327     4.676    conv/add000071/reg_out_reg[16]_i_38_n_10
    SLICE_X118Y476       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.711 r  conv/add000071/reg_out[16]_i_31/O
                         net (fo=1, routed)           0.011     4.722    conv/add000071/reg_out[16]_i_31_n_0
    SLICE_X118Y476       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     4.856 r  conv/add000071/reg_out_reg[16]_i_20/O[7]
                         net (fo=2, routed)           0.183     5.039    conv/add000071/reg_out_reg[16]_i_20_n_8
    SLICE_X119Y476       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.129 r  conv/add000071/reg_out[16]_i_21/O
                         net (fo=1, routed)           0.015     5.144    conv/add000071/reg_out[16]_i_21_n_0
    SLICE_X119Y476       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.261 r  conv/add000071/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.287    conv/add000071/reg_out_reg[16]_i_11_n_0
    SLICE_X119Y477       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.363 r  conv/add000071/reg_out_reg[21]_i_10/O[1]
                         net (fo=2, routed)           0.228     5.591    conv/add000071/reg_out_reg[21]_i_10_n_14
    SLICE_X119Y474       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.643 r  conv/add000071/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.016     5.659    conv/add000071/reg_out[21]_i_14_n_0
    SLICE_X119Y474       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.863 r  conv/add000071/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.224     6.087    conv/add000067/reg_out_reg[21][0]
    SLICE_X118Y474       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.137 r  conv/add000067/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.146    conv/add000071/reg_out_reg[21]_0[0]
    SLICE_X118Y474       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.326 r  conv/add000071/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.127     6.453    reg_out/a[21]
    SLICE_X117Y474       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.491 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.189     6.680    reg_out/reg_out[21]_i_1_n_0
    SLICE_X118Y473       FDRE                                         r  reg_out/reg_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.814     4.814 r  
    AP13                                              0.000     4.814 r  clk (IN)
                         net (fo=0)                   0.000     4.814    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.159 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.159    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.159 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.446    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.470 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, routed)        1.100     6.570    reg_out/clk_IBUF_BUFG
    SLICE_X118Y473       FDRE                                         r  reg_out/reg_out_reg[11]/C
                         clock pessimism              0.307     6.876    
                         clock uncertainty           -0.035     6.841    
    SLICE_X118Y473       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.767    reg_out/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 demux/genblk1[30].z_reg[30][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Destination:            genblk1[30].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.442%)  route 0.156ns (72.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.051ns (routing 0.155ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.171ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, routed)        1.051     1.707    demux/clk_IBUF_BUFG
    SLICE_X119Y480       FDRE                                         r  demux/genblk1[30].z_reg[30][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y480       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.766 r  demux/genblk1[30].z_reg[30][1]/Q
                         net (fo=1, routed)           0.156     1.922    genblk1[30].reg_in/D[1]
    SLICE_X121Y479       FDRE                                         r  genblk1[30].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, routed)        1.203     2.149    genblk1[30].reg_in/clk_IBUF_BUFG
    SLICE_X121Y479       FDRE                                         r  genblk1[30].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.307     1.843    
    SLICE_X121Y479       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.905    genblk1[30].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.407 }
Period(ns):         4.814
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.814       3.524      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.407       2.132      SLICE_X116Y486  genblk1[0].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.407       2.132      SLICE_X111Y474  demux/genblk1[127].z_reg[127][5]/C



