Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Dev/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot basys3_testbench_behav xil_defaultlib.basys3_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_rd' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_mem_rd' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:179]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
