// Seed: 2398977477
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_7 = {1, 1};
  wire id_8;
  supply0 id_9;
  assign id_9 = 1 == 1;
  always @(id_8) begin
    $display(1 == 1);
  end
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    output wor id_3,
    input tri0 id_4
    , id_10, id_11,
    input supply1 id_5,
    input supply0 id_6,
    input wire id_7,
    output tri0 id_8
    , id_12
);
  assign id_12 = ~id_7;
  module_0(
      id_10, id_10, id_12, id_11, id_12, id_11
  );
endmodule
