##clk_gater_and_active_high_posedge
<img width="926" alt="image" src="https://github.com/Lalitgangwar9837/verilog_project/assets/81949971/6e563838-a166-4c0f-a70f-a7b88f6c068f">

##clk_gater_and_active_high_negedge
![image](https://github.com/Lalitgangwar9837/verilog_project/assets/81949971/c17a516c-652f-4edd-bcd7-74b1234010c5)

