Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d22854535a4463abb700fc0e2452593 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot up_behav xil_defaultlib.up xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'start_x' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'start_y' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'end_x' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'end_y' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'nextDout' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'inputDiscardCnt' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'inputXRes' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'inputYRes' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'outputXRes' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'outputYRes' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:191]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'xScale' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'yScale' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'leftOffset' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'topFracOffset' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'nearestNeighbor' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrB' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/algorithm/ramFifo.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'dataB' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/algorithm/ramFifo.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'tmds_clk' [F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/up.v:317]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/color_bar.v" Line 3. Module color_bar_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Project/FPAG/Project_18.3/video_scaler/video_scaler.srcs/sources_1/hdmi_tx/asyn_rst_syn.v" Line 1. Module asyn_rst_syn doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_bar_default
Compiling module xil_defaultlib.image_cut
Compiling module xil_defaultlib.fifo2(data_width=24)
Compiling module xil_defaultlib.ramDualPort(DATA_WIDTH=24,ADDRES...
Compiling module xil_defaultlib.ramFifo(DATA_WIDTH=24,ADDRESS_WI...
Compiling module xil_defaultlib.streamScaler(CHANNELS=3,BUFFER_S...
Compiling module xil_defaultlib.fifo(DW=24,AW=17)
Compiling module xil_defaultlib.read_image(DATA_WIDTH=24,H_SYNC=...
Compiling module xil_defaultlib.asyn_rst_syn
Compiling module xil_defaultlib.dvi_encoder
Compiling module xil_defaultlib.dvi_transmitter_top
Compiling module xil_defaultlib.up
Compiling module xil_defaultlib.glbl
Built simulation snapshot up_behav
