Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Oct  4 19:03:21 2024
| Host         : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file tima_ro_puf_wrapper_methodology_drc_routed.rpt -pb tima_ro_puf_wrapper_methodology_drc_routed.pb -rpx tima_ro_puf_wrapper_methodology_drc_routed.rpx
| Design       : tima_ro_puf_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 617
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 64         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 26         |
| TIMING-18 | Warning          | Missing input or output delay | 13         |
| TIMING-20 | Warning          | Non-clocked latch             | 2          |
| TIMING-23 | Warning          | Combinational loop found      | 512        |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_1_Counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/MUX_2_Counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/found_match_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/found_match_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/found_match_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/found_match_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 37 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ls_mezz_int[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ls_mezz_int[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ls_mezz_uart0_rx relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ls_mezz_uart1_rx relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on bt_en_led_tri_o[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on fan_pwm_tri_o[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on ls_mezz_pwm0[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ls_mezz_pwm1[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ls_mezz_rst[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ls_mezz_rst[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ls_mezz_uart0_tx relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ls_mezz_uart1_tx relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on wifi_en_led_tri_o[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/found_match_reg cannot be properly analyzed as its control pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/found_match_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/found_match_reg cannot be properly analyzed as its control pin tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/found_match_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#9 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#10 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#11 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#12 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#13 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#14 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#15 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#16 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#17 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#18 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#19 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#20 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#21 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#22 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#23 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#24 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#25 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#26 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#27 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#28 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#29 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#30 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#31 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#32 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#33 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#34 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#35 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#36 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#37 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#38 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#39 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#40 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#41 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#42 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#43 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#44 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#45 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#46 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#47 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#48 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#49 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#50 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#51 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#52 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#53 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#54 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#55 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#56 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#57 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#58 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#59 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#60 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#61 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#62 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#63 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#64 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#65 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#66 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#67 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#68 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#69 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#70 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#71 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#72 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#73 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#74 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#75 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#76 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#77 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#78 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#79 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#80 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#81 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#82 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#83 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#84 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#85 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#86 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#87 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#88 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#89 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#90 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#91 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#92 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#93 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#94 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#95 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#96 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#97 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#98 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#99 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#100 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#101 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#102 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#103 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#104 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#105 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#106 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#107 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#108 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#109 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#110 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#111 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#112 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#113 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#114 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#115 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#116 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#117 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#118 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#119 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#120 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#121 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#122 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#123 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#124 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#125 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#126 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#127 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#128 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#129 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#130 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#131 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#132 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#133 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#134 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#135 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#136 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#137 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#138 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#139 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#140 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#141 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#142 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#143 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#144 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#145 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#146 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#147 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#148 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#149 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#150 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#151 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#152 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#153 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#154 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#155 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#156 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#157 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#158 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#159 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#160 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#161 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#162 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#163 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#164 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#165 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#166 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#167 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#168 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#169 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#170 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#171 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#172 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#173 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#174 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#175 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#176 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#177 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#178 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#179 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#180 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#181 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#182 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#183 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#184 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#185 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#186 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#187 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#188 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#189 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#190 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#191 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#192 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#193 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#194 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#195 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#196 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#197 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#198 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#199 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#200 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#201 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#202 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#203 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#204 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#205 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#206 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#207 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#208 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#209 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#210 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#211 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#212 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#213 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#214 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#215 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#216 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#217 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#218 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#219 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#220 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#221 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#222 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#223 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#224 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#225 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#226 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#227 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#228 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#229 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#230 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#231 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#232 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#233 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#234 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#235 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#236 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#237 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#238 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#239 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#240 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#241 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#242 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#243 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#244 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#245 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#246 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#247 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#248 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#249 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#250 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#251 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#252 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#253 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#254 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#255 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#256 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#257 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#258 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#259 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#260 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#261 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#262 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#263 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#264 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#265 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#266 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#267 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#268 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#269 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#270 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#271 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#272 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#273 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#274 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#275 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#276 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#277 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#278 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#279 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#280 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#281 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#282 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#283 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#284 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#285 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#286 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#287 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#288 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#289 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#290 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#291 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#292 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#293 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#294 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#295 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#296 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#297 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#298 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#299 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#300 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#301 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#302 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#303 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#304 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#305 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#306 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#307 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#308 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#309 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#310 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#311 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#312 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#313 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#314 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#315 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#316 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#317 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#318 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#319 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#320 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#321 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#322 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#323 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#324 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#325 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#326 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#327 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#328 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#329 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#330 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#331 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#332 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#333 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#334 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#335 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#336 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#337 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#338 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#339 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#340 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#341 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#342 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#343 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#344 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#345 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#346 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#347 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#348 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#349 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#350 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#351 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#352 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#353 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#354 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#355 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#356 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#357 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#358 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#359 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#360 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#361 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#362 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#363 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#364 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#365 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#366 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#367 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#368 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#369 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#370 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#371 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#372 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#373 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#374 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#375 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#376 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#377 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#378 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#379 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#380 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#381 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#382 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#383 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#384 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#385 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#386 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#387 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#388 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#389 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#390 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#391 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#392 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#393 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#394 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#395 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#396 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#397 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#398 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#399 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#400 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#401 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#402 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#403 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#404 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#405 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#406 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#407 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#408 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#409 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#410 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#411 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#412 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#413 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#414 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#415 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#416 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#417 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#418 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#419 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#420 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#421 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#422 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#423 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#424 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#425 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#426 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#427 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#428 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#429 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#430 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#431 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#432 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#433 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#434 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#435 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#436 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#437 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#438 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#439 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#440 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#441 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#442 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#443 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#444 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#445 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#446 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#447 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#448 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#449 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#450 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#451 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#452 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#453 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#454 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#455 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#456 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#457 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#458 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#459 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#460 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#461 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#462 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#463 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#464 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#465 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#466 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#467 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#468 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#469 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#470 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#471 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#472 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#473 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#474 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#475 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#476 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#477 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#478 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#479 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#480 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#481 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#482 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#483 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#484 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#485 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#486 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#487 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#488 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#489 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#490 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#491 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#492 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#493 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#494 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#495 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#496 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#497 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#498 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#499 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#500 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#501 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#502 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#503 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#504 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#505 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#506 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#507 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#508 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#509 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#510 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#511 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>

TIMING-23#512 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/NAND_IN/I1 and tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0/U0/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst/RO_PUF_CORE/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/NAND_IN/O to disable the timing loop
Related violations: <none>


