{
  "questions": [
    {
      "question": "What is the primary role of a standard cell library in Application-Specific Integrated Circuit (ASIC) design?",
      "options": [
        "To define the instruction set architecture (ISA) for the embedded processor.",
        "To provide pre-characterized basic logic gates, flip-flops, and other cells for synthesis and layout.",
        "To manage the real-time operating system (RTOS) and its tasks on the SoC.",
        "To specify the communication protocols for on-chip interconnects.",
        "To perform formal verification of the design's functional correctness."
      ],
      "correct": 1
    },
    {
      "question": "In modern CPUs, what is the primary purpose of a Translation Lookaside Buffer (TLB)?",
      "options": [
        "To store frequently executed instructions for faster retrieval by the instruction fetch unit.",
        "To buffer the results of speculative execution before they are committed.",
        "To accelerate the translation of virtual memory addresses to physical memory addresses.",
        "To manage cache coherence protocols between multiple CPU cores.",
        "To store the return addresses for function calls and subroutine jumps."
      ],
      "correct": 2
    },
    {
      "question": "During the post-layout simulation phase of a digital integrated circuit, what is the significance of extracting parasitic capacitances and resistances from the physical layout?",
      "options": [
        "To generate the final manufacturing instructions for the fabrication plant.",
        "To determine the ideal power supply voltage for optimal performance.",
        "To enable accurate timing verification, signal integrity analysis, and power estimation.",
        "To encrypt the design to protect intellectual property from reverse engineering.",
        "To define the test vectors for manufacturing defect screening."
      ],
      "correct": 2
    },
    {
      "question": "In an out-of-order execution processor, what is the primary role of a 'Reorder Buffer' (ROB)?",
      "options": [
        "To reorder instructions in the instruction cache to improve fetch bandwidth.",
        "To ensure that instructions commit their results to architectural state in their original program order, preserving precise exceptions.",
        "To buffer memory requests from load/store units until data is available from memory.",
        "To manage the mapping of logical registers to physical registers during execution.",
        "To store branch prediction history for improving accuracy of future predictions."
      ],
      "correct": 1
    },
    {
      "question": "What is Dynamic Voltage and Frequency Scaling (DVFS) primarily used for in System-on-Chip (SoC) designs?",
      "options": [
        "To dynamically adjust the clock network to achieve perfect clock synchronization across all domains.",
        "To scale the physical dimensions of transistors in real-time based on workload.",
        "To automatically detect and correct errors in data transmitted across the NoC.",
        "To dynamically adjust the core voltage and clock frequency to optimize power consumption and performance.",
        "To allocate memory resources dynamically to different applications running on the SoC."
      ],
      "correct": 3
    }
  ]
}