Summary
Top-level Name,GJC48_post_synth

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
,0,,,
Enabled3,,8,\clk,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\reset_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\dma_req_in,4,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
