Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.71 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.72 secs
 
--> Reading design: top_controle_adc_12bits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_controle_adc_12bits.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_controle_adc_12bits"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top_controle_adc_12bits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\usr_package.vhd" into library modules
Parsing package <usr_package>.
Parsing package body <usr_package>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registre1bit.vhd" into library modules
Parsing entity <registre1bit>.
Parsing architecture <Behavioral> of entity <registre1bit>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\mux_2_1.vhd" into library modules
Parsing entity <mux_2_1>.
Parsing architecture <Behavioral> of entity <mux_2_1>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\rdc_Nbits.vhd" into library modules
Parsing entity <rdc_Nbits>.
Parsing architecture <Behavioral> of entity <rdc_nbits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\rdc_load_nbits.vhd" into library modules
Parsing entity <rdc_load_nbits>.
Parsing architecture <Behavioral> of entity <rdc_load_nbits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\compteurNbits.vhd" into library modules
Parsing entity <compteurNbits>.
Parsing architecture <Behavioral> of entity <compteurnbits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registreNbits.vhd" into library modules
Parsing entity <registreNbits>.
Parsing architecture <Behavioral> of entity <registrenbits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_recuperer_donnee_adc_12bits.vhd" into library modules
Parsing entity <FSM_recuperer_donnee_adc_12bits>.
Parsing architecture <Behavioral> of entity <fsm_recuperer_donnee_adc_12bits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_convertir_1canal_adc12bits.vhd" into library modules
Parsing entity <FSM_convertir_1canal_adc12bits>.
Parsing architecture <Behavioral> of entity <fsm_convertir_1canal_adc12bits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_conversion_seq_choix_canaux_adc12bits.vhd" into library modules
Parsing entity <FSM_conversion_seq_choix_canaux_adc12bits>.
Parsing architecture <Behavioral> of entity <fsm_conversion_seq_choix_canaux_adc12bits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\configuration_spi_adc_12bits.vhd" into library modules
Parsing entity <configuration_spi_adc_12bits>.
Parsing architecture <Behavioral> of entity <configuration_spi_adc_12bits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\top_controle_spi_adc_12bits.vhd" into library modules
Parsing entity <top_controle_spi_adc_12bits>.
Parsing architecture <Behavioral> of entity <top_controle_spi_adc_12bits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_controle_mode_adc_12bits.vhd" into library modules
Parsing entity <FSM_controle_mode_adc_12bits>.
Parsing architecture <Behavioral> of entity <fsm_controle_mode_adc_12bits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\top_controle_adc_12bits.vhd" into library work
Parsing entity <top_controle_adc_12bits>.
Parsing architecture <Behavioral> of entity <top_controle_adc_12bits>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_controle_adc_12bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <registreNbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <registreNbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <registreNbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <registreNbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <top_controle_spi_adc_12bits> (architecture <Behavioral>) from library <modules>.

Elaborating entity <configuration_spi_adc_12bits> (architecture <Behavioral>) from library <modules>.

Elaborating entity <rdc_load_nbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <registre1bit> (architecture <Behavioral>) from library <modules>.

Elaborating entity <mux_2_1> (architecture <Behavioral>) from library <modules>.

Elaborating entity <compteurNbits> (architecture <Behavioral>) with generics from library <modules>.
INFO:HDLCompiler:679 - "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\configuration_spi_adc_12bits.vhd" Line 130. Case statement is complete. others clause is never selected

Elaborating entity <FSM_recuperer_donnee_adc_12bits> (architecture <Behavioral>) from library <modules>.

Elaborating entity <rdc_Nbits> (architecture <Behavioral>) with generics from library <modules>.
INFO:HDLCompiler:679 - "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_recuperer_donnee_adc_12bits.vhd" Line 128. Case statement is complete. others clause is never selected

Elaborating entity <FSM_convertir_1canal_adc12bits> (architecture <Behavioral>) from library <modules>.

Elaborating entity <compteurNbits> (architecture <Behavioral>) with generics from library <modules>.
INFO:HDLCompiler:679 - "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_convertir_1canal_adc12bits.vhd" Line 195. Case statement is complete. others clause is never selected

Elaborating entity <FSM_conversion_seq_choix_canaux_adc12bits> (architecture <Behavioral>) from library <modules>.
INFO:HDLCompiler:679 - "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_conversion_seq_choix_canaux_adc12bits.vhd" Line 217. Case statement is complete. others clause is never selected

Elaborating entity <registreNbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <FSM_controle_mode_adc_12bits> (architecture <Behavioral>) from library <modules>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_controle_adc_12bits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\top_controle_adc_12bits.vhd".
    Summary:
	no macro.
Unit <top_controle_adc_12bits> synthesized.

Synthesizing Unit <registreNbits_1>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registreNbits.vhd".
        N = 2
    Found 2-bit register for signal <q_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <registreNbits_1> synthesized.

Synthesizing Unit <registreNbits_2>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registreNbits.vhd".
        N = 32
    Found 32-bit register for signal <q_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <registreNbits_2> synthesized.

Synthesizing Unit <registreNbits_3>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registreNbits.vhd".
        N = 3
    Found 3-bit register for signal <q_out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <registreNbits_3> synthesized.

Synthesizing Unit <registreNbits_4>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registreNbits.vhd".
        N = 8
    Found 8-bit register for signal <q_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <registreNbits_4> synthesized.

Synthesizing Unit <top_controle_spi_adc_12bits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\top_controle_spi_adc_12bits.vhd".
    Summary:
	no macro.
Unit <top_controle_spi_adc_12bits> synthesized.

Synthesizing Unit <configuration_spi_adc_12bits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\configuration_spi_adc_12bits.vhd".
    Found 2-bit register for signal <etat_present>.
    Found finite state machine <FSM_0> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | attente                                        |
    | Power Up State     | attente                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit comparator greater for signal <n0003> created at line 112
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <configuration_spi_adc_12bits> synthesized.

Synthesizing Unit <rdc_load_nbits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\rdc_load_nbits.vhd".
        N = 16
    Summary:
	no macro.
Unit <rdc_load_nbits> synthesized.

Synthesizing Unit <registre1bit>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registre1bit.vhd".
    Found 1-bit register for signal <q_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <registre1bit> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\mux_2_1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <compteurNbits_1>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\compteurNbits.vhd".
        N = 5
    Found 5-bit register for signal <compteur>.
    Found 5-bit adder for signal <compteur[4]_GND_17_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <compteurNbits_1> synthesized.

Synthesizing Unit <FSM_recuperer_donnee_adc_12bits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_recuperer_donnee_adc_12bits.vhd".
    Found 2-bit register for signal <etat_present>.
    Found finite state machine <FSM_1> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | attente                                        |
    | Power Up State     | attente                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit comparator greater for signal <n0004> created at line 111
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_recuperer_donnee_adc_12bits> synthesized.

Synthesizing Unit <rdc_Nbits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\rdc_Nbits.vhd".
        N = 16
    Summary:
	no macro.
Unit <rdc_Nbits> synthesized.

Synthesizing Unit <FSM_convertir_1canal_adc12bits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_convertir_1canal_adc12bits.vhd".
    Found 4-bit register for signal <etat_present>.
    Found finite state machine <FSM_2> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | attente                                        |
    | Power Up State     | attente                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit comparator greater for signal <n0000> created at line 56
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_convertir_1canal_adc12bits> synthesized.

Synthesizing Unit <compteurNbits_2>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\compteurNbits.vhd".
        N = 32
    Found 32-bit register for signal <compteur>.
    Found 32-bit adder for signal <compteur[31]_GND_21_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <compteurNbits_2> synthesized.

Synthesizing Unit <FSM_conversion_seq_choix_canaux_adc12bits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_conversion_seq_choix_canaux_adc12bits.vhd".
    Found 4-bit register for signal <etat_present>.
    Found finite state machine <FSM_3> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 23                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | attente                                        |
    | Power Up State     | attente                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit comparator greater for signal <n0000> created at line 56
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_conversion_seq_choix_canaux_adc12bits> synthesized.

Synthesizing Unit <registreNbits_5>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registreNbits.vhd".
        N = 16
    Found 16-bit register for signal <q_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <registreNbits_5> synthesized.

Synthesizing Unit <FSM_controle_mode_adc_12bits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\FSM_controle_mode_adc_12bits.vhd".
    Found 3-bit register for signal <etat_present>.
INFO:Xst:1799 - State arret_conversion is never reached in FSM <etat_present>.
    Found finite state machine <FSM_4> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | attente                                        |
    | Power Up State     | attente                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_controle_mode_adc_12bits> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 5-bit adder                                           : 2
# Registers                                            : 41
 1-bit register                                        : 32
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 3
 5-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 5-bit comparator greater                              : 2
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 18
 16-bit 2-to-1 multiplexer                             : 8
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <compteurNbits_1>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <compteurNbits_1> synthesized (advanced).

Synthesizing (advanced) Unit <compteurNbits_2>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <compteurNbits_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 32-bit up counter                                     : 2
 5-bit up counter                                      : 2
# Registers                                            : 93
 Flip-Flops                                            : 93
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 5-bit comparator greater                              : 2
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 8
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <etat_present[1:7]> with one-hot encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 attente                   | 0000001
 choix_mode                | 0010000
 load_input                | 0000010
 demarrer_conversion_mode1 | 0000100
 demarrer_conversion_seq   | 0001000
 attente_conversion        | 0100000
 arret_conversion          | unreached
 fin                       | 1000000
---------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ctrl_adc_12bits/FSM_0> on signal <etat_present[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 attente     | 00
 load_valeur | 01
 decalage    | 11
 fin         | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ctrl_adc_12bits/FSM_1> on signal <etat_present[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 attente      | 00
 demarrage    | 01
 recuperation | 11
 fin          | 10
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ctrl_adc_12bits/FSM_2> on signal <etat_present[1:4]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 attente             | 0000
 start_rr1           | 0001
 rr1                 | 0010
 start_rr2           | 0011
 rr2                 | 0100
 start_cr            | 0101
 cr                  | 0110
 demarrer_conversion | 0111
 attente_conversion  | 1000
 fin                 | 1001
 verification_fin    | 1010
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ctrl_adc_12bits/FSM_3> on signal <etat_present[1:4]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 attente             | 0000
 start_rr1           | 0001
 rr1                 | 0010
 start_rr2           | 0011
 rr2                 | 0100
 start_sr            | 0101
 sr                  | 0110
 start_cr            | 0111
 cr                  | 1000
 demarrer_conversion | 1001
 attente_conversion  | 1010
 fin                 | 1011
 verification_fin    | 1100
---------------------------------

Optimizing unit <top_controle_adc_12bits> ...

Optimizing unit <registreNbits_4> ...

Optimizing unit <registreNbits_2> ...

Optimizing unit <top_controle_spi_adc_12bits> ...

Optimizing unit <rdc_load_nbits> ...

Optimizing unit <rdc_Nbits> ...

Optimizing unit <registreNbits_5> ...
WARNING:Xst:1710 - FF/Latch <ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/reg0/q_out> (without init value) has a constant value of 0 in block <top_controle_adc_12bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/reg_loop[1].reg/q_out> (without init value) has a constant value of 0 in block <top_controle_adc_12bits>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_controle_adc_12bits, actual ratio is 4.
FlipFlop ctrl_adc_12bits/FSM_conversion_sequentielle/etat_present_FSM_FFd1 has been replicated 1 time(s)
FlipFlop ctrl_adc_12bits/FSM_conversion_sequentielle/etat_present_FSM_FFd3 has been replicated 2 time(s)
FlipFlop ctrl_adc_12bits/FSM_conversion_sequentielle/etat_present_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 189
 Flip-Flops                                            : 189

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_controle_adc_12bits.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 405
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 62
#      LUT2                        : 15
#      LUT3                        : 14
#      LUT4                        : 108
#      LUT5                        : 12
#      LUT6                        : 22
#      MUXCY                       : 98
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 189
#      FDC                         : 23
#      FDCE                        : 165
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 71
#      IBUF                        : 49
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             189  out of  11440     1%  
 Number of Slice LUTs:                  239  out of   5720     4%  
    Number used as Logic:               239  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    315
   Number with an unused Flip Flop:     126  out of    315    40%  
   Number with an unused LUT:            76  out of    315    24%  
   Number of fully used LUT-FF pairs:   113  out of    315    35%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  71  out of    102    69%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 189   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.173ns (Maximum Frequency: 239.636MHz)
   Minimum input arrival time before clock: 4.376ns
   Maximum output required time after clock: 6.352ns
   Maximum combinational path delay: 6.287ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.173ns (frequency: 239.636MHz)
  Total number of paths / destination ports: 2937 / 457
-------------------------------------------------------------------------
Delay:               4.173ns (Levels of Logic = 3)
  Source:            ctrl_adc_12bits/FSM_conversion_1canal/etat_present_FSM_FFd2 (FF)
  Destination:       ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/reg_loop[11].reg/q_out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ctrl_adc_12bits/FSM_conversion_1canal/etat_present_FSM_FFd2 to ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/reg_loop[11].reg/q_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.525   1.383  ctrl_adc_12bits/FSM_conversion_1canal/etat_present_FSM_FFd2 (ctrl_adc_12bits/FSM_conversion_1canal/etat_present_FSM_FFd2)
     LUT3:I0->O            3   0.235   0.766  ctrl_adc_12bits/FSM_conversion_1canal/Mmux_load231 (ctrl_adc_12bits/FSM_conversion_1canal/Mmux_load23)
     LUT6:I5->O            1   0.254   0.682  ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/mux_loop[11].mux/Mmux_output1_SW0 (N16)
     LUT6:I5->O            1   0.254   0.000  ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/mux_loop[11].mux/Mmux_output1 (ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/sortie_mux<11>)
     FDCE:D                    0.074          ctrl_adc_12bits/rdc_configuration_adc12bits/rdc/reg_loop[11].reg/q_out
    ----------------------------------------
    Total                      4.173ns (1.342ns logic, 2.831ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 88 / 88
-------------------------------------------------------------------------
Offset:              4.376ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       FSM_ctrl_mode/etat_present_FSM_FFd7 (FF)
  Destination Clock: clk rising

  Data Path: reset to FSM_ctrl_mode/etat_present_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_IBUF (reset_IBUF)
     INV:I->O             40   0.255   1.653  reset_inv1_INV_0 (ctrl_adc_12bits/registre_sortie/reset_inv)
     FDCE:CLR                  0.459          ctrl_adc_12bits/registre_sortie/q_out_0
    ----------------------------------------
    Total                      4.376ns (2.042ns logic, 2.334ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 22
-------------------------------------------------------------------------
Offset:              6.352ns (Levels of Logic = 2)
  Source:            ctrl_adc_12bits/rdc_recuperation_adc12bits/etat_present_FSM_FFd2 (FF)
  Destination:       donne_conversion_pret (PAD)
  Source Clock:      clk rising

  Data Path: ctrl_adc_12bits/rdc_recuperation_adc12bits/etat_present_FSM_FFd2 to donne_conversion_pret
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.525   1.453  ctrl_adc_12bits/rdc_recuperation_adc12bits/etat_present_FSM_FFd2 (ctrl_adc_12bits/rdc_recuperation_adc12bits/etat_present_FSM_FFd2)
     LUT2:I1->O           17   0.254   1.208  ctrl_adc_12bits/rdc_recuperation_adc12bits/etat_present_termine1 (donne_conversion_pret_OBUF)
     OBUF:I->O                 2.912          donne_conversion_pret_OBUF (donne_conversion_pret)
    ----------------------------------------
    Total                      6.352ns (3.691ns logic, 2.661ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.287ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       SCLK (PAD)

  Data Path: clk to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.112  clk_IBUF (clk_IBUF)
     LUT5:I0->O            1   0.254   0.681  ctrl_adc_12bits/SCLK1 (SCLK_OBUF)
     OBUF:I->O                 2.912          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      6.287ns (4.494ns logic, 1.793ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.173|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.94 secs
 
--> 

Total memory usage is 298668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

