
wheelencodercpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d1c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08006ee4  08006ee4  00016ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800712c  0800712c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  0800712c  0800712c  0001712c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007134  08007134  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007134  08007134  00017134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800713c  0800713c  0001713c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08007140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c50  2000005c  0800719c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cac  0800719c  00020cac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014a0d  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a60  00000000  00000000  00034adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f10  00000000  00000000  00037540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd1  00000000  00000000  00038450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000232d5  00000000  00000000  00039021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000129a2  00000000  00000000  0005c2f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6836  00000000  00000000  0006ec98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004470  00000000  00000000  001454d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00149940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000005c 	.word	0x2000005c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08006ecc 	.word	0x08006ecc

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000060 	.word	0x20000060
 8000204:	08006ecc 	.word	0x08006ecc

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295
 8000a18:	f000 b970 	b.w	8000cfc <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	460d      	mov	r5, r1
 8000a3c:	4604      	mov	r4, r0
 8000a3e:	460f      	mov	r7, r1
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d14a      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a44:	428a      	cmp	r2, r1
 8000a46:	4694      	mov	ip, r2
 8000a48:	d965      	bls.n	8000b16 <__udivmoddi4+0xe2>
 8000a4a:	fab2 f382 	clz	r3, r2
 8000a4e:	b143      	cbz	r3, 8000a62 <__udivmoddi4+0x2e>
 8000a50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a54:	f1c3 0220 	rsb	r2, r3, #32
 8000a58:	409f      	lsls	r7, r3
 8000a5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000a5e:	4317      	orrs	r7, r2
 8000a60:	409c      	lsls	r4, r3
 8000a62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a66:	fa1f f58c 	uxth.w	r5, ip
 8000a6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a6e:	0c22      	lsrs	r2, r4, #16
 8000a70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a78:	fb01 f005 	mul.w	r0, r1, r5
 8000a7c:	4290      	cmp	r0, r2
 8000a7e:	d90a      	bls.n	8000a96 <__udivmoddi4+0x62>
 8000a80:	eb1c 0202 	adds.w	r2, ip, r2
 8000a84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a88:	f080 811c 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000a8c:	4290      	cmp	r0, r2
 8000a8e:	f240 8119 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000a92:	3902      	subs	r1, #2
 8000a94:	4462      	add	r2, ip
 8000a96:	1a12      	subs	r2, r2, r0
 8000a98:	b2a4      	uxth	r4, r4
 8000a9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aa2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000aa6:	fb00 f505 	mul.w	r5, r0, r5
 8000aaa:	42a5      	cmp	r5, r4
 8000aac:	d90a      	bls.n	8000ac4 <__udivmoddi4+0x90>
 8000aae:	eb1c 0404 	adds.w	r4, ip, r4
 8000ab2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ab6:	f080 8107 	bcs.w	8000cc8 <__udivmoddi4+0x294>
 8000aba:	42a5      	cmp	r5, r4
 8000abc:	f240 8104 	bls.w	8000cc8 <__udivmoddi4+0x294>
 8000ac0:	4464      	add	r4, ip
 8000ac2:	3802      	subs	r0, #2
 8000ac4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ac8:	1b64      	subs	r4, r4, r5
 8000aca:	2100      	movs	r1, #0
 8000acc:	b11e      	cbz	r6, 8000ad6 <__udivmoddi4+0xa2>
 8000ace:	40dc      	lsrs	r4, r3
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d908      	bls.n	8000af0 <__udivmoddi4+0xbc>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80ed 	beq.w	8000cbe <__udivmoddi4+0x28a>
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	e9c6 0500 	strd	r0, r5, [r6]
 8000aea:	4608      	mov	r0, r1
 8000aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af0:	fab3 f183 	clz	r1, r3
 8000af4:	2900      	cmp	r1, #0
 8000af6:	d149      	bne.n	8000b8c <__udivmoddi4+0x158>
 8000af8:	42ab      	cmp	r3, r5
 8000afa:	d302      	bcc.n	8000b02 <__udivmoddi4+0xce>
 8000afc:	4282      	cmp	r2, r0
 8000afe:	f200 80f8 	bhi.w	8000cf2 <__udivmoddi4+0x2be>
 8000b02:	1a84      	subs	r4, r0, r2
 8000b04:	eb65 0203 	sbc.w	r2, r5, r3
 8000b08:	2001      	movs	r0, #1
 8000b0a:	4617      	mov	r7, r2
 8000b0c:	2e00      	cmp	r6, #0
 8000b0e:	d0e2      	beq.n	8000ad6 <__udivmoddi4+0xa2>
 8000b10:	e9c6 4700 	strd	r4, r7, [r6]
 8000b14:	e7df      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000b16:	b902      	cbnz	r2, 8000b1a <__udivmoddi4+0xe6>
 8000b18:	deff      	udf	#255	; 0xff
 8000b1a:	fab2 f382 	clz	r3, r2
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f040 8090 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b24:	1a8a      	subs	r2, r1, r2
 8000b26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2a:	fa1f fe8c 	uxth.w	lr, ip
 8000b2e:	2101      	movs	r1, #1
 8000b30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b34:	fb07 2015 	mls	r0, r7, r5, r2
 8000b38:	0c22      	lsrs	r2, r4, #16
 8000b3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b3e:	fb0e f005 	mul.w	r0, lr, r5
 8000b42:	4290      	cmp	r0, r2
 8000b44:	d908      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b46:	eb1c 0202 	adds.w	r2, ip, r2
 8000b4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4290      	cmp	r0, r2
 8000b52:	f200 80cb 	bhi.w	8000cec <__udivmoddi4+0x2b8>
 8000b56:	4645      	mov	r5, r8
 8000b58:	1a12      	subs	r2, r2, r0
 8000b5a:	b2a4      	uxth	r4, r4
 8000b5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b60:	fb07 2210 	mls	r2, r7, r0, r2
 8000b64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b68:	fb0e fe00 	mul.w	lr, lr, r0
 8000b6c:	45a6      	cmp	lr, r4
 8000b6e:	d908      	bls.n	8000b82 <__udivmoddi4+0x14e>
 8000b70:	eb1c 0404 	adds.w	r4, ip, r4
 8000b74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b78:	d202      	bcs.n	8000b80 <__udivmoddi4+0x14c>
 8000b7a:	45a6      	cmp	lr, r4
 8000b7c:	f200 80bb 	bhi.w	8000cf6 <__udivmoddi4+0x2c2>
 8000b80:	4610      	mov	r0, r2
 8000b82:	eba4 040e 	sub.w	r4, r4, lr
 8000b86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b8a:	e79f      	b.n	8000acc <__udivmoddi4+0x98>
 8000b8c:	f1c1 0720 	rsb	r7, r1, #32
 8000b90:	408b      	lsls	r3, r1
 8000b92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000b9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ba2:	40fd      	lsrs	r5, r7
 8000ba4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ba8:	4323      	orrs	r3, r4
 8000baa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bae:	fa1f fe8c 	uxth.w	lr, ip
 8000bb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000bb6:	0c1c      	lsrs	r4, r3, #16
 8000bb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bbc:	fb08 f50e 	mul.w	r5, r8, lr
 8000bc0:	42a5      	cmp	r5, r4
 8000bc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000bc6:	fa00 f001 	lsl.w	r0, r0, r1
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bd4:	f080 8088 	bcs.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bd8:	42a5      	cmp	r5, r4
 8000bda:	f240 8085 	bls.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bde:	f1a8 0802 	sub.w	r8, r8, #2
 8000be2:	4464      	add	r4, ip
 8000be4:	1b64      	subs	r4, r4, r5
 8000be6:	b29d      	uxth	r5, r3
 8000be8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bec:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000bf4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c04:	d26c      	bcs.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c06:	45a6      	cmp	lr, r4
 8000c08:	d96a      	bls.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c0a:	3b02      	subs	r3, #2
 8000c0c:	4464      	add	r4, ip
 8000c0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c12:	fba3 9502 	umull	r9, r5, r3, r2
 8000c16:	eba4 040e 	sub.w	r4, r4, lr
 8000c1a:	42ac      	cmp	r4, r5
 8000c1c:	46c8      	mov	r8, r9
 8000c1e:	46ae      	mov	lr, r5
 8000c20:	d356      	bcc.n	8000cd0 <__udivmoddi4+0x29c>
 8000c22:	d053      	beq.n	8000ccc <__udivmoddi4+0x298>
 8000c24:	b156      	cbz	r6, 8000c3c <__udivmoddi4+0x208>
 8000c26:	ebb0 0208 	subs.w	r2, r0, r8
 8000c2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000c2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000c32:	40ca      	lsrs	r2, r1
 8000c34:	40cc      	lsrs	r4, r1
 8000c36:	4317      	orrs	r7, r2
 8000c38:	e9c6 7400 	strd	r7, r4, [r6]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	2100      	movs	r1, #0
 8000c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c44:	f1c3 0120 	rsb	r1, r3, #32
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000c50:	fa25 f101 	lsr.w	r1, r5, r1
 8000c54:	409d      	lsls	r5, r3
 8000c56:	432a      	orrs	r2, r5
 8000c58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5c:	fa1f fe8c 	uxth.w	lr, ip
 8000c60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c64:	fb07 1510 	mls	r5, r7, r0, r1
 8000c68:	0c11      	lsrs	r1, r2, #16
 8000c6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000c72:	428d      	cmp	r5, r1
 8000c74:	fa04 f403 	lsl.w	r4, r4, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x258>
 8000c7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c82:	d22f      	bcs.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c84:	428d      	cmp	r5, r1
 8000c86:	d92d      	bls.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	4461      	add	r1, ip
 8000c8c:	1b49      	subs	r1, r1, r5
 8000c8e:	b292      	uxth	r2, r2
 8000c90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c94:	fb07 1115 	mls	r1, r7, r5, r1
 8000c98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000ca0:	4291      	cmp	r1, r2
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x282>
 8000ca4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cac:	d216      	bcs.n	8000cdc <__udivmoddi4+0x2a8>
 8000cae:	4291      	cmp	r1, r2
 8000cb0:	d914      	bls.n	8000cdc <__udivmoddi4+0x2a8>
 8000cb2:	3d02      	subs	r5, #2
 8000cb4:	4462      	add	r2, ip
 8000cb6:	1a52      	subs	r2, r2, r1
 8000cb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cbc:	e738      	b.n	8000b30 <__udivmoddi4+0xfc>
 8000cbe:	4631      	mov	r1, r6
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	e708      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000cc4:	4639      	mov	r1, r7
 8000cc6:	e6e6      	b.n	8000a96 <__udivmoddi4+0x62>
 8000cc8:	4610      	mov	r0, r2
 8000cca:	e6fb      	b.n	8000ac4 <__udivmoddi4+0x90>
 8000ccc:	4548      	cmp	r0, r9
 8000cce:	d2a9      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000cd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000cd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	e7a3      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cdc:	4645      	mov	r5, r8
 8000cde:	e7ea      	b.n	8000cb6 <__udivmoddi4+0x282>
 8000ce0:	462b      	mov	r3, r5
 8000ce2:	e794      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce4:	4640      	mov	r0, r8
 8000ce6:	e7d1      	b.n	8000c8c <__udivmoddi4+0x258>
 8000ce8:	46d0      	mov	r8, sl
 8000cea:	e77b      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cec:	3d02      	subs	r5, #2
 8000cee:	4462      	add	r2, ip
 8000cf0:	e732      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf2:	4608      	mov	r0, r1
 8000cf4:	e70a      	b.n	8000b0c <__udivmoddi4+0xd8>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	e742      	b.n	8000b82 <__udivmoddi4+0x14e>

08000cfc <__aeabi_idiv0>:
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d04:	f002 fb70 	bl	80033e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d08:	f000 f812 	bl	8000d30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d0c:	f000 f91a 	bl	8000f44 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d10:	f000 f8f0 	bl	8000ef4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d14:	f000 f8c4 	bl	8000ea0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d18:	f000 f876 	bl	8000e08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000d1c:	4803      	ldr	r0, [pc, #12]	; (8000d2c <main+0x2c>)
 8000d1e:	f004 f93d 	bl	8004f9c <HAL_TIM_Base_Start_IT>
  setup();
 8000d22:	f001 fc2f 	bl	8002584 <setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  loop();
 8000d26:	f001 fc43 	bl	80025b0 <loop>
 8000d2a:	e7fc      	b.n	8000d26 <main+0x26>
 8000d2c:	20000078 	.word	0x20000078

08000d30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b094      	sub	sp, #80	; 0x50
 8000d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d36:	f107 031c 	add.w	r3, r7, #28
 8000d3a:	2234      	movs	r2, #52	; 0x34
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f005 ff71 	bl	8006c26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d44:	f107 0308 	add.w	r3, r7, #8
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
 8000d52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d54:	2300      	movs	r3, #0
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	4b29      	ldr	r3, [pc, #164]	; (8000e00 <SystemClock_Config+0xd0>)
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5c:	4a28      	ldr	r2, [pc, #160]	; (8000e00 <SystemClock_Config+0xd0>)
 8000d5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d62:	6413      	str	r3, [r2, #64]	; 0x40
 8000d64:	4b26      	ldr	r3, [pc, #152]	; (8000e00 <SystemClock_Config+0xd0>)
 8000d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d70:	2300      	movs	r3, #0
 8000d72:	603b      	str	r3, [r7, #0]
 8000d74:	4b23      	ldr	r3, [pc, #140]	; (8000e04 <SystemClock_Config+0xd4>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d7c:	4a21      	ldr	r2, [pc, #132]	; (8000e04 <SystemClock_Config+0xd4>)
 8000d7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d82:	6013      	str	r3, [r2, #0]
 8000d84:	4b1f      	ldr	r3, [pc, #124]	; (8000e04 <SystemClock_Config+0xd4>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d8c:	603b      	str	r3, [r7, #0]
 8000d8e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d90:	2301      	movs	r3, #1
 8000d92:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d98:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000da2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000da4:	2304      	movs	r3, #4
 8000da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 8000da8:	235a      	movs	r3, #90	; 0x5a
 8000daa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dac:	2302      	movs	r3, #2
 8000dae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000db0:	2302      	movs	r3, #2
 8000db2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000db4:	2302      	movs	r3, #2
 8000db6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db8:	f107 031c 	add.w	r3, r7, #28
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f003 fdff 	bl	80049c0 <HAL_RCC_OscConfig>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000dc8:	f000 f964 	bl	8001094 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dcc:	230f      	movs	r3, #15
 8000dce:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ddc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000de2:	f107 0308 	add.w	r3, r7, #8
 8000de6:	2102      	movs	r1, #2
 8000de8:	4618      	mov	r0, r3
 8000dea:	f003 fa9f 	bl	800432c <HAL_RCC_ClockConfig>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000df4:	f000 f94e 	bl	8001094 <Error_Handler>
  }
}
 8000df8:	bf00      	nop
 8000dfa:	3750      	adds	r7, #80	; 0x50
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40007000 	.word	0x40007000

08000e08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0e:	f107 0308 	add.w	r3, r7, #8
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	463b      	mov	r3, r7
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e24:	4b1d      	ldr	r3, [pc, #116]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 60000;
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e2e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8000e32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e34:	4b19      	ldr	r3, [pc, #100]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 150;
 8000e3a:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e3c:	2296      	movs	r2, #150	; 0x96
 8000e3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e40:	4b16      	ldr	r3, [pc, #88]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e46:	4b15      	ldr	r3, [pc, #84]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e4c:	4813      	ldr	r0, [pc, #76]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e4e:	f004 f855 	bl	8004efc <HAL_TIM_Base_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e58:	f000 f91c 	bl	8001094 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e62:	f107 0308 	add.w	r3, r7, #8
 8000e66:	4619      	mov	r1, r3
 8000e68:	480c      	ldr	r0, [pc, #48]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e6a:	f004 fa0f 	bl	800528c <HAL_TIM_ConfigClockSource>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e74:	f000 f90e 	bl	8001094 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e80:	463b      	mov	r3, r7
 8000e82:	4619      	mov	r1, r3
 8000e84:	4805      	ldr	r0, [pc, #20]	; (8000e9c <MX_TIM2_Init+0x94>)
 8000e86:	f004 fc2b 	bl	80056e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e90:	f000 f900 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e94:	bf00      	nop
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000078 	.word	0x20000078

08000ea0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000ea6:	4a12      	ldr	r2, [pc, #72]	; (8000ef0 <MX_USART2_UART_Init+0x50>)
 8000ea8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8000eaa:	4b10      	ldr	r3, [pc, #64]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000eac:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000eb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ec4:	4b09      	ldr	r3, [pc, #36]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eca:	4b08      	ldr	r3, [pc, #32]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <MX_USART2_UART_Init+0x4c>)
 8000ed8:	f004 fc92 	bl	8005800 <HAL_UART_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ee2:	f000 f8d7 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	200000c0 	.word	0x200000c0
 8000ef0:	40004400 	.word	0x40004400

08000ef4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <MX_DMA_Init+0x4c>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a0f      	ldr	r2, [pc, #60]	; (8000f40 <MX_DMA_Init+0x4c>)
 8000f04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b0d      	ldr	r3, [pc, #52]	; (8000f40 <MX_DMA_Init+0x4c>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2010      	movs	r0, #16
 8000f1c:	f002 fbd5 	bl	80036ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f20:	2010      	movs	r0, #16
 8000f22:	f002 fbee 	bl	8003702 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2100      	movs	r1, #0
 8000f2a:	2011      	movs	r0, #17
 8000f2c:	f002 fbcd 	bl	80036ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000f30:	2011      	movs	r0, #17
 8000f32:	f002 fbe6 	bl	8003702 <HAL_NVIC_EnableIRQ>

}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40023800 	.word	0x40023800

08000f44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	; 0x28
 8000f48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	4b49      	ldr	r3, [pc, #292]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	4a48      	ldr	r2, [pc, #288]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f68:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6a:	4b46      	ldr	r3, [pc, #280]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f72:	613b      	str	r3, [r7, #16]
 8000f74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	4b42      	ldr	r3, [pc, #264]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	4a41      	ldr	r2, [pc, #260]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	6313      	str	r3, [r2, #48]	; 0x30
 8000f86:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	4b3b      	ldr	r3, [pc, #236]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	4a3a      	ldr	r2, [pc, #232]	; (8001084 <MX_GPIO_Init+0x140>)
 8000f9c:	f043 0302 	orr.w	r3, r3, #2
 8000fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa2:	4b38      	ldr	r3, [pc, #224]	; (8001084 <MX_GPIO_Init+0x140>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	4b34      	ldr	r3, [pc, #208]	; (8001084 <MX_GPIO_Init+0x140>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	4a33      	ldr	r2, [pc, #204]	; (8001084 <MX_GPIO_Init+0x140>)
 8000fb8:	f043 0304 	orr.w	r3, r3, #4
 8000fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbe:	4b31      	ldr	r3, [pc, #196]	; (8001084 <MX_GPIO_Init+0x140>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	f003 0304 	and.w	r3, r3, #4
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2120      	movs	r1, #32
 8000fce:	482e      	ldr	r0, [pc, #184]	; (8001088 <MX_GPIO_Init+0x144>)
 8000fd0:	f003 f960 	bl	8004294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000fd4:	2320      	movs	r3, #32
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe4:	f107 0314 	add.w	r3, r7, #20
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4827      	ldr	r0, [pc, #156]	; (8001088 <MX_GPIO_Init+0x144>)
 8000fec:	f002 ffa6 	bl	8003f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LeftEncoderA_Pin */
  GPIO_InitStruct.Pin = LeftEncoderA_Pin;
 8000ff0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ff6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000ffa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LeftEncoderA_GPIO_Port, &GPIO_InitStruct);
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	4619      	mov	r1, r3
 8001006:	4821      	ldr	r0, [pc, #132]	; (800108c <MX_GPIO_Init+0x148>)
 8001008:	f002 ff98 	bl	8003f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : RightEncoderB_Pin */
  GPIO_InitStruct.Pin = RightEncoderB_Pin;
 800100c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001012:	2300      	movs	r3, #0
 8001014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001016:	2301      	movs	r3, #1
 8001018:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RightEncoderB_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	4619      	mov	r1, r3
 8001020:	481a      	ldr	r0, [pc, #104]	; (800108c <MX_GPIO_Init+0x148>)
 8001022:	f002 ff8b 	bl	8003f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : RightEncoderA_Pin */
  GPIO_InitStruct.Pin = RightEncoderA_Pin;
 8001026:	2340      	movs	r3, #64	; 0x40
 8001028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800102a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800102e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001030:	2301      	movs	r3, #1
 8001032:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RightEncoderA_GPIO_Port, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	4815      	ldr	r0, [pc, #84]	; (8001090 <MX_GPIO_Init+0x14c>)
 800103c:	f002 ff7e 	bl	8003f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LeftEncoderB_Pin */
  GPIO_InitStruct.Pin = LeftEncoderB_Pin;
 8001040:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001046:	2300      	movs	r3, #0
 8001048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800104a:	2301      	movs	r3, #1
 800104c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LeftEncoderB_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	480c      	ldr	r0, [pc, #48]	; (8001088 <MX_GPIO_Init+0x144>)
 8001056:	f002 ff71 	bl	8003f3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	2017      	movs	r0, #23
 8001060:	f002 fb33 	bl	80036ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001064:	2017      	movs	r0, #23
 8001066:	f002 fb4c 	bl	8003702 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2028      	movs	r0, #40	; 0x28
 8001070:	f002 fb2b 	bl	80036ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001074:	2028      	movs	r0, #40	; 0x28
 8001076:	f002 fb44 	bl	8003702 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	; 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	40020000 	.word	0x40020000
 800108c:	40020400 	.word	0x40020400
 8001090:	40020800 	.word	0x40020800

08001094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001098:	b672      	cpsid	i
}
 800109a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800109c:	e7fe      	b.n	800109c <Error_Handler+0x8>

0800109e <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2200      	movs	r2, #0
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	4a04      	ldr	r2, [pc, #16]	; (80010dc <_ZN3ros3MsgC1Ev+0x1c>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	080070fc 	.word	0x080070fc

080010e0 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
      data()
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ffe8 	bl	80010c0 <_ZN3ros3MsgC1Ev>
 80010f0:	4a06      	ldr	r2, [pc, #24]	; (800110c <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3304      	adds	r3, #4
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff ffcf 	bl	800109e <_ZN3ros4TimeC1Ev>
    {
    }
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	080070e4 	.word	0x080070e4

08001110 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6859      	ldr	r1, [r3, #4]
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	4413      	add	r3, r2
 8001128:	b2ca      	uxtb	r2, r1
 800112a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	0a19      	lsrs	r1, r3, #8
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	3301      	adds	r3, #1
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	4413      	add	r3, r2
 800113a:	b2ca      	uxtb	r2, r1
 800113c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	0c19      	lsrs	r1, r3, #16
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3302      	adds	r3, #2
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	4413      	add	r3, r2
 800114c:	b2ca      	uxtb	r2, r1
 800114e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	0e19      	lsrs	r1, r3, #24
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	3303      	adds	r3, #3
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	4413      	add	r3, r2
 800115e:	b2ca      	uxtb	r2, r1
 8001160:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	3304      	adds	r3, #4
 8001166:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6899      	ldr	r1, [r3, #8]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	683a      	ldr	r2, [r7, #0]
 8001170:	4413      	add	r3, r2
 8001172:	b2ca      	uxtb	r2, r1
 8001174:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	0a19      	lsrs	r1, r3, #8
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3301      	adds	r3, #1
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	4413      	add	r3, r2
 8001184:	b2ca      	uxtb	r2, r1
 8001186:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	0c19      	lsrs	r1, r3, #16
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	3302      	adds	r3, #2
 8001192:	683a      	ldr	r2, [r7, #0]
 8001194:	4413      	add	r3, r2
 8001196:	b2ca      	uxtb	r2, r1
 8001198:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	0e19      	lsrs	r1, r3, #24
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	3303      	adds	r3, #3
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	4413      	add	r3, r2
 80011a8:	b2ca      	uxtb	r2, r1
 80011aa:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	3304      	adds	r3, #4
 80011b0:	60fb      	str	r3, [r7, #12]
      return offset;
 80011b2:	68fb      	ldr	r3, [r7, #12]
    }
 80011b4:	4618      	mov	r0, r3
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	3301      	adds	r3, #1
 80011e4:	6839      	ldr	r1, [r7, #0]
 80011e6:	440b      	add	r3, r1
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	431a      	orrs	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3302      	adds	r3, #2
 80011fa:	6839      	ldr	r1, [r7, #0]
 80011fc:	440b      	add	r3, r1
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	041b      	lsls	r3, r3, #16
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685a      	ldr	r2, [r3, #4]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	3303      	adds	r3, #3
 8001210:	6839      	ldr	r1, [r7, #0]
 8001212:	440b      	add	r3, r1
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	061b      	lsls	r3, r3, #24
 8001218:	431a      	orrs	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	3304      	adds	r3, #4
 8001222:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	4413      	add	r3, r2
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	689a      	ldr	r2, [r3, #8]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	3301      	adds	r3, #1
 800123a:	6839      	ldr	r1, [r7, #0]
 800123c:	440b      	add	r3, r1
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	431a      	orrs	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	3302      	adds	r3, #2
 8001250:	6839      	ldr	r1, [r7, #0]
 8001252:	440b      	add	r3, r1
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	041b      	lsls	r3, r3, #16
 8001258:	431a      	orrs	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	3303      	adds	r3, #3
 8001266:	6839      	ldr	r1, [r7, #0]
 8001268:	440b      	add	r3, r1
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	061b      	lsls	r3, r3, #24
 800126e:	431a      	orrs	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	3304      	adds	r3, #4
 8001278:	60fb      	str	r3, [r7, #12]
     return offset;
 800127a:	68fb      	ldr	r3, [r7, #12]
    }
 800127c:	4618      	mov	r0, r3
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	4b03      	ldr	r3, [pc, #12]	; (80012a0 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8001292:	4618      	mov	r0, r3
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	08006ee4 	.word	0x08006ee4

080012a4 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	4b03      	ldr	r3, [pc, #12]	; (80012bc <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	08006ef4 	.word	0x08006ef4

080012c0 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fef8 	bl	80010c0 <_ZN3ros3MsgC1Ev>
 80012d0:	4a0b      	ldr	r2, [pc, #44]	; (8001300 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	601a      	str	r2, [r3, #0]
      topic_id(0),
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a09      	ldr	r2, [pc, #36]	; (8001304 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80012e0:	609a      	str	r2, [r3, #8]
      message_type(""),
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a07      	ldr	r2, [pc, #28]	; (8001304 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80012e6:	60da      	str	r2, [r3, #12]
      md5sum(""),
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a06      	ldr	r2, [pc, #24]	; (8001304 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80012ec:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	615a      	str	r2, [r3, #20]
    {
    }
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	080070cc 	.word	0x080070cc
 8001304:	08006f18 	.word	0x08006f18

08001308 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	8899      	ldrh	r1, [r3, #4]
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	4413      	add	r3, r2
 8001320:	b2ca      	uxtb	r2, r1
 8001322:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	889b      	ldrh	r3, [r3, #4]
 8001328:	0a1b      	lsrs	r3, r3, #8
 800132a:	b299      	uxth	r1, r3
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	3301      	adds	r3, #1
 8001330:	683a      	ldr	r2, [r7, #0]
 8001332:	4413      	add	r3, r2
 8001334:	b2ca      	uxtb	r2, r1
 8001336:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	3302      	adds	r3, #2
 800133c:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	4618      	mov	r0, r3
 8001344:	f7fe ff60 	bl	8000208 <strlen>
 8001348:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	683a      	ldr	r2, [r7, #0]
 800134e:	4413      	add	r3, r2
 8001350:	69b9      	ldr	r1, [r7, #24]
 8001352:	4618      	mov	r0, r3
 8001354:	f001 f93a 	bl	80025cc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	3304      	adds	r3, #4
 800135c:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	18d0      	adds	r0, r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4619      	mov	r1, r3
 800136c:	f005 fc90 	bl	8006c90 <memcpy>
      offset += length_topic_name;
 8001370:	69fa      	ldr	r2, [r7, #28]
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	4413      	add	r3, r2
 8001376:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	4618      	mov	r0, r3
 800137e:	f7fe ff43 	bl	8000208 <strlen>
 8001382:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	4413      	add	r3, r2
 800138a:	6979      	ldr	r1, [r7, #20]
 800138c:	4618      	mov	r0, r3
 800138e:	f001 f91d 	bl	80025cc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	3304      	adds	r3, #4
 8001396:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	18d0      	adds	r0, r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	4619      	mov	r1, r3
 80013a6:	f005 fc73 	bl	8006c90 <memcpy>
      offset += length_message_type;
 80013aa:	69fa      	ldr	r2, [r7, #28]
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	4413      	add	r3, r2
 80013b0:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7fe ff26 	bl	8000208 <strlen>
 80013bc:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	4413      	add	r3, r2
 80013c4:	6939      	ldr	r1, [r7, #16]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 f900 	bl	80025cc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	3304      	adds	r3, #4
 80013d0:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	18d0      	adds	r0, r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	4619      	mov	r1, r3
 80013e0:	f005 fc56 	bl	8006c90 <memcpy>
      offset += length_md5sum;
 80013e4:	69fa      	ldr	r2, [r7, #28]
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	4413      	add	r3, r2
 80013ea:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	695b      	ldr	r3, [r3, #20]
 80013f0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 80013f2:	68f9      	ldr	r1, [r7, #12]
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	4413      	add	r3, r2
 80013fa:	b2ca      	uxtb	r2, r1
 80013fc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	0a19      	lsrs	r1, r3, #8
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	3301      	adds	r3, #1
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	4413      	add	r3, r2
 800140a:	b2ca      	uxtb	r2, r1
 800140c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	0c19      	lsrs	r1, r3, #16
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	3302      	adds	r3, #2
 8001416:	683a      	ldr	r2, [r7, #0]
 8001418:	4413      	add	r3, r2
 800141a:	b2ca      	uxtb	r2, r1
 800141c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	0e19      	lsrs	r1, r3, #24
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	3303      	adds	r3, #3
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	4413      	add	r3, r2
 800142a:	b2ca      	uxtb	r2, r1
 800142c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3304      	adds	r3, #4
 8001432:	61fb      	str	r3, [r7, #28]
      return offset;
 8001434:	69fb      	ldr	r3, [r7, #28]
    }
 8001436:	4618      	mov	r0, r3
 8001438:	3720      	adds	r7, #32
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800143e:	b580      	push	{r7, lr}
 8001440:	b08a      	sub	sp, #40	; 0x28
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	4413      	add	r3, r2
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b29a      	uxth	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	889b      	ldrh	r3, [r3, #4]
 800145e:	b21a      	sxth	r2, r3
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	3301      	adds	r3, #1
 8001464:	6839      	ldr	r1, [r7, #0]
 8001466:	440b      	add	r3, r1
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b21b      	sxth	r3, r3
 800146e:	4313      	orrs	r3, r2
 8001470:	b21b      	sxth	r3, r3
 8001472:	b29a      	uxth	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	3302      	adds	r3, #2
 800147c:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	683a      	ldr	r2, [r7, #0]
 8001482:	441a      	add	r2, r3
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4611      	mov	r1, r2
 800148a:	4618      	mov	r0, r3
 800148c:	f001 f8bd 	bl	800260a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	3304      	adds	r3, #4
 8001494:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
 800149a:	e00b      	b.n	80014b4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a0:	441a      	add	r2, r3
 80014a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a4:	3b01      	subs	r3, #1
 80014a6:	6839      	ldr	r1, [r7, #0]
 80014a8:	440b      	add	r3, r1
 80014aa:	7812      	ldrb	r2, [r2, #0]
 80014ac:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80014ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b0:	3301      	adds	r3, #1
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	4413      	add	r3, r2
 80014ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014bc:	429a      	cmp	r2, r3
 80014be:	d3ed      	bcc.n	800149c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	4413      	add	r3, r2
 80014c6:	3b01      	subs	r3, #1
 80014c8:	683a      	ldr	r2, [r7, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	441a      	add	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	4413      	add	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	441a      	add	r2, r3
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	4611      	mov	r1, r2
 80014f0:	4618      	mov	r0, r3
 80014f2:	f001 f88a 	bl	800260a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	3304      	adds	r3, #4
 80014fa:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	623b      	str	r3, [r7, #32]
 8001500:	e00b      	b.n	800151a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 8001502:	683a      	ldr	r2, [r7, #0]
 8001504:	6a3b      	ldr	r3, [r7, #32]
 8001506:	441a      	add	r2, r3
 8001508:	6a3b      	ldr	r3, [r7, #32]
 800150a:	3b01      	subs	r3, #1
 800150c:	6839      	ldr	r1, [r7, #0]
 800150e:	440b      	add	r3, r1
 8001510:	7812      	ldrb	r2, [r2, #0]
 8001512:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8001514:	6a3b      	ldr	r3, [r7, #32]
 8001516:	3301      	adds	r3, #1
 8001518:	623b      	str	r3, [r7, #32]
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	4413      	add	r3, r2
 8001520:	6a3a      	ldr	r2, [r7, #32]
 8001522:	429a      	cmp	r2, r3
 8001524:	d3ed      	bcc.n	8001502 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	4413      	add	r3, r2
 800152c:	3b01      	subs	r3, #1
 800152e:	683a      	ldr	r2, [r7, #0]
 8001530:	4413      	add	r3, r2
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	3b01      	subs	r3, #1
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	441a      	add	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4413      	add	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	441a      	add	r2, r3
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f001 f857 	bl	800260a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	3304      	adds	r3, #4
 8001560:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	61fb      	str	r3, [r7, #28]
 8001566:	e00b      	b.n	8001580 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	441a      	add	r2, r3
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	3b01      	subs	r3, #1
 8001572:	6839      	ldr	r1, [r7, #0]
 8001574:	440b      	add	r3, r1
 8001576:	7812      	ldrb	r2, [r2, #0]
 8001578:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3301      	adds	r3, #1
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4413      	add	r3, r2
 8001586:	69fa      	ldr	r2, [r7, #28]
 8001588:	429a      	cmp	r2, r3
 800158a:	d3ed      	bcc.n	8001568 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	4413      	add	r3, r2
 8001592:	3b01      	subs	r3, #1
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	4413      	add	r3, r2
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	3b01      	subs	r3, #1
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	441a      	add	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	4413      	add	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	6839      	ldr	r1, [r7, #0]
 80015ba:	440a      	add	r2, r1
 80015bc:	7812      	ldrb	r2, [r2, #0]
 80015be:	4313      	orrs	r3, r2
 80015c0:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	3301      	adds	r3, #1
 80015c8:	6839      	ldr	r1, [r7, #0]
 80015ca:	440b      	add	r3, r1
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	021b      	lsls	r3, r3, #8
 80015d0:	4313      	orrs	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80015d4:	68ba      	ldr	r2, [r7, #8]
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	3302      	adds	r3, #2
 80015da:	6839      	ldr	r1, [r7, #0]
 80015dc:	440b      	add	r3, r1
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	041b      	lsls	r3, r3, #16
 80015e2:	4313      	orrs	r3, r2
 80015e4:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	3303      	adds	r3, #3
 80015ec:	6839      	ldr	r1, [r7, #0]
 80015ee:	440b      	add	r3, r1
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	061b      	lsls	r3, r3, #24
 80015f4:	4313      	orrs	r3, r2
 80015f6:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 80015f8:	68ba      	ldr	r2, [r7, #8]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	3304      	adds	r3, #4
 8001602:	61bb      	str	r3, [r7, #24]
     return offset;
 8001604:	69bb      	ldr	r3, [r7, #24]
    }
 8001606:	4618      	mov	r0, r3
 8001608:	3728      	adds	r7, #40	; 0x28
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	4b03      	ldr	r3, [pc, #12]	; (8001628 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	08006f1c 	.word	0x08006f1c

0800162c <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	4b03      	ldr	r3, [pc, #12]	; (8001644 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8001636:	4618      	mov	r0, r3
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	08006f38 	.word	0x08006f38

08001648 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fd34 	bl	80010c0 <_ZN3ros3MsgC1Ev>
 8001658:	4a06      	ldr	r2, [pc, #24]	; (8001674 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	601a      	str	r2, [r3, #0]
      level(0),
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	711a      	strb	r2, [r3, #4]
      msg("")
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a04      	ldr	r2, [pc, #16]	; (8001678 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8001668:	609a      	str	r2, [r3, #8]
    {
    }
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	080070b4 	.word	0x080070b4
 8001678:	08006f18 	.word	0x08006f18

0800167c <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	4413      	add	r3, r2
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	7912      	ldrb	r2, [r2, #4]
 8001694:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	3301      	adds	r3, #1
 800169a:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7fe fdb1 	bl	8000208 <strlen>
 80016a6:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	4413      	add	r3, r2
 80016ae:	68b9      	ldr	r1, [r7, #8]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 ff8b 	bl	80025cc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	3304      	adds	r3, #4
 80016ba:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	18d0      	adds	r0, r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	68ba      	ldr	r2, [r7, #8]
 80016c8:	4619      	mov	r1, r3
 80016ca:	f005 fae1 	bl	8006c90 <memcpy>
      offset += length_msg;
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	4413      	add	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]
      return offset;
 80016d6:	68fb      	ldr	r3, [r7, #12]
    }
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	4413      	add	r3, r2
 80016f4:	781a      	ldrb	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	3301      	adds	r3, #1
 80016fe:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	441a      	add	r2, r3
 8001706:	f107 030c 	add.w	r3, r7, #12
 800170a:	4611      	mov	r1, r2
 800170c:	4618      	mov	r0, r3
 800170e:	f000 ff7c 	bl	800260a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	3304      	adds	r3, #4
 8001716:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	e00b      	b.n	8001736 <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
          inbuffer[k-1]=inbuffer[k];
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	441a      	add	r2, r3
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	3b01      	subs	r3, #1
 8001728:	6839      	ldr	r1, [r7, #0]
 800172a:	440b      	add	r3, r1
 800172c:	7812      	ldrb	r2, [r2, #0]
 800172e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	3301      	adds	r3, #1
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	697a      	ldr	r2, [r7, #20]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3ed      	bcc.n	800171e <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
      }
      inbuffer[offset+length_msg-1]=0;
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4413      	add	r3, r2
 8001748:	3b01      	subs	r3, #1
 800174a:	683a      	ldr	r2, [r7, #0]
 800174c:	4413      	add	r3, r2
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	3b01      	subs	r3, #1
 8001756:	683a      	ldr	r2, [r7, #0]
 8001758:	441a      	add	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4413      	add	r3, r2
 8001764:	613b      	str	r3, [r7, #16]
     return offset;
 8001766:	693b      	ldr	r3, [r7, #16]
    }
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	4b03      	ldr	r3, [pc, #12]	; (8001788 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 800177a:	4618      	mov	r0, r3
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	08006f5c 	.word	0x08006f5c

0800178c <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8001796:	4618      	mov	r0, r3
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	08006f70 	.word	0x08006f70

080017a8 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fc84 	bl	80010c0 <_ZN3ros3MsgC1Ev>
 80017b8:	4a11      	ldr	r2, [pc, #68]	; (8001800 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	601a      	str	r2, [r3, #0]
      ints_length(0), st_ints(), ints(nullptr),
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	60da      	str	r2, [r3, #12]
      floats_length(0), st_floats(), floats(nullptr),
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	611a      	str	r2, [r3, #16]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	615a      	str	r2, [r3, #20]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
      strings_length(0), st_strings(), strings(nullptr)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	621a      	str	r2, [r3, #32]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4618      	mov	r0, r3
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	0800709c 	.word	0x0800709c

08001804 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001804:	b580      	push	{r7, lr}
 8001806:	b08a      	sub	sp, #40	; 0x28
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6859      	ldr	r1, [r3, #4]
 8001816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	4413      	add	r3, r2
 800181c:	b2ca      	uxtb	r2, r1
 800181e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	0a19      	lsrs	r1, r3, #8
 8001826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001828:	3301      	adds	r3, #1
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	4413      	add	r3, r2
 800182e:	b2ca      	uxtb	r2, r1
 8001830:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	0c19      	lsrs	r1, r3, #16
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	3302      	adds	r3, #2
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	4413      	add	r3, r2
 8001840:	b2ca      	uxtb	r2, r1
 8001842:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	0e19      	lsrs	r1, r3, #24
 800184a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800184c:	3303      	adds	r3, #3
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	4413      	add	r3, r2
 8001852:	b2ca      	uxtb	r2, r1
 8001854:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8001856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001858:	3304      	adds	r3, #4
 800185a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 800185c:	2300      	movs	r3, #0
 800185e:	623b      	str	r3, [r7, #32]
 8001860:	e02a      	b.n	80018b8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68da      	ldr	r2, [r3, #12]
 8001866:	6a3b      	ldr	r3, [r7, #32]
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8001870:	6939      	ldr	r1, [r7, #16]
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	4413      	add	r3, r2
 8001878:	b2ca      	uxtb	r2, r1
 800187a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	0a19      	lsrs	r1, r3, #8
 8001880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001882:	3301      	adds	r3, #1
 8001884:	683a      	ldr	r2, [r7, #0]
 8001886:	4413      	add	r3, r2
 8001888:	b2ca      	uxtb	r2, r1
 800188a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	0c19      	lsrs	r1, r3, #16
 8001890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001892:	3302      	adds	r3, #2
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	4413      	add	r3, r2
 8001898:	b2ca      	uxtb	r2, r1
 800189a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	0e19      	lsrs	r1, r3, #24
 80018a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a2:	3303      	adds	r3, #3
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	b2ca      	uxtb	r2, r1
 80018aa:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 80018ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ae:	3304      	adds	r3, #4
 80018b0:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80018b2:	6a3b      	ldr	r3, [r7, #32]
 80018b4:	3301      	adds	r3, #1
 80018b6:	623b      	str	r3, [r7, #32]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	6a3a      	ldr	r2, [r7, #32]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d3cf      	bcc.n	8001862 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6919      	ldr	r1, [r3, #16]
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	4413      	add	r3, r2
 80018cc:	b2ca      	uxtb	r2, r1
 80018ce:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	0a19      	lsrs	r1, r3, #8
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	3301      	adds	r3, #1
 80018da:	683a      	ldr	r2, [r7, #0]
 80018dc:	4413      	add	r3, r2
 80018de:	b2ca      	uxtb	r2, r1
 80018e0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	0c19      	lsrs	r1, r3, #16
 80018e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ea:	3302      	adds	r3, #2
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	4413      	add	r3, r2
 80018f0:	b2ca      	uxtb	r2, r1
 80018f2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	0e19      	lsrs	r1, r3, #24
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	3303      	adds	r3, #3
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	4413      	add	r3, r2
 8001902:	b2ca      	uxtb	r2, r1
 8001904:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	3304      	adds	r3, #4
 800190a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
 8001910:	e02a      	b.n	8001968 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	699a      	ldr	r2, [r3, #24]
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8001920:	68f9      	ldr	r1, [r7, #12]
 8001922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	4413      	add	r3, r2
 8001928:	b2ca      	uxtb	r2, r1
 800192a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	0a19      	lsrs	r1, r3, #8
 8001930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001932:	3301      	adds	r3, #1
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	4413      	add	r3, r2
 8001938:	b2ca      	uxtb	r2, r1
 800193a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	0c19      	lsrs	r1, r3, #16
 8001940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001942:	3302      	adds	r3, #2
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	4413      	add	r3, r2
 8001948:	b2ca      	uxtb	r2, r1
 800194a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	0e19      	lsrs	r1, r3, #24
 8001950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001952:	3303      	adds	r3, #3
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	4413      	add	r3, r2
 8001958:	b2ca      	uxtb	r2, r1
 800195a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 800195c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195e:	3304      	adds	r3, #4
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3301      	adds	r3, #1
 8001966:	61fb      	str	r3, [r7, #28]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	69fa      	ldr	r2, [r7, #28]
 800196e:	429a      	cmp	r2, r3
 8001970:	d3cf      	bcc.n	8001912 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69d9      	ldr	r1, [r3, #28]
 8001976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	4413      	add	r3, r2
 800197c:	b2ca      	uxtb	r2, r1
 800197e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	0a19      	lsrs	r1, r3, #8
 8001986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001988:	3301      	adds	r3, #1
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	4413      	add	r3, r2
 800198e:	b2ca      	uxtb	r2, r1
 8001990:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	0c19      	lsrs	r1, r3, #16
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	3302      	adds	r3, #2
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	4413      	add	r3, r2
 80019a0:	b2ca      	uxtb	r2, r1
 80019a2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	0e19      	lsrs	r1, r3, #24
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	3303      	adds	r3, #3
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	4413      	add	r3, r2
 80019b2:	b2ca      	uxtb	r2, r1
 80019b4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 80019b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b8:	3304      	adds	r3, #4
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
 80019c0:	e027      	b.n	8001a12 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	4413      	add	r3, r2
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fc1a 	bl	8000208 <strlen>
 80019d4:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	683a      	ldr	r2, [r7, #0]
 80019da:	4413      	add	r3, r2
 80019dc:	6979      	ldr	r1, [r7, #20]
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 fdf4 	bl	80025cc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80019e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e6:	3304      	adds	r3, #4
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	18d0      	adds	r0, r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	4413      	add	r3, r2
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	4619      	mov	r1, r3
 8001a00:	f005 f946 	bl	8006c90 <memcpy>
      offset += length_stringsi;
 8001a04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	4413      	add	r3, r2
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	61bb      	str	r3, [r7, #24]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d3d2      	bcc.n	80019c2 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3728      	adds	r7, #40	; 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b08e      	sub	sp, #56	; 0x38
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a36:	683a      	ldr	r2, [r7, #0]
 8001a38:	4413      	add	r3, r2
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a40:	3301      	adds	r3, #1
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	4413      	add	r3, r2
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	021b      	lsls	r3, r3, #8
 8001a4a:	6a3a      	ldr	r2, [r7, #32]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a52:	3302      	adds	r3, #2
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	041b      	lsls	r3, r3, #16
 8001a5c:	6a3a      	ldr	r2, [r7, #32]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001a62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a64:	3303      	adds	r3, #3
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	4413      	add	r3, r2
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	061b      	lsls	r3, r3, #24
 8001a6e:	6a3a      	ldr	r2, [r7, #32]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8001a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a76:	3304      	adds	r3, #4
 8001a78:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	6a3a      	ldr	r2, [r7, #32]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d90a      	bls.n	8001a9a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	6a3b      	ldr	r3, [r7, #32]
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4610      	mov	r0, r2
 8001a90:	f005 f892 	bl	8006bb8 <realloc>
 8001a94:	4602      	mov	r2, r0
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a3a      	ldr	r2, [r7, #32]
 8001a9e:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	633b      	str	r3, [r7, #48]	; 0x30
 8001aa4:	e035      	b.n	8001b12 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001aae:	6839      	ldr	r1, [r7, #0]
 8001ab0:	440a      	add	r2, r1
 8001ab2:	7812      	ldrb	r2, [r2, #0]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001abc:	3301      	adds	r3, #1
 8001abe:	6839      	ldr	r1, [r7, #0]
 8001ac0:	440b      	add	r3, r1
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	021b      	lsls	r3, r3, #8
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ace:	3302      	adds	r3, #2
 8001ad0:	6839      	ldr	r1, [r7, #0]
 8001ad2:	440b      	add	r3, r1
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	041b      	lsls	r3, r3, #16
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001adc:	697a      	ldr	r2, [r7, #20]
 8001ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae0:	3303      	adds	r3, #3
 8001ae2:	6839      	ldr	r1, [r7, #0]
 8001ae4:	440b      	add	r3, r1
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	061b      	lsls	r3, r3, #24
 8001aea:	4313      	orrs	r3, r2
 8001aec:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8001af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001af6:	3304      	adds	r3, #4
 8001af8:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68da      	ldr	r2, [r3, #12]
 8001afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	3208      	adds	r2, #8
 8001b08:	6812      	ldr	r2, [r2, #0]
 8001b0a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8001b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b0e:	3301      	adds	r3, #1
 8001b10:	633b      	str	r3, [r7, #48]	; 0x30
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d3c4      	bcc.n	8001aa6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	4413      	add	r3, r2
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b28:	3301      	adds	r3, #1
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	021b      	lsls	r3, r3, #8
 8001b32:	69fa      	ldr	r2, [r7, #28]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b3a:	3302      	adds	r3, #2
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	4413      	add	r3, r2
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	041b      	lsls	r3, r3, #16
 8001b44:	69fa      	ldr	r2, [r7, #28]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b4c:	3303      	adds	r3, #3
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	4413      	add	r3, r2
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	061b      	lsls	r3, r3, #24
 8001b56:	69fa      	ldr	r2, [r7, #28]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8001b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b5e:	3304      	adds	r3, #4
 8001b60:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	69fa      	ldr	r2, [r7, #28]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d90a      	bls.n	8001b82 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	699a      	ldr	r2, [r3, #24]
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4619      	mov	r1, r3
 8001b76:	4610      	mov	r0, r2
 8001b78:	f005 f81e 	bl	8006bb8 <realloc>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	69fa      	ldr	r2, [r7, #28]
 8001b86:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b8c:	e035      	b.n	8001bfa <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b96:	6839      	ldr	r1, [r7, #0]
 8001b98:	440a      	add	r2, r1
 8001b9a:	7812      	ldrb	r2, [r2, #0]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	6839      	ldr	r1, [r7, #0]
 8001ba8:	440b      	add	r3, r1
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	021b      	lsls	r3, r3, #8
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bb6:	3302      	adds	r3, #2
 8001bb8:	6839      	ldr	r1, [r7, #0]
 8001bba:	440b      	add	r3, r1
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	041b      	lsls	r3, r3, #16
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bc8:	3303      	adds	r3, #3
 8001bca:	6839      	ldr	r1, [r7, #0]
 8001bcc:	440b      	add	r3, r1
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	061b      	lsls	r3, r3, #24
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8001bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bde:	3304      	adds	r3, #4
 8001be0:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	699a      	ldr	r2, [r3, #24]
 8001be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	4413      	add	r3, r2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	3214      	adds	r2, #20
 8001bf0:	6812      	ldr	r2, [r2, #0]
 8001bf2:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8001bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d3c4      	bcc.n	8001b8e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	4413      	add	r3, r2
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c10:	3301      	adds	r3, #1
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	4413      	add	r3, r2
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	021b      	lsls	r3, r3, #8
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c22:	3302      	adds	r3, #2
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	041b      	lsls	r3, r3, #16
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c34:	3303      	adds	r3, #3
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	4413      	add	r3, r2
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	061b      	lsls	r3, r3, #24
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8001c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c46:	3304      	adds	r3, #4
 8001c48:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d90a      	bls.n	8001c6a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4610      	mov	r0, r2
 8001c60:	f004 ffaa 	bl	8006bb8 <realloc>
 8001c64:	4602      	mov	r2, r0
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8001c70:	2300      	movs	r3, #0
 8001c72:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c74:	e03e      	b.n	8001cf4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8001c76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	441a      	add	r2, r3
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	4611      	mov	r1, r2
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 fcc1 	bl	800260a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c8a:	3304      	adds	r3, #4
 8001c8c:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8001c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
 8001c92:	e00b      	b.n	8001cac <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c98:	441a      	add	r2, r3
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	6839      	ldr	r1, [r7, #0]
 8001ca0:	440b      	add	r3, r1
 8001ca2:	7812      	ldrb	r2, [r2, #0]
 8001ca4:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca8:	3301      	adds	r3, #1
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
 8001cac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d3ed      	bcc.n	8001c94 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8001cb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	683a      	ldr	r2, [r7, #0]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8001cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	441a      	add	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8001cd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	4413      	add	r3, r2
 8001cda:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	3220      	adds	r2, #32
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8001cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d3bb      	bcc.n	8001c76 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 8001cfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8001d00:	4618      	mov	r0, r3
 8001d02:	3738      	adds	r7, #56	; 0x38
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	4b03      	ldr	r3, [pc, #12]	; (8001d20 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8001d12:	4618      	mov	r0, r3
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	08007038 	.word	0x08007038

08001d24 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	4b03      	ldr	r3, [pc, #12]	; (8001d3c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8001d2e:	4618      	mov	r0, r3
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	08006f94 	.word	0x08006f94

08001d40 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
 8001d4c:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	611a      	str	r2, [r3, #16]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4618      	mov	r0, r3
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68d8      	ldr	r0, [r3, #12]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6891      	ldr	r1, [r2, #8]
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	4798      	blx	r3
 8001d8c:	4603      	mov	r3, r0
  };
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
  }
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8001dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a0a      	ldr	r2, [pc, #40]	; (8001e08 <_ZN13STM32HardwareC1Ev+0x34>)
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	200000c0 	.word	0x200000c0

08001e0c <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f804 	bl	8001e22 <_ZN13STM32Hardware10reset_rbufEv>
    }
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b082      	sub	sp, #8
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6818      	ldr	r0, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	3304      	adds	r3, #4
 8001e32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e36:	4619      	mov	r1, r3
 8001e38:	f003 fdae 	bl	8005998 <HAL_UART_Receive_DMA>
    }
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <_ZN13STM32Hardware4readEv>:

    int read(){
 8001e44:	b590      	push	{r4, r7, lr}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
      int c = -1;
 8001e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e50:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff ffa8 	bl	8001dae <_ZN13STM32Hardware10getRdmaIndEv>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	429c      	cmp	r4, r3
 8001e62:	bf14      	ite	ne
 8001e64:	2301      	movne	r3, #1
 8001e66:	2300      	moveq	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d012      	beq.n	8001e94 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001e74:	1c59      	adds	r1, r3, #1
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	4413      	add	r3, r2
 8001e80:	791b      	ldrb	r3, [r3, #4]
 8001e82:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001e8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 8001e94:	68fb      	ldr	r3, [r7, #12]
    }
 8001e96:	4618      	mov	r0, r3
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd90      	pop	{r4, r7, pc}
	...

08001ea0 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b20      	cmp	r3, #32
 8001eb4:	d108      	bne.n	8001ec8 <_ZN13STM32Hardware5flushEv+0x28>
 8001eb6:	4b33      	ldr	r3, [pc, #204]	; (8001f84 <_ZN13STM32Hardware5flushEv+0xe4>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	f083 0301 	eor.w	r3, r3, #1
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <_ZN13STM32Hardware5flushEv+0x28>
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e000      	b.n	8001eca <_ZN13STM32Hardware5flushEv+0x2a>
 8001ec8:	2300      	movs	r3, #0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d055      	beq.n	8001f7a <_ZN13STM32Hardware5flushEv+0xda>
        mutex = true;
 8001ece:	4b2d      	ldr	r3, [pc, #180]	; (8001f84 <_ZN13STM32Hardware5flushEv+0xe4>)
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d047      	beq.n	8001f74 <_ZN13STM32Hardware5flushEv+0xd4>
          uint16_t len = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	81fb      	strh	r3, [r7, #14]
		  if(tfind < twind){
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d217      	bcs.n	8001f28 <_ZN13STM32Hardware5flushEv+0x88>
			len = twind - tfind;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001f16:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	89fa      	ldrh	r2, [r7, #14]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f003 fcbb 	bl	800589c <HAL_UART_Transmit_DMA>
 8001f26:	e01f      	b.n	8001f68 <_ZN13STM32Hardware5flushEv+0xc8>
		  }else{
			len = tbuflen - tfind;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8001f34:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6818      	ldr	r0, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001f40:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	4413      	add	r3, r2
 8001f48:	89fa      	ldrh	r2, [r7, #14]
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	f003 fca6 	bl	800589c <HAL_UART_Transmit_DMA>
			HAL_UART_Transmit_DMA(huart, (tbuf), twind);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f503 7102 	add.w	r1, r3, #520	; 0x208
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	461a      	mov	r2, r3
 8001f64:	f003 fc9a 	bl	800589c <HAL_UART_Transmit_DMA>
		  }
          tfind = twind;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 8001f74:	4b03      	ldr	r3, [pc, #12]	; (8001f84 <_ZN13STM32Hardware5flushEv+0xe4>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	701a      	strb	r2, [r3, #0]
      }
    }
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	200001c4 	.word	0x200001c4

08001f88 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
      int n = length;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f9e:	bfa8      	it	ge
 8001fa0:	f44f 7300 	movge.w	r3, #512	; 0x200
 8001fa4:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001fac:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	bf28      	it	cs
 8001fb6:	4613      	movcs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001fc0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	68b9      	ldr	r1, [r7, #8]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f004 fe5f 	bl	8006c90 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	4413      	add	r3, r2
 8001fdc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d00b      	beq.n	8002006 <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f503 7002 	add.w	r0, r3, #520	; 0x208
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	68ba      	ldr	r2, [r7, #8]
 8001ff8:	18d1      	adds	r1, r2, r3
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	461a      	mov	r2, r3
 8002002:	f004 fe45 	bl	8006c90 <memcpy>
      }

      flush();
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f7ff ff4a 	bl	8001ea0 <_ZN13STM32Hardware5flushEv>
    }
 800200c:	bf00      	nop
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	f001 fa4a 	bl	80034b4 <HAL_GetTick>
 8002020:	4603      	mov	r3, r0
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <_ZN8std_msgs5Int16C1Ev>:
  {
    public:
      typedef int16_t _data_type;
      _data_type data;

    Int16():
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
      data(0)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff f842 	bl	80010c0 <_ZN3ros3MsgC1Ev>
 800203c:	4a05      	ldr	r2, [pc, #20]	; (8002054 <_ZN8std_msgs5Int16C1Ev+0x28>)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	809a      	strh	r2, [r3, #4]
    {
    }
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	08007070 	.word	0x08007070

08002058 <_ZNK8std_msgs5Int169serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002062:	2300      	movs	r3, #0
 8002064:	60fb      	str	r3, [r7, #12]
      union {
        int16_t real;
        uint16_t base;
      } u_data;
      u_data.real = this->data;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800206c:	813b      	strh	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 800206e:	8939      	ldrh	r1, [r7, #8]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	4413      	add	r3, r2
 8002076:	b2ca      	uxtb	r2, r1
 8002078:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 800207a:	893b      	ldrh	r3, [r7, #8]
 800207c:	0a1b      	lsrs	r3, r3, #8
 800207e:	b299      	uxth	r1, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	3301      	adds	r3, #1
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	4413      	add	r3, r2
 8002088:	b2ca      	uxtb	r2, r1
 800208a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3302      	adds	r3, #2
 8002090:	60fb      	str	r3, [r7, #12]
      return offset;
 8002092:	68fb      	ldr	r3, [r7, #12]
    }
 8002094:	4618      	mov	r0, r3
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <_ZN8std_msgs5Int1611deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
      union {
        int16_t real;
        uint16_t base;
      } u_data;
      u_data.base = 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	813b      	strh	r3, [r7, #8]
      u_data.base |= ((uint16_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80020b2:	893a      	ldrh	r2, [r7, #8]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6839      	ldr	r1, [r7, #0]
 80020b8:	440b      	add	r3, r1
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	b29b      	uxth	r3, r3
 80020be:	4313      	orrs	r3, r2
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	813b      	strh	r3, [r7, #8]
      u_data.base |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80020c4:	893b      	ldrh	r3, [r7, #8]
 80020c6:	b21a      	sxth	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	3301      	adds	r3, #1
 80020cc:	6839      	ldr	r1, [r7, #0]
 80020ce:	440b      	add	r3, r1
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	b21b      	sxth	r3, r3
 80020d6:	4313      	orrs	r3, r2
 80020d8:	b21b      	sxth	r3, r3
 80020da:	b29b      	uxth	r3, r3
 80020dc:	813b      	strh	r3, [r7, #8]
      this->data = u_data.real;
 80020de:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->data);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	3302      	adds	r3, #2
 80020ea:	60fb      	str	r3, [r7, #12]
     return offset;
 80020ec:	68fb      	ldr	r3, [r7, #12]
    }
 80020ee:	4618      	mov	r0, r3
 80020f0:	3714      	adds	r7, #20
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
	...

080020fc <_ZN8std_msgs5Int167getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Int16"; };
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	4b03      	ldr	r3, [pc, #12]	; (8002114 <_ZN8std_msgs5Int167getTypeEv+0x18>)
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	08006fb8 	.word	0x08006fb8

08002118 <_ZN8std_msgs5Int166getMD5Ev>:
    virtual const char * getMD5() override { return "8524586e34fbd7cb1c08c5f5f1ca0e57"; };
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	4b03      	ldr	r3, [pc, #12]	; (8002130 <_ZN8std_msgs5Int166getMD5Ev+0x18>)
 8002122:	4618      	mov	r0, r3
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	08006fc8 	.word	0x08006fc8

08002134 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	4a04      	ldr	r2, [pc, #16]	; (8002150 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	08007088 	.word	0x08007088

08002154 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 512,
         int OUTPUT_SIZE = 512>
class NodeHandle_ : public NodeHandleBase_
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff ffe8 	bl	8002134 <_ZN3ros15NodeHandleBase_C1Ev>
 8002164:	4a36      	ldr	r2, [pc, #216]	; (8002240 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xec>)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3304      	adds	r3, #4
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fe30 	bl	8001dd4 <_ZN13STM32HardwareC1Ev>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f203 4324 	addw	r3, r3, #1060	; 0x424
 800219a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800219e:	2100      	movs	r1, #0
 80021a0:	4618      	mov	r0, r3
 80021a2:	f004 fd40 	bl	8006c26 <memset>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f203 6324 	addw	r3, r3, #1572	; 0x624
 80021ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021b0:	2100      	movs	r1, #0
 80021b2:	4618      	mov	r0, r3
 80021b4:	f004 fd37 	bl	8006c26 <memset>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f603 0324 	addw	r3, r3, #2084	; 0x824
 80021be:	2264      	movs	r2, #100	; 0x64
 80021c0:	2100      	movs	r1, #0
 80021c2:	4618      	mov	r0, r3
 80021c4:	f004 fd2f 	bl	8006c26 <memset>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f603 0388 	addw	r3, r3, #2184	; 0x888
 80021ce:	2264      	movs	r2, #100	; 0x64
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f004 fd27 	bl	8006c26 <memset>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f603 1314 	addw	r3, r3, #2324	; 0x914
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff faba 	bl	80017a8 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	0800705c 	.word	0x0800705c

08002244 <_Z10publishPosv>:
ros::Publisher left_wheel_pub("lwheel", &left_wheel_msg);
std_msgs::Int16 right_wheel_msg;
ros::Publisher right_wheel_pub("rwheel", &right_wheel_msg);

void publishPos()
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  left_wheel_msg.data = pos_act_left;
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <_Z10publishPosv+0x2c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	b21a      	sxth	r2, r3
 800224e:	4b09      	ldr	r3, [pc, #36]	; (8002274 <_Z10publishPosv+0x30>)
 8002250:	809a      	strh	r2, [r3, #4]
  right_wheel_msg.data = pos_act_right;
 8002252:	4b09      	ldr	r3, [pc, #36]	; (8002278 <_Z10publishPosv+0x34>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	b21a      	sxth	r2, r3
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <_Z10publishPosv+0x38>)
 800225a:	809a      	strh	r2, [r3, #4]
  left_wheel_pub.publish(&left_wheel_msg);
 800225c:	4905      	ldr	r1, [pc, #20]	; (8002274 <_Z10publishPosv+0x30>)
 800225e:	4808      	ldr	r0, [pc, #32]	; (8002280 <_Z10publishPosv+0x3c>)
 8002260:	f7ff fd85 	bl	8001d6e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
  right_wheel_pub.publish(&right_wheel_msg);
 8002264:	4905      	ldr	r1, [pc, #20]	; (800227c <_Z10publishPosv+0x38>)
 8002266:	4807      	ldr	r0, [pc, #28]	; (8002284 <_Z10publishPosv+0x40>)
 8002268:	f7ff fd81 	bl	8001d6e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200001d8 	.word	0x200001d8
 8002274:	20000b24 	.word	0x20000b24
 8002278:	200001dc 	.word	0x200001dc
 800227c:	20000b40 	.word	0x20000b40
 8002280:	20000b2c 	.word	0x20000b2c
 8002284:	20000b48 	.word	0x20000b48

08002288 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]

	rpm = (int)((rightenc - rightenco)*0.6); //(No. of ticks Now - No. of Ticks Old)*60/(50*10^-3) (old calc)
 8002290:	4b2b      	ldr	r3, [pc, #172]	; (8002340 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b2b      	ldr	r3, [pc, #172]	; (8002344 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	4618      	mov	r0, r3
 800229c:	f7fe f90e 	bl	80004bc <__aeabi_i2d>
 80022a0:	a323      	add	r3, pc, #140	; (adr r3, 8002330 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80022a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a6:	f7fe f973 	bl	8000590 <__aeabi_dmul>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
 80022ae:	4610      	mov	r0, r2
 80022b0:	4619      	mov	r1, r3
 80022b2:	f7fe fb7f 	bl	80009b4 <__aeabi_d2iz>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4a23      	ldr	r2, [pc, #140]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80022ba:	6013      	str	r3, [r2, #0]
	rightvel = (int)((rpm * 6.28 * 7.5)/(60));
 80022bc:	4b22      	ldr	r3, [pc, #136]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe f8fb 	bl	80004bc <__aeabi_i2d>
 80022c6:	a31c      	add	r3, pc, #112	; (adr r3, 8002338 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80022c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022cc:	f7fe f960 	bl	8000590 <__aeabi_dmul>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4610      	mov	r0, r2
 80022d6:	4619      	mov	r1, r3
 80022d8:	f04f 0200 	mov.w	r2, #0
 80022dc:	4b1b      	ldr	r3, [pc, #108]	; (800234c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80022de:	f7fe f957 	bl	8000590 <__aeabi_dmul>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	4610      	mov	r0, r2
 80022e8:	4619      	mov	r1, r3
 80022ea:	f04f 0200 	mov.w	r2, #0
 80022ee:	4b18      	ldr	r3, [pc, #96]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80022f0:	f7fe fa78 	bl	80007e4 <__aeabi_ddiv>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	4610      	mov	r0, r2
 80022fa:	4619      	mov	r1, r3
 80022fc:	f7fe fb5a 	bl	80009b4 <__aeabi_d2iz>
 8002300:	4603      	mov	r3, r0
 8002302:	4a14      	ldr	r2, [pc, #80]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002304:	6013      	str	r3, [r2, #0]
	rightenco = rightenc;
 8002306:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a0e      	ldr	r2, [pc, #56]	; (8002344 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800230c:	6013      	str	r3, [r2, #0]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800230e:	2120      	movs	r1, #32
 8002310:	4811      	ldr	r0, [pc, #68]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002312:	f001 ffd8 	bl	80042c6 <HAL_GPIO_TogglePin>
	pos_act_left = leftenc;
 8002316:	4b11      	ldr	r3, [pc, #68]	; (800235c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a11      	ldr	r2, [pc, #68]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800231c:	6013      	str	r3, [r2, #0]
	pos_act_right = rightenc;
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a10      	ldr	r2, [pc, #64]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002324:	6013      	str	r3, [r2, #0]

}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	33333333 	.word	0x33333333
 8002334:	3fe33333 	.word	0x3fe33333
 8002338:	51eb851f 	.word	0x51eb851f
 800233c:	40191eb8 	.word	0x40191eb8
 8002340:	200001d0 	.word	0x200001d0
 8002344:	200001d4 	.word	0x200001d4
 8002348:	200001e4 	.word	0x200001e4
 800234c:	401e0000 	.word	0x401e0000
 8002350:	404e0000 	.word	0x404e0000
 8002354:	200001e0 	.word	0x200001e0
 8002358:	40020000 	.word	0x40020000
 800235c:	200001cc 	.word	0x200001cc
 8002360:	200001d8 	.word	0x200001d8
 8002364:	200001dc 	.word	0x200001dc

08002368 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	80fb      	strh	r3, [r7, #6]
	if(GPIO_PIN == LeftEncoderA_Pin)
 8002372:	88fb      	ldrh	r3, [r7, #6]
 8002374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002378:	d167      	bne.n	800244a <HAL_GPIO_EXTI_Callback+0xe2>
	{
		if(HAL_GPIO_ReadPin(LeftEncoderA_GPIO_Port, LeftEncoderA_Pin) == 1)
 800237a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800237e:	4869      	ldr	r0, [pc, #420]	; (8002524 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002380:	f001 ff70 	bl	8004264 <HAL_GPIO_ReadPin>
 8002384:	4603      	mov	r3, r0
 8002386:	2b01      	cmp	r3, #1
 8002388:	bf0c      	ite	eq
 800238a:	2301      	moveq	r3, #1
 800238c:	2300      	movne	r3, #0
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b00      	cmp	r3, #0
 8002392:	d026      	beq.n	80023e2 <HAL_GPIO_EXTI_Callback+0x7a>
		{
			if(HAL_GPIO_ReadPin(GPIOA, LeftEncoderB_Pin) == 1) leftenc++;
 8002394:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002398:	4863      	ldr	r0, [pc, #396]	; (8002528 <HAL_GPIO_EXTI_Callback+0x1c0>)
 800239a:	f001 ff63 	bl	8004264 <HAL_GPIO_ReadPin>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	bf0c      	ite	eq
 80023a4:	2301      	moveq	r3, #1
 80023a6:	2300      	movne	r3, #0
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d005      	beq.n	80023ba <HAL_GPIO_EXTI_Callback+0x52>
 80023ae:	4b5f      	ldr	r3, [pc, #380]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	3301      	adds	r3, #1
 80023b4:	4a5d      	ldr	r2, [pc, #372]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 80023b6:	6013      	str	r3, [r2, #0]
 80023b8:	e0ad      	b.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
			else if(HAL_GPIO_ReadPin(GPIOA, LeftEncoderB_Pin) == 0) leftenc--;
 80023ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023be:	485a      	ldr	r0, [pc, #360]	; (8002528 <HAL_GPIO_EXTI_Callback+0x1c0>)
 80023c0:	f001 ff50 	bl	8004264 <HAL_GPIO_ReadPin>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	bf0c      	ite	eq
 80023ca:	2301      	moveq	r3, #1
 80023cc:	2300      	movne	r3, #0
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80a0 	beq.w	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
 80023d6:	4b55      	ldr	r3, [pc, #340]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	3b01      	subs	r3, #1
 80023dc:	4a53      	ldr	r2, [pc, #332]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	e099      	b.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
		}
		else if(HAL_GPIO_ReadPin(LeftEncoderA_GPIO_Port, LeftEncoderA_Pin) == 0)
 80023e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023e6:	484f      	ldr	r0, [pc, #316]	; (8002524 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80023e8:	f001 ff3c 	bl	8004264 <HAL_GPIO_ReadPin>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	bf0c      	ite	eq
 80023f2:	2301      	moveq	r3, #1
 80023f4:	2300      	movne	r3, #0
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 808c 	beq.w	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
		{
			if(HAL_GPIO_ReadPin(GPIOA, LeftEncoderB_Pin) == 0) leftenc++;
 80023fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002402:	4849      	ldr	r0, [pc, #292]	; (8002528 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002404:	f001 ff2e 	bl	8004264 <HAL_GPIO_ReadPin>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	bf0c      	ite	eq
 800240e:	2301      	moveq	r3, #1
 8002410:	2300      	movne	r3, #0
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_GPIO_EXTI_Callback+0xbc>
 8002418:	4b44      	ldr	r3, [pc, #272]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	3301      	adds	r3, #1
 800241e:	4a43      	ldr	r2, [pc, #268]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	e078      	b.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
			else if(HAL_GPIO_ReadPin(GPIOA, LeftEncoderB_Pin) == 1) leftenc--;
 8002424:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002428:	483f      	ldr	r0, [pc, #252]	; (8002528 <HAL_GPIO_EXTI_Callback+0x1c0>)
 800242a:	f001 ff1b 	bl	8004264 <HAL_GPIO_ReadPin>
 800242e:	4603      	mov	r3, r0
 8002430:	2b01      	cmp	r3, #1
 8002432:	bf0c      	ite	eq
 8002434:	2301      	moveq	r3, #1
 8002436:	2300      	movne	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d06b      	beq.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
 800243e:	4b3b      	ldr	r3, [pc, #236]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	3b01      	subs	r3, #1
 8002444:	4a39      	ldr	r2, [pc, #228]	; (800252c <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002446:	6013      	str	r3, [r2, #0]
 8002448:	e065      	b.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
		}
	}
	else if(GPIO_PIN == RightEncoderA_Pin)
 800244a:	88fb      	ldrh	r3, [r7, #6]
 800244c:	2b40      	cmp	r3, #64	; 0x40
 800244e:	d162      	bne.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
	{
		if(HAL_GPIO_ReadPin(RightEncoderA_GPIO_Port, RightEncoderA_Pin) == 1)
 8002450:	2140      	movs	r1, #64	; 0x40
 8002452:	4837      	ldr	r0, [pc, #220]	; (8002530 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002454:	f001 ff06 	bl	8004264 <HAL_GPIO_ReadPin>
 8002458:	4603      	mov	r3, r0
 800245a:	2b01      	cmp	r3, #1
 800245c:	bf0c      	ite	eq
 800245e:	2301      	moveq	r3, #1
 8002460:	2300      	movne	r3, #0
 8002462:	b2db      	uxtb	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	d025      	beq.n	80024b4 <HAL_GPIO_EXTI_Callback+0x14c>
		{
			if(HAL_GPIO_ReadPin(GPIOB, RightEncoderB_Pin) == 0) rightenc++;
 8002468:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800246c:	482d      	ldr	r0, [pc, #180]	; (8002524 <HAL_GPIO_EXTI_Callback+0x1bc>)
 800246e:	f001 fef9 	bl	8004264 <HAL_GPIO_ReadPin>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf0c      	ite	eq
 8002478:	2301      	moveq	r3, #1
 800247a:	2300      	movne	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d005      	beq.n	800248e <HAL_GPIO_EXTI_Callback+0x126>
 8002482:	4b2c      	ldr	r3, [pc, #176]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	3301      	adds	r3, #1
 8002488:	4a2a      	ldr	r2, [pc, #168]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800248a:	6013      	str	r3, [r2, #0]
 800248c:	e043      	b.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
			else if(HAL_GPIO_ReadPin(GPIOB, RightEncoderB_Pin) == 1) rightenc--;
 800248e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002492:	4824      	ldr	r0, [pc, #144]	; (8002524 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002494:	f001 fee6 	bl	8004264 <HAL_GPIO_ReadPin>
 8002498:	4603      	mov	r3, r0
 800249a:	2b01      	cmp	r3, #1
 800249c:	bf0c      	ite	eq
 800249e:	2301      	moveq	r3, #1
 80024a0:	2300      	movne	r3, #0
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d036      	beq.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
 80024a8:	4b22      	ldr	r3, [pc, #136]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	3b01      	subs	r3, #1
 80024ae:	4a21      	ldr	r2, [pc, #132]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	e030      	b.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
		}
		else if(HAL_GPIO_ReadPin(RightEncoderA_GPIO_Port, RightEncoderA_Pin) == 0)
 80024b4:	2140      	movs	r1, #64	; 0x40
 80024b6:	481e      	ldr	r0, [pc, #120]	; (8002530 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80024b8:	f001 fed4 	bl	8004264 <HAL_GPIO_ReadPin>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	bf0c      	ite	eq
 80024c2:	2301      	moveq	r3, #1
 80024c4:	2300      	movne	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d024      	beq.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
		{
			if(HAL_GPIO_ReadPin(GPIOB, RightEncoderB_Pin) == 1) rightenc++;
 80024cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024d0:	4814      	ldr	r0, [pc, #80]	; (8002524 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80024d2:	f001 fec7 	bl	8004264 <HAL_GPIO_ReadPin>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b01      	cmp	r3, #1
 80024da:	bf0c      	ite	eq
 80024dc:	2301      	moveq	r3, #1
 80024de:	2300      	movne	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d005      	beq.n	80024f2 <HAL_GPIO_EXTI_Callback+0x18a>
 80024e6:	4b13      	ldr	r3, [pc, #76]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	3301      	adds	r3, #1
 80024ec:	4a11      	ldr	r2, [pc, #68]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80024ee:	6013      	str	r3, [r2, #0]
 80024f0:	e011      	b.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
			else if(HAL_GPIO_ReadPin(GPIOB, RightEncoderB_Pin) == 0) rightenc--;
 80024f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024f6:	480b      	ldr	r0, [pc, #44]	; (8002524 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80024f8:	f001 feb4 	bl	8004264 <HAL_GPIO_ReadPin>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	bf0c      	ite	eq
 8002502:	2301      	moveq	r3, #1
 8002504:	2300      	movne	r3, #0
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	d004      	beq.n	8002516 <HAL_GPIO_EXTI_Callback+0x1ae>
 800250c:	4b09      	ldr	r3, [pc, #36]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	3b01      	subs	r3, #1
 8002512:	4a08      	ldr	r2, [pc, #32]	; (8002534 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002514:	6013      	str	r3, [r2, #0]
		}
	}
	flag = 1;
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002518:	2201      	movs	r2, #1
 800251a:	601a      	str	r2, [r3, #0]
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40020400 	.word	0x40020400
 8002528:	40020000 	.word	0x40020000
 800252c:	200001cc 	.word	0x200001cc
 8002530:	40020800 	.word	0x40020800
 8002534:	200001d0 	.word	0x200001d0
 8002538:	200001c8 	.word	0x200001c8

0800253c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 8002544:	4805      	ldr	r0, [pc, #20]	; (800255c <HAL_UART_TxCpltCallback+0x20>)
 8002546:	f000 f886 	bl	8002656 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800254a:	4603      	mov	r3, r0
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff fca7 	bl	8001ea0 <_ZN13STM32Hardware5flushEv>
}
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200001e8 	.word	0x200001e8

08002560 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 8002568:	4805      	ldr	r0, [pc, #20]	; (8002580 <HAL_UART_RxCpltCallback+0x20>)
 800256a:	f000 f874 	bl	8002656 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800256e:	4603      	mov	r3, r0
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fc56 	bl	8001e22 <_ZN13STM32Hardware10reset_rbufEv>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	200001e8 	.word	0x200001e8

08002584 <setup>:

void setup()
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
	nh.initNode();
 8002588:	4806      	ldr	r0, [pc, #24]	; (80025a4 <setup+0x20>)
 800258a:	f000 f870 	bl	800266e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
	nh.advertise(left_wheel_pub);
 800258e:	4906      	ldr	r1, [pc, #24]	; (80025a8 <setup+0x24>)
 8002590:	4804      	ldr	r0, [pc, #16]	; (80025a4 <setup+0x20>)
 8002592:	f000 f889 	bl	80026a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(right_wheel_pub);
 8002596:	4905      	ldr	r1, [pc, #20]	; (80025ac <setup+0x28>)
 8002598:	4802      	ldr	r0, [pc, #8]	; (80025a4 <setup+0x20>)
 800259a:	f000 f885 	bl	80026a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200001e8 	.word	0x200001e8
 80025a8:	20000b2c 	.word	0x20000b2c
 80025ac:	20000b48 	.word	0x20000b48

080025b0 <loop>:
void loop()
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	publishPos();
 80025b4:	f7ff fe46 	bl	8002244 <_Z10publishPosv>
	nh.spinOnce();
 80025b8:	4803      	ldr	r0, [pc, #12]	; (80025c8 <loop+0x18>)
 80025ba:	f000 f8a5 	bl	8002708 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	HAL_Delay(200);
 80025be:	20c8      	movs	r0, #200	; 0xc8
 80025c0:	f000 ff84 	bl	80034cc <HAL_Delay>
}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	200001e8 	.word	0x200001e8

080025cc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	e00c      	b.n	80025f6 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	fa22 f103 	lsr.w	r1, r2, r3
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	4413      	add	r3, r2
 80025ec:	b2ca      	uxtb	r2, r1
 80025ee:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	3301      	adds	r3, #1
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d9ef      	bls.n	80025dc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 80025fc:	bf00      	nop
 80025fe:	bf00      	nop
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
 8002612:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	e010      	b.n	8002642 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6839      	ldr	r1, [r7, #0]
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	440a      	add	r2, r1
 800262a:	7812      	ldrb	r2, [r2, #0]
 800262c:	4611      	mov	r1, r2
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	00d2      	lsls	r2, r2, #3
 8002632:	fa01 f202 	lsl.w	r2, r1, r2
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	3301      	adds	r3, #1
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d9eb      	bls.n	8002620 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3304      	adds	r3, #4
  }
 8002662:	4618      	mov	r0, r3
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3304      	adds	r3, #4
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fbc6 	bl	8001e0c <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    bytes_ = 0;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    index_ = 0;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    topic_ = 0;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
  };
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	e01d      	b.n	80026f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4c>
    {
      if (publishers[i] == 0) // empty slot
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d111      	bne.n	80026ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x46>
      {
        publishers[i] = &p;
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	60da      	str	r2, [r3, #12]
        return true;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e006      	b.n	80026fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	3301      	adds	r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2b18      	cmp	r3, #24
 80026f8:	ddde      	ble.n	80026b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x10>
      }
    }
    return false;
 80026fa:	2300      	movs	r3, #0
  }
 80026fc:	4618      	mov	r0, r3
 80026fe:	3714      	adds	r7, #20
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce() override
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3304      	adds	r3, #4
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff fc7d 	bl	8002014 <_ZN13STM32Hardware4timeEv>
 800271a:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8002722:	68fa      	ldr	r2, [r7, #12]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800272a:	4293      	cmp	r3, r2
 800272c:	d903      	bls.n	8002736 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    if (mode_ != MODE_FIRST_FF)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800273c:	2b00      	cmp	r3, #0
 800273e:	d009      	beq.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d903      	bls.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
      if (spin_timeout_ > 0)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800275a:	2b00      	cmp	r3, #0
 800275c:	d014      	beq.n	8002788 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	3304      	adds	r3, #4
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff fc56 	bl	8002014 <_ZN13STM32Hardware4timeEv>
 8002768:	4602      	mov	r2, r0
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	1ad2      	subs	r2, r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002774:	429a      	cmp	r2, r3
 8002776:	bf8c      	ite	hi
 8002778:	2301      	movhi	r3, #1
 800277a:	2300      	movls	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 8002782:	f06f 0301 	mvn.w	r3, #1
 8002786:	e194      	b.n	8002ab2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      int data = hardware_.read();
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3304      	adds	r3, #4
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff fb59 	bl	8001e44 <_ZN13STM32Hardware4readEv>
 8002792:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	2b00      	cmp	r3, #0
 8002798:	f2c0 8174 	blt.w	8002a84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x37c>
      checksum_ += data;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	441a      	add	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80027b2:	2b07      	cmp	r3, #7
 80027b4:	d11e      	bne.n	80027f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 80027bc:	1c59      	adds	r1, r3, #1
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	b2d1      	uxtb	r1, r2
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	4413      	add	r3, r2
 80027cc:	460a      	mov	r2, r1
 80027ce:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 80027d8:	1e5a      	subs	r2, r3, #1
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1b4      	bne.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2208      	movs	r2, #8
 80027ee:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80027f2:	e7af      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d128      	bne.n	8002850 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	2bff      	cmp	r3, #255	; 0xff
 8002802:	d10d      	bne.n	8002820 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800280a:	1c5a      	adds	r2, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f103 0214 	add.w	r2, r3, #20
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 800281e:	e799      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3304      	adds	r3, #4
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff fbf5 	bl	8002014 <_ZN13STM32Hardware4timeEv>
 800282a:	4602      	mov	r2, r0
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	f241 3288 	movw	r2, #5000	; 0x1388
 8002834:	4293      	cmp	r3, r2
 8002836:	bf8c      	ite	hi
 8002838:	2301      	movhi	r3, #1
 800283a:	2300      	movls	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d088      	beq.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 800284a:	f06f 0301 	mvn.w	r3, #1
 800284e:	e130      	b.n	8002ab2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      else if (mode_ == MODE_PROTOCOL_VER)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002856:	2b01      	cmp	r3, #1
 8002858:	d118      	bne.n	800288c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	2bfe      	cmp	r3, #254	; 0xfe
 800285e:	d107      	bne.n	8002870 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002866:	1c5a      	adds	r2, r3, #1
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800286e:	e771      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 800287e:	2b00      	cmp	r3, #0
 8002880:	f47f af68 	bne.w	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 f918 	bl	8002aba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 800288a:	e763      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002892:	2b02      	cmp	r3, #2
 8002894:	d113      	bne.n	80028be <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028ac:	1c5a      	adds	r2, r3, #1
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 80028bc:	e74a      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028c4:	2b03      	cmp	r3, #3
 80028c6:	d110      	bne.n	80028ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	021b      	lsls	r3, r3, #8
 80028d2:	441a      	add	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80028e8:	e734      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d116      	bne.n	8002922 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 80028fa:	425a      	negs	r2, r3
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	bf58      	it	pl
 8002902:	4253      	negpl	r3, r2
 8002904:	2bff      	cmp	r3, #255	; 0xff
 8002906:	d107      	bne.n	8002918 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800290e:	1c5a      	adds	r2, r3, #1
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8002916:	e71d      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8002920:	e718      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002928:	2b05      	cmp	r3, #5
 800292a:	d10f      	bne.n	800294c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800293a:	1c5a      	adds	r2, r3, #1
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 800294a:	e703      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002952:	2b06      	cmp	r3, #6
 8002954:	d117      	bne.n	8002986 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	021b      	lsls	r3, r3, #8
 8002960:	441a      	add	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2207      	movs	r2, #7
 800296c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8002976:	2b00      	cmp	r3, #0
 8002978:	f47f aeec 	bne.w	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2208      	movs	r2, #8
 8002980:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8002984:	e6e6      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800298c:	2b08      	cmp	r3, #8
 800298e:	f47f aee1 	bne.w	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 80029a0:	425a      	negs	r2, r3
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	bf58      	it	pl
 80029a8:	4253      	negpl	r3, r2
 80029aa:	2bff      	cmp	r3, #255	; 0xff
 80029ac:	f47f aed2 	bne.w	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d110      	bne.n	80029dc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f87d 	bl	8002aba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f898 	bl	8002af6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 80029d6:	f04f 33ff 	mov.w	r3, #4294967295
 80029da:	e06a      	b.n	8002ab2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
          else if (topic_ == TopicInfo::ID_TIME)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80029e2:	2b0a      	cmp	r3, #10
 80029e4:	d107      	bne.n	80029f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ee>
            syncTime(message_in);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80029ec:	4619      	mov	r1, r3
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f960 	bl	8002cb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 80029f4:	e6ae      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80029fc:	2b06      	cmp	r3, #6
 80029fe:	d10e      	bne.n	8002a1e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x316>
            req_param_resp.deserialize(message_in);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f603 1214 	addw	r2, r3, #2324	; 0x914
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4610      	mov	r0, r2
 8002a10:	f7ff f809 	bl	8001a26 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8002a1c:	e69a      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8002a24:	2b0b      	cmp	r3, #11
 8002a26:	d104      	bne.n	8002a32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x32a>
            configured_ = false;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8002a30:	e690      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8002a38:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f43f ae84 	beq.w	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8002a52:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002a5c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8002a66:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	f202 4224 	addw	r2, r2, #1060	; 0x424
 8002a7e:	4611      	mov	r1, r2
 8002a80:	4798      	blx	r3
    while (true)
 8002a82:	e667      	b.n	8002754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8002a84:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00f      	beq.n	8002ab0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d906      	bls.n	8002ab0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
      requestSyncTime();
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 f809 	bl	8002aba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    return SPIN_OK;
 8002ab0:	2300      	movs	r3, #0
  }
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b086      	sub	sp, #24
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8002ac2:	f107 030c 	add.w	r3, r7, #12
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fe fb0a 	bl	80010e0 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f107 020c 	add.w	r2, r7, #12
 8002ad6:	210a      	movs	r1, #10
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	4798      	blx	r3
    rt_time = hardware_.time();
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3304      	adds	r3, #4
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff fa97 	bl	8002014 <_ZN13STM32Hardware4timeEv>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 8002aee:	bf00      	nop
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8002af6:	b590      	push	{r4, r7, lr}
 8002af8:	b08b      	sub	sp, #44	; 0x2c
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8002afe:	f107 030c 	add.w	r3, r7, #12
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fe fbdc 	bl	80012c0 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8002b08:	2300      	movs	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b0c:	e062      	b.n	8002bd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xde>
    {
      if (publishers[i] != 0) // non-empty slot
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b12:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	4413      	add	r3, r2
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d056      	beq.n	8002bce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xd8>
      {
        ti.topic_id = publishers[i]->id_;
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b38:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	6859      	ldr	r1, [r3, #4]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3308      	adds	r3, #8
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4608      	mov	r0, r1
 8002b6e:	4798      	blx	r3
 8002b70:	4603      	mov	r3, r0
 8002b72:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	6859      	ldr	r1, [r3, #4]
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b88:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	330c      	adds	r3, #12
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4608      	mov	r0, r1
 8002b9c:	4798      	blx	r3
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8002ba2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ba6:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681c      	ldr	r4, [r3, #0]
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff f8ea 	bl	8001d96 <_ZN3ros9Publisher15getEndpointTypeEv>
 8002bc2:	4601      	mov	r1, r0
 8002bc4:	f107 030c 	add.w	r3, r7, #12
 8002bc8:	461a      	mov	r2, r3
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8002bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	627b      	str	r3, [r7, #36]	; 0x24
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd6:	2b18      	cmp	r3, #24
 8002bd8:	dd99      	ble.n	8002b0e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8002bda:	2300      	movs	r3, #0
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bde:	e05e      	b.n	8002c9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a8>
    {
      if (subscribers[i] != 0) // non-empty slot
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be4:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d053      	beq.n	8002c98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a2>
      {
        ti.topic_id = subscribers[i]->id_;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bf4:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c06:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c16:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002c1a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c22:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	3308      	adds	r3, #8
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4608      	mov	r0, r1
 8002c32:	4798      	blx	r3
 8002c34:	4603      	mov	r3, r0
 8002c36:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c3c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002c40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c48:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	330c      	adds	r3, #12
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4608      	mov	r0, r1
 8002c58:	4798      	blx	r3
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8002c5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c62:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681c      	ldr	r4, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c6e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002c72:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c7a:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	3304      	adds	r3, #4
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4608      	mov	r0, r1
 8002c8a:	4798      	blx	r3
 8002c8c:	4601      	mov	r1, r0
 8002c8e:	f107 030c 	add.w	r3, r7, #12
 8002c92:	461a      	mov	r2, r3
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca0:	2b18      	cmp	r3, #24
 8002ca2:	dd9d      	ble.n	8002be0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xea>
      }
    }
    configured_ = true;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 8002cac:	bf00      	nop
 8002cae:	372c      	adds	r7, #44	; 0x2c
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd90      	pop	{r4, r7, pc}

08002cb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8002cbe:	f107 0308 	add.w	r3, r7, #8
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fe fa0c 	bl	80010e0 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	3304      	adds	r3, #4
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff f9a1 	bl	8002014 <_ZN13STM32Hardware4timeEv>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8002cde:	f107 0308 	add.w	r3, r7, #8
 8002ce2:	6839      	ldr	r1, [r7, #0]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fe fa6b 	bl	80011c0 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	4915      	ldr	r1, [pc, #84]	; (8002d44 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002cf0:	fba1 1303 	umull	r1, r3, r1, r3
 8002cf4:	099b      	lsrs	r3, r3, #6
 8002cf6:	4413      	add	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8002cfa:	6939      	ldr	r1, [r7, #16]
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002d00:	fba3 0302 	umull	r0, r3, r3, r2
 8002d04:	099b      	lsrs	r3, r3, #6
 8002d06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d0a:	fb00 f303 	mul.w	r3, r0, r3
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	4a0d      	ldr	r2, [pc, #52]	; (8002d48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8002d12:	fb02 f303 	mul.w	r3, r2, r3
 8002d16:	440b      	add	r3, r1
 8002d18:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8002d1a:	f107 0308 	add.w	r3, r7, #8
 8002d1e:	3304      	adds	r3, #4
 8002d20:	4619      	mov	r1, r3
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f8a6 	bl	8002e74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff f971 	bl	8002014 <_ZN13STM32Hardware4timeEv>
 8002d32:	4602      	mov	r2, r0
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 8002d3a:	bf00      	nop
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	10624dd3 	.word	0x10624dd3
 8002d48:	000f4240 	.word	0x000f4240

08002d4c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b088      	sub	sp, #32
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b63      	cmp	r3, #99	; 0x63
 8002d5c:	dd09      	ble.n	8002d72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8002d64:	f083 0301 	eor.w	r3, r3, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	e079      	b.n	8002e66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	f202 6224 	addw	r2, r2, #1572	; 0x624
 8002d7e:	3207      	adds	r2, #7
 8002d80:	4611      	mov	r1, r2
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	4798      	blx	r3
 8002d86:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	22ff      	movs	r2, #255	; 0xff
 8002d8c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	22fe      	movs	r2, #254	; 0xfe
 8002d94:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	b2da      	uxtb	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	0a1b      	lsrs	r3, r3, #8
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 8002dbe:	4413      	add	r3, r2
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	b21b      	sxth	r3, r3
 8002dda:	121b      	asrs	r3, r3, #8
 8002ddc:	b21b      	sxth	r3, r3
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a

    /* calculate checksum */
    int chk = 0;
 8002de6:	2300      	movs	r3, #0
 8002de8:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8002dea:	2305      	movs	r3, #5
 8002dec:	61bb      	str	r3, [r7, #24]
 8002dee:	e00c      	b.n	8002e0a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xbe>
      chk += message_out[i];
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	4413      	add	r3, r2
 8002df6:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	4413      	add	r3, r2
 8002e02:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	3301      	adds	r3, #1
 8002e08:	61bb      	str	r3, [r7, #24]
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	3306      	adds	r3, #6
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	dded      	ble.n	8002df0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa4>
    l += 7;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	3307      	adds	r3, #7
 8002e18:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	425a      	negs	r2, r3
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	b2d2      	uxtb	r2, r2
 8002e22:	bf58      	it	pl
 8002e24:	4253      	negpl	r3, r2
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	1c59      	adds	r1, r3, #1
 8002e2c:	6179      	str	r1, [r7, #20]
 8002e2e:	43d2      	mvns	r2, r2
 8002e30:	b2d1      	uxtb	r1, r2
 8002e32:	68fa      	ldr	r2, [r7, #12]
 8002e34:	4413      	add	r3, r2
 8002e36:	460a      	mov	r2, r1
 8002e38:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

    if (l <= OUTPUT_SIZE)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e42:	dc0a      	bgt.n	8002e5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	1d18      	adds	r0, r3, #4
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	4619      	mov	r1, r3
 8002e52:	f7ff f899 	bl	8001f88 <_ZN13STM32Hardware5writeEPhi>
      return l;
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	e005      	b.n	8002e66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8002e5a:	4905      	ldr	r1, [pc, #20]	; (8002e70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 f849 	bl	8002ef4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8002e62:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8002e66:	4618      	mov	r0, r3
 8002e68:	3720      	adds	r7, #32
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	08006fec 	.word	0x08006fec

08002e74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	3304      	adds	r3, #4
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff f8c6 	bl	8002014 <_ZN13STM32Hardware4timeEv>
 8002e88:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	4915      	ldr	r1, [pc, #84]	; (8002ee8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 8002e92:	fba1 1303 	umull	r1, r3, r1, r3
 8002e96:	099b      	lsrs	r3, r3, #6
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	1e5a      	subs	r2, r3, #1
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	6859      	ldr	r1, [r3, #4]
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	4b0f      	ldr	r3, [pc, #60]	; (8002ee8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 8002eaa:	fba3 0302 	umull	r0, r3, r3, r2
 8002eae:	099b      	lsrs	r3, r3, #6
 8002eb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002eb4:	fb00 f303 	mul.w	r3, r0, r3
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	4a0c      	ldr	r2, [pc, #48]	; (8002eec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x78>)
 8002ebc:	fb02 f303 	mul.w	r3, r2, r3
 8002ec0:	1aca      	subs	r2, r1, r3
 8002ec2:	4b0b      	ldr	r3, [pc, #44]	; (8002ef0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x7c>)
 8002ec4:	4413      	add	r3, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4610      	mov	r0, r2
 8002edc:	f000 fa2e 	bl	800333c <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8002ee0:	bf00      	nop
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	10624dd3 	.word	0x10624dd3
 8002eec:	000f4240 	.word	0x000f4240
 8002ef0:	3b9aca00 	.word	0x3b9aca00

08002ef4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	2103      	movs	r1, #3
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f804 	bl	8002f10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8002f08:	bf00      	nop
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	607a      	str	r2, [r7, #4]
 8002f1c:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8002f1e:	f107 0314 	add.w	r3, r7, #20
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fe fb90 	bl	8001648 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8002f28:	7afb      	ldrb	r3, [r7, #11]
 8002f2a:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f107 0214 	add.w	r2, r7, #20
 8002f3a:	2107      	movs	r1, #7
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	4798      	blx	r3
  }
 8002f40:	bf00      	nop
 8002f42:	3720      	adds	r7, #32
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <_Z41__static_initialization_and_destruction_0ii>:
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d119      	bne.n	8002f8c <_Z41__static_initialization_and_destruction_0ii+0x44>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d114      	bne.n	8002f8c <_Z41__static_initialization_and_destruction_0ii+0x44>
ros::NodeHandle nh;
 8002f62:	480c      	ldr	r0, [pc, #48]	; (8002f94 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8002f64:	f7ff f8f6 	bl	8002154 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::Int16 left_wheel_msg;
 8002f68:	480b      	ldr	r0, [pc, #44]	; (8002f98 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002f6a:	f7ff f85f 	bl	800202c <_ZN8std_msgs5Int16C1Ev>
ros::Publisher left_wheel_pub("lwheel", &left_wheel_msg);
 8002f6e:	2300      	movs	r3, #0
 8002f70:	4a09      	ldr	r2, [pc, #36]	; (8002f98 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002f72:	490a      	ldr	r1, [pc, #40]	; (8002f9c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002f74:	480a      	ldr	r0, [pc, #40]	; (8002fa0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8002f76:	f7fe fee3 	bl	8001d40 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
std_msgs::Int16 right_wheel_msg;
 8002f7a:	480a      	ldr	r0, [pc, #40]	; (8002fa4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002f7c:	f7ff f856 	bl	800202c <_ZN8std_msgs5Int16C1Ev>
ros::Publisher right_wheel_pub("rwheel", &right_wheel_msg);
 8002f80:	2300      	movs	r3, #0
 8002f82:	4a08      	ldr	r2, [pc, #32]	; (8002fa4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002f84:	4908      	ldr	r1, [pc, #32]	; (8002fa8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8002f86:	4809      	ldr	r0, [pc, #36]	; (8002fac <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8002f88:	f7fe feda 	bl	8001d40 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 8002f8c:	bf00      	nop
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	200001e8 	.word	0x200001e8
 8002f98:	20000b24 	.word	0x20000b24
 8002f9c:	08007028 	.word	0x08007028
 8002fa0:	20000b2c 	.word	0x20000b2c
 8002fa4:	20000b40 	.word	0x20000b40
 8002fa8:	08007030 	.word	0x08007030
 8002fac:	20000b48 	.word	0x20000b48

08002fb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected() override
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
    return configured_;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <_GLOBAL__sub_I_flag>:
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	f7ff ffb8 	bl	8002f48 <_Z41__static_initialization_and_destruction_0ii>
 8002fd8:	bd80      	pop	{r7, pc}
	...

08002fdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	607b      	str	r3, [r7, #4]
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <HAL_MspInit+0x4c>)
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fea:	4a0f      	ldr	r2, [pc, #60]	; (8003028 <HAL_MspInit+0x4c>)
 8002fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff2:	4b0d      	ldr	r3, [pc, #52]	; (8003028 <HAL_MspInit+0x4c>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffa:	607b      	str	r3, [r7, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	4b09      	ldr	r3, [pc, #36]	; (8003028 <HAL_MspInit+0x4c>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	4a08      	ldr	r2, [pc, #32]	; (8003028 <HAL_MspInit+0x4c>)
 8003008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800300c:	6413      	str	r3, [r2, #64]	; 0x40
 800300e:	4b06      	ldr	r3, [pc, #24]	; (8003028 <HAL_MspInit+0x4c>)
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003016:	603b      	str	r3, [r7, #0]
 8003018:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800301a:	2007      	movs	r0, #7
 800301c:	f000 fb4a 	bl	80036b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003020:	bf00      	nop
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40023800 	.word	0x40023800

0800302c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800303c:	d115      	bne.n	800306a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <HAL_TIM_Base_MspInit+0x48>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	4a0b      	ldr	r2, [pc, #44]	; (8003074 <HAL_TIM_Base_MspInit+0x48>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	6413      	str	r3, [r2, #64]	; 0x40
 800304e:	4b09      	ldr	r3, [pc, #36]	; (8003074 <HAL_TIM_Base_MspInit+0x48>)
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800305a:	2200      	movs	r2, #0
 800305c:	2100      	movs	r1, #0
 800305e:	201c      	movs	r0, #28
 8003060:	f000 fb33 	bl	80036ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003064:	201c      	movs	r0, #28
 8003066:	f000 fb4c 	bl	8003702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800306a:	bf00      	nop
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40023800 	.word	0x40023800

08003078 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08a      	sub	sp, #40	; 0x28
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003080:	f107 0314 	add.w	r3, r7, #20
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	605a      	str	r2, [r3, #4]
 800308a:	609a      	str	r2, [r3, #8]
 800308c:	60da      	str	r2, [r3, #12]
 800308e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a4d      	ldr	r2, [pc, #308]	; (80031cc <HAL_UART_MspInit+0x154>)
 8003096:	4293      	cmp	r3, r2
 8003098:	f040 8093 	bne.w	80031c2 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800309c:	2300      	movs	r3, #0
 800309e:	613b      	str	r3, [r7, #16]
 80030a0:	4b4b      	ldr	r3, [pc, #300]	; (80031d0 <HAL_UART_MspInit+0x158>)
 80030a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a4:	4a4a      	ldr	r2, [pc, #296]	; (80031d0 <HAL_UART_MspInit+0x158>)
 80030a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030aa:	6413      	str	r3, [r2, #64]	; 0x40
 80030ac:	4b48      	ldr	r3, [pc, #288]	; (80031d0 <HAL_UART_MspInit+0x158>)
 80030ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	4b44      	ldr	r3, [pc, #272]	; (80031d0 <HAL_UART_MspInit+0x158>)
 80030be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c0:	4a43      	ldr	r2, [pc, #268]	; (80031d0 <HAL_UART_MspInit+0x158>)
 80030c2:	f043 0301 	orr.w	r3, r3, #1
 80030c6:	6313      	str	r3, [r2, #48]	; 0x30
 80030c8:	4b41      	ldr	r3, [pc, #260]	; (80031d0 <HAL_UART_MspInit+0x158>)
 80030ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	60fb      	str	r3, [r7, #12]
 80030d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030d4:	230c      	movs	r3, #12
 80030d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d8:	2302      	movs	r3, #2
 80030da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030e0:	2303      	movs	r3, #3
 80030e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030e4:	2307      	movs	r3, #7
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e8:	f107 0314 	add.w	r3, r7, #20
 80030ec:	4619      	mov	r1, r3
 80030ee:	4839      	ldr	r0, [pc, #228]	; (80031d4 <HAL_UART_MspInit+0x15c>)
 80030f0:	f000 ff24 	bl	8003f3c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80030f4:	4b38      	ldr	r3, [pc, #224]	; (80031d8 <HAL_UART_MspInit+0x160>)
 80030f6:	4a39      	ldr	r2, [pc, #228]	; (80031dc <HAL_UART_MspInit+0x164>)
 80030f8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80030fa:	4b37      	ldr	r3, [pc, #220]	; (80031d8 <HAL_UART_MspInit+0x160>)
 80030fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003100:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003102:	4b35      	ldr	r3, [pc, #212]	; (80031d8 <HAL_UART_MspInit+0x160>)
 8003104:	2240      	movs	r2, #64	; 0x40
 8003106:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003108:	4b33      	ldr	r3, [pc, #204]	; (80031d8 <HAL_UART_MspInit+0x160>)
 800310a:	2200      	movs	r2, #0
 800310c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800310e:	4b32      	ldr	r3, [pc, #200]	; (80031d8 <HAL_UART_MspInit+0x160>)
 8003110:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003114:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003116:	4b30      	ldr	r3, [pc, #192]	; (80031d8 <HAL_UART_MspInit+0x160>)
 8003118:	2200      	movs	r2, #0
 800311a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800311c:	4b2e      	ldr	r3, [pc, #184]	; (80031d8 <HAL_UART_MspInit+0x160>)
 800311e:	2200      	movs	r2, #0
 8003120:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003122:	4b2d      	ldr	r3, [pc, #180]	; (80031d8 <HAL_UART_MspInit+0x160>)
 8003124:	2200      	movs	r2, #0
 8003126:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003128:	4b2b      	ldr	r3, [pc, #172]	; (80031d8 <HAL_UART_MspInit+0x160>)
 800312a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800312e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003130:	4b29      	ldr	r3, [pc, #164]	; (80031d8 <HAL_UART_MspInit+0x160>)
 8003132:	2200      	movs	r2, #0
 8003134:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003136:	4828      	ldr	r0, [pc, #160]	; (80031d8 <HAL_UART_MspInit+0x160>)
 8003138:	f000 fafe 	bl	8003738 <HAL_DMA_Init>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003142:	f7fd ffa7 	bl	8001094 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a23      	ldr	r2, [pc, #140]	; (80031d8 <HAL_UART_MspInit+0x160>)
 800314a:	635a      	str	r2, [r3, #52]	; 0x34
 800314c:	4a22      	ldr	r2, [pc, #136]	; (80031d8 <HAL_UART_MspInit+0x160>)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003152:	4b23      	ldr	r3, [pc, #140]	; (80031e0 <HAL_UART_MspInit+0x168>)
 8003154:	4a23      	ldr	r2, [pc, #140]	; (80031e4 <HAL_UART_MspInit+0x16c>)
 8003156:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003158:	4b21      	ldr	r3, [pc, #132]	; (80031e0 <HAL_UART_MspInit+0x168>)
 800315a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800315e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003160:	4b1f      	ldr	r3, [pc, #124]	; (80031e0 <HAL_UART_MspInit+0x168>)
 8003162:	2200      	movs	r2, #0
 8003164:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003166:	4b1e      	ldr	r3, [pc, #120]	; (80031e0 <HAL_UART_MspInit+0x168>)
 8003168:	2200      	movs	r2, #0
 800316a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800316c:	4b1c      	ldr	r3, [pc, #112]	; (80031e0 <HAL_UART_MspInit+0x168>)
 800316e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003172:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003174:	4b1a      	ldr	r3, [pc, #104]	; (80031e0 <HAL_UART_MspInit+0x168>)
 8003176:	2200      	movs	r2, #0
 8003178:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800317a:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <HAL_UART_MspInit+0x168>)
 800317c:	2200      	movs	r2, #0
 800317e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003180:	4b17      	ldr	r3, [pc, #92]	; (80031e0 <HAL_UART_MspInit+0x168>)
 8003182:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003186:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003188:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_UART_MspInit+0x168>)
 800318a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800318e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003190:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <HAL_UART_MspInit+0x168>)
 8003192:	2200      	movs	r2, #0
 8003194:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003196:	4812      	ldr	r0, [pc, #72]	; (80031e0 <HAL_UART_MspInit+0x168>)
 8003198:	f000 face 	bl	8003738 <HAL_DMA_Init>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80031a2:	f7fd ff77 	bl	8001094 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a0d      	ldr	r2, [pc, #52]	; (80031e0 <HAL_UART_MspInit+0x168>)
 80031aa:	639a      	str	r2, [r3, #56]	; 0x38
 80031ac:	4a0c      	ldr	r2, [pc, #48]	; (80031e0 <HAL_UART_MspInit+0x168>)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80031b2:	2200      	movs	r2, #0
 80031b4:	2100      	movs	r1, #0
 80031b6:	2026      	movs	r0, #38	; 0x26
 80031b8:	f000 fa87 	bl	80036ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031bc:	2026      	movs	r0, #38	; 0x26
 80031be:	f000 faa0 	bl	8003702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80031c2:	bf00      	nop
 80031c4:	3728      	adds	r7, #40	; 0x28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40004400 	.word	0x40004400
 80031d0:	40023800 	.word	0x40023800
 80031d4:	40020000 	.word	0x40020000
 80031d8:	20000164 	.word	0x20000164
 80031dc:	400260a0 	.word	0x400260a0
 80031e0:	20000104 	.word	0x20000104
 80031e4:	40026088 	.word	0x40026088

080031e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031ec:	e7fe      	b.n	80031ec <NMI_Handler+0x4>

080031ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031ee:	b480      	push	{r7}
 80031f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031f2:	e7fe      	b.n	80031f2 <HardFault_Handler+0x4>

080031f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031f8:	e7fe      	b.n	80031f8 <MemManage_Handler+0x4>

080031fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031fa:	b480      	push	{r7}
 80031fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031fe:	e7fe      	b.n	80031fe <BusFault_Handler+0x4>

08003200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003204:	e7fe      	b.n	8003204 <UsageFault_Handler+0x4>

08003206 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003206:	b480      	push	{r7}
 8003208:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800320a:	bf00      	nop
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003218:	bf00      	nop
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003222:	b480      	push	{r7}
 8003224:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003226:	bf00      	nop
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003234:	f000 f92a 	bl	800348c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003238:	bf00      	nop
 800323a:	bd80      	pop	{r7, pc}

0800323c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003240:	4802      	ldr	r0, [pc, #8]	; (800324c <DMA1_Stream5_IRQHandler+0x10>)
 8003242:	f000 fc11 	bl	8003a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003246:	bf00      	nop
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	20000104 	.word	0x20000104

08003250 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003254:	4802      	ldr	r0, [pc, #8]	; (8003260 <DMA1_Stream6_IRQHandler+0x10>)
 8003256:	f000 fc07 	bl	8003a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800325a:	bf00      	nop
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	20000164 	.word	0x20000164

08003264 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RightEncoderA_Pin);
 8003268:	2040      	movs	r0, #64	; 0x40
 800326a:	f001 f847 	bl	80042fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800326e:	bf00      	nop
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003278:	4802      	ldr	r0, [pc, #8]	; (8003284 <TIM2_IRQHandler+0x10>)
 800327a:	f001 feff 	bl	800507c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800327e:	bf00      	nop
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20000078 	.word	0x20000078

08003288 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800328c:	4802      	ldr	r0, [pc, #8]	; (8003298 <USART2_IRQHandler+0x10>)
 800328e:	f002 fbb3 	bl	80059f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003292:	bf00      	nop
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	200000c0 	.word	0x200000c0

0800329c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LeftEncoderA_Pin);
 80032a0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80032a4:	f001 f82a 	bl	80042fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80032a8:	bf00      	nop
 80032aa:	bd80      	pop	{r7, pc}

080032ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032b4:	4a14      	ldr	r2, [pc, #80]	; (8003308 <_sbrk+0x5c>)
 80032b6:	4b15      	ldr	r3, [pc, #84]	; (800330c <_sbrk+0x60>)
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032c0:	4b13      	ldr	r3, [pc, #76]	; (8003310 <_sbrk+0x64>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d102      	bne.n	80032ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032c8:	4b11      	ldr	r3, [pc, #68]	; (8003310 <_sbrk+0x64>)
 80032ca:	4a12      	ldr	r2, [pc, #72]	; (8003314 <_sbrk+0x68>)
 80032cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032ce:	4b10      	ldr	r3, [pc, #64]	; (8003310 <_sbrk+0x64>)
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4413      	add	r3, r2
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d207      	bcs.n	80032ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032dc:	f003 fcac 	bl	8006c38 <__errno>
 80032e0:	4603      	mov	r3, r0
 80032e2:	220c      	movs	r2, #12
 80032e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032e6:	f04f 33ff 	mov.w	r3, #4294967295
 80032ea:	e009      	b.n	8003300 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032ec:	4b08      	ldr	r3, [pc, #32]	; (8003310 <_sbrk+0x64>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032f2:	4b07      	ldr	r3, [pc, #28]	; (8003310 <_sbrk+0x64>)
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4413      	add	r3, r2
 80032fa:	4a05      	ldr	r2, [pc, #20]	; (8003310 <_sbrk+0x64>)
 80032fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032fe:	68fb      	ldr	r3, [r7, #12]
}
 8003300:	4618      	mov	r0, r3
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20020000 	.word	0x20020000
 800330c:	00000400 	.word	0x00000400
 8003310:	20000b5c 	.word	0x20000b5c
 8003314:	20000cb0 	.word	0x20000cb0

08003318 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800331c:	4b06      	ldr	r3, [pc, #24]	; (8003338 <SystemInit+0x20>)
 800331e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003322:	4a05      	ldr	r2, [pc, #20]	; (8003338 <SystemInit+0x20>)
 8003324:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003328:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800332c:	bf00      	nop
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	e000ed00 	.word	0xe000ed00

0800333c <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	0a5a      	lsrs	r2, r3, #9
 800334c:	490f      	ldr	r1, [pc, #60]	; (800338c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800334e:	fba1 1202 	umull	r1, r2, r1, r2
 8003352:	09d2      	lsrs	r2, r2, #7
 8003354:	490e      	ldr	r1, [pc, #56]	; (8003390 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8003356:	fb01 f202 	mul.w	r2, r1, r2
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	0a5b      	lsrs	r3, r3, #9
 8003364:	4a09      	ldr	r2, [pc, #36]	; (800338c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8003366:	fba2 2303 	umull	r2, r3, r2, r3
 800336a:	09db      	lsrs	r3, r3, #7
 800336c:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	441a      	add	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	601a      	str	r2, [r3, #0]
}
 8003380:	bf00      	nop
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	00044b83 	.word	0x00044b83
 8003390:	3b9aca00 	.word	0x3b9aca00

08003394 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003394:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003398:	480d      	ldr	r0, [pc, #52]	; (80033d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800339a:	490e      	ldr	r1, [pc, #56]	; (80033d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800339c:	4a0e      	ldr	r2, [pc, #56]	; (80033d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800339e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033a0:	e002      	b.n	80033a8 <LoopCopyDataInit>

080033a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033a6:	3304      	adds	r3, #4

080033a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033ac:	d3f9      	bcc.n	80033a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ae:	4a0b      	ldr	r2, [pc, #44]	; (80033dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80033b0:	4c0b      	ldr	r4, [pc, #44]	; (80033e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80033b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033b4:	e001      	b.n	80033ba <LoopFillZerobss>

080033b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033b8:	3204      	adds	r2, #4

080033ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033bc:	d3fb      	bcc.n	80033b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80033be:	f7ff ffab 	bl	8003318 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033c2:	f003 fc3f 	bl	8006c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033c6:	f7fd fc9b 	bl	8000d00 <main>
  bx  lr    
 80033ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80033cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033d4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80033d8:	08007140 	.word	0x08007140
  ldr r2, =_sbss
 80033dc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80033e0:	20000cac 	.word	0x20000cac

080033e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033e4:	e7fe      	b.n	80033e4 <ADC_IRQHandler>
	...

080033e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033ec:	4b0e      	ldr	r3, [pc, #56]	; (8003428 <HAL_Init+0x40>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a0d      	ldr	r2, [pc, #52]	; (8003428 <HAL_Init+0x40>)
 80033f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033f8:	4b0b      	ldr	r3, [pc, #44]	; (8003428 <HAL_Init+0x40>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a0a      	ldr	r2, [pc, #40]	; (8003428 <HAL_Init+0x40>)
 80033fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003402:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003404:	4b08      	ldr	r3, [pc, #32]	; (8003428 <HAL_Init+0x40>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a07      	ldr	r2, [pc, #28]	; (8003428 <HAL_Init+0x40>)
 800340a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800340e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003410:	2003      	movs	r0, #3
 8003412:	f000 f94f 	bl	80036b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003416:	2000      	movs	r0, #0
 8003418:	f000 f808 	bl	800342c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800341c:	f7ff fdde 	bl	8002fdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40023c00 	.word	0x40023c00

0800342c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003434:	4b12      	ldr	r3, [pc, #72]	; (8003480 <HAL_InitTick+0x54>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	4b12      	ldr	r3, [pc, #72]	; (8003484 <HAL_InitTick+0x58>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	4619      	mov	r1, r3
 800343e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003442:	fbb3 f3f1 	udiv	r3, r3, r1
 8003446:	fbb2 f3f3 	udiv	r3, r2, r3
 800344a:	4618      	mov	r0, r3
 800344c:	f000 f967 	bl	800371e <HAL_SYSTICK_Config>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e00e      	b.n	8003478 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b0f      	cmp	r3, #15
 800345e:	d80a      	bhi.n	8003476 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003460:	2200      	movs	r2, #0
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	f04f 30ff 	mov.w	r0, #4294967295
 8003468:	f000 f92f 	bl	80036ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800346c:	4a06      	ldr	r2, [pc, #24]	; (8003488 <HAL_InitTick+0x5c>)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003472:	2300      	movs	r3, #0
 8003474:	e000      	b.n	8003478 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
}
 8003478:	4618      	mov	r0, r3
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	20000000 	.word	0x20000000
 8003484:	20000008 	.word	0x20000008
 8003488:	20000004 	.word	0x20000004

0800348c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003490:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_IncTick+0x20>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	4b06      	ldr	r3, [pc, #24]	; (80034b0 <HAL_IncTick+0x24>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4413      	add	r3, r2
 800349c:	4a04      	ldr	r2, [pc, #16]	; (80034b0 <HAL_IncTick+0x24>)
 800349e:	6013      	str	r3, [r2, #0]
}
 80034a0:	bf00      	nop
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	20000008 	.word	0x20000008
 80034b0:	20000b60 	.word	0x20000b60

080034b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  return uwTick;
 80034b8:	4b03      	ldr	r3, [pc, #12]	; (80034c8 <HAL_GetTick+0x14>)
 80034ba:	681b      	ldr	r3, [r3, #0]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	20000b60 	.word	0x20000b60

080034cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034d4:	f7ff ffee 	bl	80034b4 <HAL_GetTick>
 80034d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e4:	d005      	beq.n	80034f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034e6:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <HAL_Delay+0x44>)
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	461a      	mov	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4413      	add	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034f2:	bf00      	nop
 80034f4:	f7ff ffde 	bl	80034b4 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	429a      	cmp	r2, r3
 8003502:	d8f7      	bhi.n	80034f4 <HAL_Delay+0x28>
  {
  }
}
 8003504:	bf00      	nop
 8003506:	bf00      	nop
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000008 	.word	0x20000008

08003514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f003 0307 	and.w	r3, r3, #7
 8003522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003524:	4b0c      	ldr	r3, [pc, #48]	; (8003558 <__NVIC_SetPriorityGrouping+0x44>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800352a:	68ba      	ldr	r2, [r7, #8]
 800352c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003530:	4013      	ands	r3, r2
 8003532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800353c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003546:	4a04      	ldr	r2, [pc, #16]	; (8003558 <__NVIC_SetPriorityGrouping+0x44>)
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	60d3      	str	r3, [r2, #12]
}
 800354c:	bf00      	nop
 800354e:	3714      	adds	r7, #20
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	e000ed00 	.word	0xe000ed00

0800355c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800355c:	b480      	push	{r7}
 800355e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003560:	4b04      	ldr	r3, [pc, #16]	; (8003574 <__NVIC_GetPriorityGrouping+0x18>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	0a1b      	lsrs	r3, r3, #8
 8003566:	f003 0307 	and.w	r3, r3, #7
}
 800356a:	4618      	mov	r0, r3
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003586:	2b00      	cmp	r3, #0
 8003588:	db0b      	blt.n	80035a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	f003 021f 	and.w	r2, r3, #31
 8003590:	4907      	ldr	r1, [pc, #28]	; (80035b0 <__NVIC_EnableIRQ+0x38>)
 8003592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003596:	095b      	lsrs	r3, r3, #5
 8003598:	2001      	movs	r0, #1
 800359a:	fa00 f202 	lsl.w	r2, r0, r2
 800359e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	e000e100 	.word	0xe000e100

080035b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	6039      	str	r1, [r7, #0]
 80035be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	db0a      	blt.n	80035de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	b2da      	uxtb	r2, r3
 80035cc:	490c      	ldr	r1, [pc, #48]	; (8003600 <__NVIC_SetPriority+0x4c>)
 80035ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d2:	0112      	lsls	r2, r2, #4
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	440b      	add	r3, r1
 80035d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035dc:	e00a      	b.n	80035f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	b2da      	uxtb	r2, r3
 80035e2:	4908      	ldr	r1, [pc, #32]	; (8003604 <__NVIC_SetPriority+0x50>)
 80035e4:	79fb      	ldrb	r3, [r7, #7]
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	3b04      	subs	r3, #4
 80035ec:	0112      	lsls	r2, r2, #4
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	440b      	add	r3, r1
 80035f2:	761a      	strb	r2, [r3, #24]
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	e000e100 	.word	0xe000e100
 8003604:	e000ed00 	.word	0xe000ed00

08003608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003608:	b480      	push	{r7}
 800360a:	b089      	sub	sp, #36	; 0x24
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	f1c3 0307 	rsb	r3, r3, #7
 8003622:	2b04      	cmp	r3, #4
 8003624:	bf28      	it	cs
 8003626:	2304      	movcs	r3, #4
 8003628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	3304      	adds	r3, #4
 800362e:	2b06      	cmp	r3, #6
 8003630:	d902      	bls.n	8003638 <NVIC_EncodePriority+0x30>
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	3b03      	subs	r3, #3
 8003636:	e000      	b.n	800363a <NVIC_EncodePriority+0x32>
 8003638:	2300      	movs	r3, #0
 800363a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800363c:	f04f 32ff 	mov.w	r2, #4294967295
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	fa02 f303 	lsl.w	r3, r2, r3
 8003646:	43da      	mvns	r2, r3
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	401a      	ands	r2, r3
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003650:	f04f 31ff 	mov.w	r1, #4294967295
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	fa01 f303 	lsl.w	r3, r1, r3
 800365a:	43d9      	mvns	r1, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003660:	4313      	orrs	r3, r2
         );
}
 8003662:	4618      	mov	r0, r3
 8003664:	3724      	adds	r7, #36	; 0x24
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
	...

08003670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3b01      	subs	r3, #1
 800367c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003680:	d301      	bcc.n	8003686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003682:	2301      	movs	r3, #1
 8003684:	e00f      	b.n	80036a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003686:	4a0a      	ldr	r2, [pc, #40]	; (80036b0 <SysTick_Config+0x40>)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	3b01      	subs	r3, #1
 800368c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800368e:	210f      	movs	r1, #15
 8003690:	f04f 30ff 	mov.w	r0, #4294967295
 8003694:	f7ff ff8e 	bl	80035b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003698:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <SysTick_Config+0x40>)
 800369a:	2200      	movs	r2, #0
 800369c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800369e:	4b04      	ldr	r3, [pc, #16]	; (80036b0 <SysTick_Config+0x40>)
 80036a0:	2207      	movs	r2, #7
 80036a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3708      	adds	r7, #8
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	e000e010 	.word	0xe000e010

080036b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ff29 	bl	8003514 <__NVIC_SetPriorityGrouping>
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b086      	sub	sp, #24
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	4603      	mov	r3, r0
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	607a      	str	r2, [r7, #4]
 80036d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036d8:	2300      	movs	r3, #0
 80036da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036dc:	f7ff ff3e 	bl	800355c <__NVIC_GetPriorityGrouping>
 80036e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	68b9      	ldr	r1, [r7, #8]
 80036e6:	6978      	ldr	r0, [r7, #20]
 80036e8:	f7ff ff8e 	bl	8003608 <NVIC_EncodePriority>
 80036ec:	4602      	mov	r2, r0
 80036ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036f2:	4611      	mov	r1, r2
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff ff5d 	bl	80035b4 <__NVIC_SetPriority>
}
 80036fa:	bf00      	nop
 80036fc:	3718      	adds	r7, #24
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b082      	sub	sp, #8
 8003706:	af00      	add	r7, sp, #0
 8003708:	4603      	mov	r3, r0
 800370a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800370c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff ff31 	bl	8003578 <__NVIC_EnableIRQ>
}
 8003716:	bf00      	nop
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7ff ffa2 	bl	8003670 <SysTick_Config>
 800372c:	4603      	mov	r3, r0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003744:	f7ff feb6 	bl	80034b4 <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e099      	b.n	8003888 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0201 	bic.w	r2, r2, #1
 8003772:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003774:	e00f      	b.n	8003796 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003776:	f7ff fe9d 	bl	80034b4 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b05      	cmp	r3, #5
 8003782:	d908      	bls.n	8003796 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2220      	movs	r2, #32
 8003788:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2203      	movs	r2, #3
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e078      	b.n	8003888 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1e8      	bne.n	8003776 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037ac:	697a      	ldr	r2, [r7, #20]
 80037ae:	4b38      	ldr	r3, [pc, #224]	; (8003890 <HAL_DMA_Init+0x158>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685a      	ldr	r2, [r3, #4]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a1b      	ldr	r3, [r3, #32]
 80037e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d107      	bne.n	8003800 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f8:	4313      	orrs	r3, r2
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	f023 0307 	bic.w	r3, r3, #7
 8003816:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	4313      	orrs	r3, r2
 8003820:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003826:	2b04      	cmp	r3, #4
 8003828:	d117      	bne.n	800385a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	4313      	orrs	r3, r2
 8003832:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00e      	beq.n	800385a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 fb01 	bl	8003e44 <DMA_CheckFifoParam>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d008      	beq.n	800385a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2240      	movs	r2, #64	; 0x40
 800384c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003856:	2301      	movs	r3, #1
 8003858:	e016      	b.n	8003888 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fab8 	bl	8003dd8 <DMA_CalcBaseAndBitshift>
 8003868:	4603      	mov	r3, r0
 800386a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003870:	223f      	movs	r2, #63	; 0x3f
 8003872:	409a      	lsls	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3718      	adds	r7, #24
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	f010803f 	.word	0xf010803f

08003894 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
 80038a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d101      	bne.n	80038ba <HAL_DMA_Start_IT+0x26>
 80038b6:	2302      	movs	r3, #2
 80038b8:	e040      	b.n	800393c <HAL_DMA_Start_IT+0xa8>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d12f      	bne.n	800392e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2202      	movs	r2, #2
 80038d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 fa4a 	bl	8003d7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ec:	223f      	movs	r2, #63	; 0x3f
 80038ee:	409a      	lsls	r2, r3
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0216 	orr.w	r2, r2, #22
 8003902:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003908:	2b00      	cmp	r3, #0
 800390a:	d007      	beq.n	800391c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0208 	orr.w	r2, r2, #8
 800391a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0201 	orr.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	e005      	b.n	800393a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003936:	2302      	movs	r3, #2
 8003938:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800393a:	7dfb      	ldrb	r3, [r7, #23]
}
 800393c:	4618      	mov	r0, r3
 800393e:	3718      	adds	r7, #24
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003950:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003952:	f7ff fdaf 	bl	80034b4 <HAL_GetTick>
 8003956:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b02      	cmp	r3, #2
 8003962:	d008      	beq.n	8003976 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2280      	movs	r2, #128	; 0x80
 8003968:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e052      	b.n	8003a1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0216 	bic.w	r2, r2, #22
 8003984:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	695a      	ldr	r2, [r3, #20]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003994:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	2b00      	cmp	r3, #0
 800399c:	d103      	bne.n	80039a6 <HAL_DMA_Abort+0x62>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d007      	beq.n	80039b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 0208 	bic.w	r2, r2, #8
 80039b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0201 	bic.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c6:	e013      	b.n	80039f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039c8:	f7ff fd74 	bl	80034b4 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b05      	cmp	r3, #5
 80039d4:	d90c      	bls.n	80039f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2220      	movs	r2, #32
 80039da:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2203      	movs	r2, #3
 80039e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e015      	b.n	8003a1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1e4      	bne.n	80039c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a02:	223f      	movs	r2, #63	; 0x3f
 8003a04:	409a      	lsls	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d004      	beq.n	8003a42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2280      	movs	r2, #128	; 0x80
 8003a3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00c      	b.n	8003a5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2205      	movs	r2, #5
 8003a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0201 	bic.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a74:	4b8e      	ldr	r3, [pc, #568]	; (8003cb0 <HAL_DMA_IRQHandler+0x248>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a8e      	ldr	r2, [pc, #568]	; (8003cb4 <HAL_DMA_IRQHandler+0x24c>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	0a9b      	lsrs	r3, r3, #10
 8003a80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a92:	2208      	movs	r2, #8
 8003a94:	409a      	lsls	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d01a      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d013      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0204 	bic.w	r2, r2, #4
 8003aba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac0:	2208      	movs	r2, #8
 8003ac2:	409a      	lsls	r2, r3
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003acc:	f043 0201 	orr.w	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ad8:	2201      	movs	r2, #1
 8003ada:	409a      	lsls	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d012      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00b      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af6:	2201      	movs	r2, #1
 8003af8:	409a      	lsls	r2, r3
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b02:	f043 0202 	orr.w	r2, r3, #2
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0e:	2204      	movs	r2, #4
 8003b10:	409a      	lsls	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d012      	beq.n	8003b40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00b      	beq.n	8003b40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b38:	f043 0204 	orr.w	r2, r3, #4
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b44:	2210      	movs	r2, #16
 8003b46:	409a      	lsls	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d043      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d03c      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b62:	2210      	movs	r2, #16
 8003b64:	409a      	lsls	r2, r3
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d018      	beq.n	8003baa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d108      	bne.n	8003b98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d024      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	4798      	blx	r3
 8003b96:	e01f      	b.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01b      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	4798      	blx	r3
 8003ba8:	e016      	b.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d107      	bne.n	8003bc8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0208 	bic.w	r2, r2, #8
 8003bc6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bdc:	2220      	movs	r2, #32
 8003bde:	409a      	lsls	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	4013      	ands	r3, r2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 808f 	beq.w	8003d08 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0310 	and.w	r3, r3, #16
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 8087 	beq.w	8003d08 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bfe:	2220      	movs	r2, #32
 8003c00:	409a      	lsls	r2, r3
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b05      	cmp	r3, #5
 8003c10:	d136      	bne.n	8003c80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0216 	bic.w	r2, r2, #22
 8003c20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695a      	ldr	r2, [r3, #20]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d103      	bne.n	8003c42 <HAL_DMA_IRQHandler+0x1da>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0208 	bic.w	r2, r2, #8
 8003c50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c56:	223f      	movs	r2, #63	; 0x3f
 8003c58:	409a      	lsls	r2, r3
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d07e      	beq.n	8003d74 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	4798      	blx	r3
        }
        return;
 8003c7e:	e079      	b.n	8003d74 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d01d      	beq.n	8003cca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10d      	bne.n	8003cb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d031      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	4798      	blx	r3
 8003cac:	e02c      	b.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
 8003cae:	bf00      	nop
 8003cb0:	20000000 	.word	0x20000000
 8003cb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d023      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	4798      	blx	r3
 8003cc8:	e01e      	b.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10f      	bne.n	8003cf8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0210 	bic.w	r2, r2, #16
 8003ce6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d003      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d032      	beq.n	8003d76 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d022      	beq.n	8003d62 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2205      	movs	r2, #5
 8003d20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	3301      	adds	r3, #1
 8003d38:	60bb      	str	r3, [r7, #8]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d307      	bcc.n	8003d50 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f2      	bne.n	8003d34 <HAL_DMA_IRQHandler+0x2cc>
 8003d4e:	e000      	b.n	8003d52 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003d50:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d005      	beq.n	8003d76 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	4798      	blx	r3
 8003d72:	e000      	b.n	8003d76 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003d74:	bf00      	nop
    }
  }
}
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
 8003d88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	2b40      	cmp	r3, #64	; 0x40
 8003da8:	d108      	bne.n	8003dbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68ba      	ldr	r2, [r7, #8]
 8003db8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003dba:	e007      	b.n	8003dcc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	60da      	str	r2, [r3, #12]
}
 8003dcc:	bf00      	nop
 8003dce:	3714      	adds	r7, #20
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	3b10      	subs	r3, #16
 8003de8:	4a14      	ldr	r2, [pc, #80]	; (8003e3c <DMA_CalcBaseAndBitshift+0x64>)
 8003dea:	fba2 2303 	umull	r2, r3, r2, r3
 8003dee:	091b      	lsrs	r3, r3, #4
 8003df0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003df2:	4a13      	ldr	r2, [pc, #76]	; (8003e40 <DMA_CalcBaseAndBitshift+0x68>)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	4413      	add	r3, r2
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d909      	bls.n	8003e1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e0e:	f023 0303 	bic.w	r3, r3, #3
 8003e12:	1d1a      	adds	r2, r3, #4
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	659a      	str	r2, [r3, #88]	; 0x58
 8003e18:	e007      	b.n	8003e2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e22:	f023 0303 	bic.w	r3, r3, #3
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	aaaaaaab 	.word	0xaaaaaaab
 8003e40:	08007124 	.word	0x08007124

08003e44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d11f      	bne.n	8003e9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	d856      	bhi.n	8003f12 <DMA_CheckFifoParam+0xce>
 8003e64:	a201      	add	r2, pc, #4	; (adr r2, 8003e6c <DMA_CheckFifoParam+0x28>)
 8003e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e6a:	bf00      	nop
 8003e6c:	08003e7d 	.word	0x08003e7d
 8003e70:	08003e8f 	.word	0x08003e8f
 8003e74:	08003e7d 	.word	0x08003e7d
 8003e78:	08003f13 	.word	0x08003f13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d046      	beq.n	8003f16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e8c:	e043      	b.n	8003f16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e96:	d140      	bne.n	8003f1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e9c:	e03d      	b.n	8003f1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ea6:	d121      	bne.n	8003eec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b03      	cmp	r3, #3
 8003eac:	d837      	bhi.n	8003f1e <DMA_CheckFifoParam+0xda>
 8003eae:	a201      	add	r2, pc, #4	; (adr r2, 8003eb4 <DMA_CheckFifoParam+0x70>)
 8003eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb4:	08003ec5 	.word	0x08003ec5
 8003eb8:	08003ecb 	.word	0x08003ecb
 8003ebc:	08003ec5 	.word	0x08003ec5
 8003ec0:	08003edd 	.word	0x08003edd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ec8:	e030      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ece:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d025      	beq.n	8003f22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eda:	e022      	b.n	8003f22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ee4:	d11f      	bne.n	8003f26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003eea:	e01c      	b.n	8003f26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d903      	bls.n	8003efa <DMA_CheckFifoParam+0xb6>
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d003      	beq.n	8003f00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ef8:	e018      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	73fb      	strb	r3, [r7, #15]
      break;
 8003efe:	e015      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00e      	beq.n	8003f2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f10:	e00b      	b.n	8003f2a <DMA_CheckFifoParam+0xe6>
      break;
 8003f12:	bf00      	nop
 8003f14:	e00a      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      break;
 8003f16:	bf00      	nop
 8003f18:	e008      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      break;
 8003f1a:	bf00      	nop
 8003f1c:	e006      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      break;
 8003f1e:	bf00      	nop
 8003f20:	e004      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      break;
 8003f22:	bf00      	nop
 8003f24:	e002      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      break;   
 8003f26:	bf00      	nop
 8003f28:	e000      	b.n	8003f2c <DMA_CheckFifoParam+0xe8>
      break;
 8003f2a:	bf00      	nop
    }
  } 
  
  return status; 
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3714      	adds	r7, #20
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop

08003f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b089      	sub	sp, #36	; 0x24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f52:	2300      	movs	r3, #0
 8003f54:	61fb      	str	r3, [r7, #28]
 8003f56:	e165      	b.n	8004224 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f58:	2201      	movs	r2, #1
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	f040 8154 	bne.w	800421e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f003 0303 	and.w	r3, r3, #3
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d005      	beq.n	8003f8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d130      	bne.n	8003ff0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	005b      	lsls	r3, r3, #1
 8003f98:	2203      	movs	r2, #3
 8003f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9e:	43db      	mvns	r3, r3
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	091b      	lsrs	r3, r3, #4
 8003fda:	f003 0201 	and.w	r2, r3, #1
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	2b03      	cmp	r3, #3
 8003ffa:	d017      	beq.n	800402c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	2203      	movs	r2, #3
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	43db      	mvns	r3, r3
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	4013      	ands	r3, r2
 8004012:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	4313      	orrs	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f003 0303 	and.w	r3, r3, #3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d123      	bne.n	8004080 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	08da      	lsrs	r2, r3, #3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3208      	adds	r2, #8
 8004040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004044:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	f003 0307 	and.w	r3, r3, #7
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	220f      	movs	r2, #15
 8004050:	fa02 f303 	lsl.w	r3, r2, r3
 8004054:	43db      	mvns	r3, r3
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4013      	ands	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	691a      	ldr	r2, [r3, #16]
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	fa02 f303 	lsl.w	r3, r2, r3
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	4313      	orrs	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	08da      	lsrs	r2, r3, #3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3208      	adds	r2, #8
 800407a:	69b9      	ldr	r1, [r7, #24]
 800407c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	2203      	movs	r2, #3
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	43db      	mvns	r3, r3
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	4013      	ands	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f003 0203 	and.w	r2, r3, #3
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	fa02 f303 	lsl.w	r3, r2, r3
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 80ae 	beq.w	800421e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040c2:	2300      	movs	r3, #0
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	4b5d      	ldr	r3, [pc, #372]	; (800423c <HAL_GPIO_Init+0x300>)
 80040c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ca:	4a5c      	ldr	r2, [pc, #368]	; (800423c <HAL_GPIO_Init+0x300>)
 80040cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040d0:	6453      	str	r3, [r2, #68]	; 0x44
 80040d2:	4b5a      	ldr	r3, [pc, #360]	; (800423c <HAL_GPIO_Init+0x300>)
 80040d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040de:	4a58      	ldr	r2, [pc, #352]	; (8004240 <HAL_GPIO_Init+0x304>)
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	089b      	lsrs	r3, r3, #2
 80040e4:	3302      	adds	r3, #2
 80040e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f003 0303 	and.w	r3, r3, #3
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	220f      	movs	r2, #15
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	43db      	mvns	r3, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4013      	ands	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a4f      	ldr	r2, [pc, #316]	; (8004244 <HAL_GPIO_Init+0x308>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d025      	beq.n	8004156 <HAL_GPIO_Init+0x21a>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a4e      	ldr	r2, [pc, #312]	; (8004248 <HAL_GPIO_Init+0x30c>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d01f      	beq.n	8004152 <HAL_GPIO_Init+0x216>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a4d      	ldr	r2, [pc, #308]	; (800424c <HAL_GPIO_Init+0x310>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d019      	beq.n	800414e <HAL_GPIO_Init+0x212>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a4c      	ldr	r2, [pc, #304]	; (8004250 <HAL_GPIO_Init+0x314>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d013      	beq.n	800414a <HAL_GPIO_Init+0x20e>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a4b      	ldr	r2, [pc, #300]	; (8004254 <HAL_GPIO_Init+0x318>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d00d      	beq.n	8004146 <HAL_GPIO_Init+0x20a>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a4a      	ldr	r2, [pc, #296]	; (8004258 <HAL_GPIO_Init+0x31c>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d007      	beq.n	8004142 <HAL_GPIO_Init+0x206>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a49      	ldr	r2, [pc, #292]	; (800425c <HAL_GPIO_Init+0x320>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d101      	bne.n	800413e <HAL_GPIO_Init+0x202>
 800413a:	2306      	movs	r3, #6
 800413c:	e00c      	b.n	8004158 <HAL_GPIO_Init+0x21c>
 800413e:	2307      	movs	r3, #7
 8004140:	e00a      	b.n	8004158 <HAL_GPIO_Init+0x21c>
 8004142:	2305      	movs	r3, #5
 8004144:	e008      	b.n	8004158 <HAL_GPIO_Init+0x21c>
 8004146:	2304      	movs	r3, #4
 8004148:	e006      	b.n	8004158 <HAL_GPIO_Init+0x21c>
 800414a:	2303      	movs	r3, #3
 800414c:	e004      	b.n	8004158 <HAL_GPIO_Init+0x21c>
 800414e:	2302      	movs	r3, #2
 8004150:	e002      	b.n	8004158 <HAL_GPIO_Init+0x21c>
 8004152:	2301      	movs	r3, #1
 8004154:	e000      	b.n	8004158 <HAL_GPIO_Init+0x21c>
 8004156:	2300      	movs	r3, #0
 8004158:	69fa      	ldr	r2, [r7, #28]
 800415a:	f002 0203 	and.w	r2, r2, #3
 800415e:	0092      	lsls	r2, r2, #2
 8004160:	4093      	lsls	r3, r2
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	4313      	orrs	r3, r2
 8004166:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004168:	4935      	ldr	r1, [pc, #212]	; (8004240 <HAL_GPIO_Init+0x304>)
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	089b      	lsrs	r3, r3, #2
 800416e:	3302      	adds	r3, #2
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004176:	4b3a      	ldr	r3, [pc, #232]	; (8004260 <HAL_GPIO_Init+0x324>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	43db      	mvns	r3, r3
 8004180:	69ba      	ldr	r2, [r7, #24]
 8004182:	4013      	ands	r3, r2
 8004184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	4313      	orrs	r3, r2
 8004198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800419a:	4a31      	ldr	r2, [pc, #196]	; (8004260 <HAL_GPIO_Init+0x324>)
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041a0:	4b2f      	ldr	r3, [pc, #188]	; (8004260 <HAL_GPIO_Init+0x324>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	43db      	mvns	r3, r3
 80041aa:	69ba      	ldr	r2, [r7, #24]
 80041ac:	4013      	ands	r3, r2
 80041ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041c4:	4a26      	ldr	r2, [pc, #152]	; (8004260 <HAL_GPIO_Init+0x324>)
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041ca:	4b25      	ldr	r3, [pc, #148]	; (8004260 <HAL_GPIO_Init+0x324>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	43db      	mvns	r3, r3
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	4013      	ands	r3, r2
 80041d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041ee:	4a1c      	ldr	r2, [pc, #112]	; (8004260 <HAL_GPIO_Init+0x324>)
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041f4:	4b1a      	ldr	r3, [pc, #104]	; (8004260 <HAL_GPIO_Init+0x324>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	43db      	mvns	r3, r3
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4013      	ands	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	4313      	orrs	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004218:	4a11      	ldr	r2, [pc, #68]	; (8004260 <HAL_GPIO_Init+0x324>)
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	3301      	adds	r3, #1
 8004222:	61fb      	str	r3, [r7, #28]
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	2b0f      	cmp	r3, #15
 8004228:	f67f ae96 	bls.w	8003f58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800422c:	bf00      	nop
 800422e:	bf00      	nop
 8004230:	3724      	adds	r7, #36	; 0x24
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40023800 	.word	0x40023800
 8004240:	40013800 	.word	0x40013800
 8004244:	40020000 	.word	0x40020000
 8004248:	40020400 	.word	0x40020400
 800424c:	40020800 	.word	0x40020800
 8004250:	40020c00 	.word	0x40020c00
 8004254:	40021000 	.word	0x40021000
 8004258:	40021400 	.word	0x40021400
 800425c:	40021800 	.word	0x40021800
 8004260:	40013c00 	.word	0x40013c00

08004264 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	691a      	ldr	r2, [r3, #16]
 8004274:	887b      	ldrh	r3, [r7, #2]
 8004276:	4013      	ands	r3, r2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d002      	beq.n	8004282 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
 8004280:	e001      	b.n	8004286 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004282:	2300      	movs	r3, #0
 8004284:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004286:	7bfb      	ldrb	r3, [r7, #15]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	460b      	mov	r3, r1
 800429e:	807b      	strh	r3, [r7, #2]
 80042a0:	4613      	mov	r3, r2
 80042a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042a4:	787b      	ldrb	r3, [r7, #1]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042aa:	887a      	ldrh	r2, [r7, #2]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042b0:	e003      	b.n	80042ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042b2:	887b      	ldrh	r3, [r7, #2]
 80042b4:	041a      	lsls	r2, r3, #16
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	619a      	str	r2, [r3, #24]
}
 80042ba:	bf00      	nop
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr

080042c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042c6:	b480      	push	{r7}
 80042c8:	b085      	sub	sp, #20
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
 80042ce:	460b      	mov	r3, r1
 80042d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042d8:	887a      	ldrh	r2, [r7, #2]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4013      	ands	r3, r2
 80042de:	041a      	lsls	r2, r3, #16
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	43d9      	mvns	r1, r3
 80042e4:	887b      	ldrh	r3, [r7, #2]
 80042e6:	400b      	ands	r3, r1
 80042e8:	431a      	orrs	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	619a      	str	r2, [r3, #24]
}
 80042ee:	bf00      	nop
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	4603      	mov	r3, r0
 8004304:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004306:	4b08      	ldr	r3, [pc, #32]	; (8004328 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004308:	695a      	ldr	r2, [r3, #20]
 800430a:	88fb      	ldrh	r3, [r7, #6]
 800430c:	4013      	ands	r3, r2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004312:	4a05      	ldr	r2, [pc, #20]	; (8004328 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004318:	88fb      	ldrh	r3, [r7, #6]
 800431a:	4618      	mov	r0, r3
 800431c:	f7fe f824 	bl	8002368 <HAL_GPIO_EXTI_Callback>
  }
}
 8004320:	bf00      	nop
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40013c00 	.word	0x40013c00

0800432c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e0cc      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004340:	4b68      	ldr	r3, [pc, #416]	; (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 030f 	and.w	r3, r3, #15
 8004348:	683a      	ldr	r2, [r7, #0]
 800434a:	429a      	cmp	r2, r3
 800434c:	d90c      	bls.n	8004368 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800434e:	4b65      	ldr	r3, [pc, #404]	; (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004356:	4b63      	ldr	r3, [pc, #396]	; (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 030f 	and.w	r3, r3, #15
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d001      	beq.n	8004368 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e0b8      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d020      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b00      	cmp	r3, #0
 800437e:	d005      	beq.n	800438c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004380:	4b59      	ldr	r3, [pc, #356]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	4a58      	ldr	r2, [pc, #352]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800438a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0308 	and.w	r3, r3, #8
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004398:	4b53      	ldr	r3, [pc, #332]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	4a52      	ldr	r2, [pc, #328]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800439e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a4:	4b50      	ldr	r3, [pc, #320]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	494d      	ldr	r1, [pc, #308]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d044      	beq.n	800444c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d107      	bne.n	80043da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ca:	4b47      	ldr	r3, [pc, #284]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d119      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e07f      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d003      	beq.n	80043ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d107      	bne.n	80043fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ea:	4b3f      	ldr	r3, [pc, #252]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d109      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e06f      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fa:	4b3b      	ldr	r3, [pc, #236]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e067      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800440a:	4b37      	ldr	r3, [pc, #220]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f023 0203 	bic.w	r2, r3, #3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	4934      	ldr	r1, [pc, #208]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004418:	4313      	orrs	r3, r2
 800441a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800441c:	f7ff f84a 	bl	80034b4 <HAL_GetTick>
 8004420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004422:	e00a      	b.n	800443a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004424:	f7ff f846 	bl	80034b4 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004432:	4293      	cmp	r3, r2
 8004434:	d901      	bls.n	800443a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e04f      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800443a:	4b2b      	ldr	r3, [pc, #172]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 020c 	and.w	r2, r3, #12
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	429a      	cmp	r2, r3
 800444a:	d1eb      	bne.n	8004424 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800444c:	4b25      	ldr	r3, [pc, #148]	; (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 030f 	and.w	r3, r3, #15
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	429a      	cmp	r2, r3
 8004458:	d20c      	bcs.n	8004474 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800445a:	4b22      	ldr	r3, [pc, #136]	; (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004462:	4b20      	ldr	r3, [pc, #128]	; (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 030f 	and.w	r3, r3, #15
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d001      	beq.n	8004474 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e032      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	d008      	beq.n	8004492 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004480:	4b19      	ldr	r3, [pc, #100]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	4916      	ldr	r1, [pc, #88]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	4313      	orrs	r3, r2
 8004490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d009      	beq.n	80044b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800449e:	4b12      	ldr	r3, [pc, #72]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	490e      	ldr	r1, [pc, #56]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044b2:	f000 f855 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 80044b6:	4602      	mov	r2, r0
 80044b8:	4b0b      	ldr	r3, [pc, #44]	; (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	091b      	lsrs	r3, r3, #4
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	490a      	ldr	r1, [pc, #40]	; (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 80044c4:	5ccb      	ldrb	r3, [r1, r3]
 80044c6:	fa22 f303 	lsr.w	r3, r2, r3
 80044ca:	4a09      	ldr	r2, [pc, #36]	; (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044ce:	4b09      	ldr	r3, [pc, #36]	; (80044f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7fe ffaa 	bl	800342c <HAL_InitTick>

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	40023c00 	.word	0x40023c00
 80044e8:	40023800 	.word	0x40023800
 80044ec:	0800710c 	.word	0x0800710c
 80044f0:	20000000 	.word	0x20000000
 80044f4:	20000004 	.word	0x20000004

080044f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044fc:	4b03      	ldr	r3, [pc, #12]	; (800450c <HAL_RCC_GetHCLKFreq+0x14>)
 80044fe:	681b      	ldr	r3, [r3, #0]
}
 8004500:	4618      	mov	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	20000000 	.word	0x20000000

08004510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004514:	f7ff fff0 	bl	80044f8 <HAL_RCC_GetHCLKFreq>
 8004518:	4602      	mov	r2, r0
 800451a:	4b05      	ldr	r3, [pc, #20]	; (8004530 <HAL_RCC_GetPCLK1Freq+0x20>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	0a9b      	lsrs	r3, r3, #10
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	4903      	ldr	r1, [pc, #12]	; (8004534 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004526:	5ccb      	ldrb	r3, [r1, r3]
 8004528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800452c:	4618      	mov	r0, r3
 800452e:	bd80      	pop	{r7, pc}
 8004530:	40023800 	.word	0x40023800
 8004534:	0800711c 	.word	0x0800711c

08004538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800453c:	f7ff ffdc 	bl	80044f8 <HAL_RCC_GetHCLKFreq>
 8004540:	4602      	mov	r2, r0
 8004542:	4b05      	ldr	r3, [pc, #20]	; (8004558 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	0b5b      	lsrs	r3, r3, #13
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	4903      	ldr	r1, [pc, #12]	; (800455c <HAL_RCC_GetPCLK2Freq+0x24>)
 800454e:	5ccb      	ldrb	r3, [r1, r3]
 8004550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004554:	4618      	mov	r0, r3
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40023800 	.word	0x40023800
 800455c:	0800711c 	.word	0x0800711c

08004560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004564:	b0ae      	sub	sp, #184	; 0xb8
 8004566:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800456e:	2300      	movs	r3, #0
 8004570:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800457a:	2300      	movs	r3, #0
 800457c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004580:	2300      	movs	r3, #0
 8004582:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004586:	4bcb      	ldr	r3, [pc, #812]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	2b0c      	cmp	r3, #12
 8004590:	f200 8206 	bhi.w	80049a0 <HAL_RCC_GetSysClockFreq+0x440>
 8004594:	a201      	add	r2, pc, #4	; (adr r2, 800459c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800459a:	bf00      	nop
 800459c:	080045d1 	.word	0x080045d1
 80045a0:	080049a1 	.word	0x080049a1
 80045a4:	080049a1 	.word	0x080049a1
 80045a8:	080049a1 	.word	0x080049a1
 80045ac:	080045d9 	.word	0x080045d9
 80045b0:	080049a1 	.word	0x080049a1
 80045b4:	080049a1 	.word	0x080049a1
 80045b8:	080049a1 	.word	0x080049a1
 80045bc:	080045e1 	.word	0x080045e1
 80045c0:	080049a1 	.word	0x080049a1
 80045c4:	080049a1 	.word	0x080049a1
 80045c8:	080049a1 	.word	0x080049a1
 80045cc:	080047d1 	.word	0x080047d1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045d0:	4bb9      	ldr	r3, [pc, #740]	; (80048b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80045d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80045d6:	e1e7      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045d8:	4bb8      	ldr	r3, [pc, #736]	; (80048bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80045da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80045de:	e1e3      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045e0:	4bb4      	ldr	r3, [pc, #720]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045ec:	4bb1      	ldr	r3, [pc, #708]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d071      	beq.n	80046dc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045f8:	4bae      	ldr	r3, [pc, #696]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	099b      	lsrs	r3, r3, #6
 80045fe:	2200      	movs	r2, #0
 8004600:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004604:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004608:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800460c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004610:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004614:	2300      	movs	r3, #0
 8004616:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800461a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800461e:	4622      	mov	r2, r4
 8004620:	462b      	mov	r3, r5
 8004622:	f04f 0000 	mov.w	r0, #0
 8004626:	f04f 0100 	mov.w	r1, #0
 800462a:	0159      	lsls	r1, r3, #5
 800462c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004630:	0150      	lsls	r0, r2, #5
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	4621      	mov	r1, r4
 8004638:	1a51      	subs	r1, r2, r1
 800463a:	6439      	str	r1, [r7, #64]	; 0x40
 800463c:	4629      	mov	r1, r5
 800463e:	eb63 0301 	sbc.w	r3, r3, r1
 8004642:	647b      	str	r3, [r7, #68]	; 0x44
 8004644:	f04f 0200 	mov.w	r2, #0
 8004648:	f04f 0300 	mov.w	r3, #0
 800464c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004650:	4649      	mov	r1, r9
 8004652:	018b      	lsls	r3, r1, #6
 8004654:	4641      	mov	r1, r8
 8004656:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800465a:	4641      	mov	r1, r8
 800465c:	018a      	lsls	r2, r1, #6
 800465e:	4641      	mov	r1, r8
 8004660:	1a51      	subs	r1, r2, r1
 8004662:	63b9      	str	r1, [r7, #56]	; 0x38
 8004664:	4649      	mov	r1, r9
 8004666:	eb63 0301 	sbc.w	r3, r3, r1
 800466a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800466c:	f04f 0200 	mov.w	r2, #0
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004678:	4649      	mov	r1, r9
 800467a:	00cb      	lsls	r3, r1, #3
 800467c:	4641      	mov	r1, r8
 800467e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004682:	4641      	mov	r1, r8
 8004684:	00ca      	lsls	r2, r1, #3
 8004686:	4610      	mov	r0, r2
 8004688:	4619      	mov	r1, r3
 800468a:	4603      	mov	r3, r0
 800468c:	4622      	mov	r2, r4
 800468e:	189b      	adds	r3, r3, r2
 8004690:	633b      	str	r3, [r7, #48]	; 0x30
 8004692:	462b      	mov	r3, r5
 8004694:	460a      	mov	r2, r1
 8004696:	eb42 0303 	adc.w	r3, r2, r3
 800469a:	637b      	str	r3, [r7, #52]	; 0x34
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80046a8:	4629      	mov	r1, r5
 80046aa:	024b      	lsls	r3, r1, #9
 80046ac:	4621      	mov	r1, r4
 80046ae:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046b2:	4621      	mov	r1, r4
 80046b4:	024a      	lsls	r2, r1, #9
 80046b6:	4610      	mov	r0, r2
 80046b8:	4619      	mov	r1, r3
 80046ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046be:	2200      	movs	r2, #0
 80046c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80046c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80046c8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80046cc:	f7fc f99a 	bl	8000a04 <__aeabi_uldivmod>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4613      	mov	r3, r2
 80046d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046da:	e067      	b.n	80047ac <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046dc:	4b75      	ldr	r3, [pc, #468]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	099b      	lsrs	r3, r3, #6
 80046e2:	2200      	movs	r2, #0
 80046e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80046e8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80046ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80046f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046f4:	67bb      	str	r3, [r7, #120]	; 0x78
 80046f6:	2300      	movs	r3, #0
 80046f8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80046fa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80046fe:	4622      	mov	r2, r4
 8004700:	462b      	mov	r3, r5
 8004702:	f04f 0000 	mov.w	r0, #0
 8004706:	f04f 0100 	mov.w	r1, #0
 800470a:	0159      	lsls	r1, r3, #5
 800470c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004710:	0150      	lsls	r0, r2, #5
 8004712:	4602      	mov	r2, r0
 8004714:	460b      	mov	r3, r1
 8004716:	4621      	mov	r1, r4
 8004718:	1a51      	subs	r1, r2, r1
 800471a:	62b9      	str	r1, [r7, #40]	; 0x28
 800471c:	4629      	mov	r1, r5
 800471e:	eb63 0301 	sbc.w	r3, r3, r1
 8004722:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004724:	f04f 0200 	mov.w	r2, #0
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004730:	4649      	mov	r1, r9
 8004732:	018b      	lsls	r3, r1, #6
 8004734:	4641      	mov	r1, r8
 8004736:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800473a:	4641      	mov	r1, r8
 800473c:	018a      	lsls	r2, r1, #6
 800473e:	4641      	mov	r1, r8
 8004740:	ebb2 0a01 	subs.w	sl, r2, r1
 8004744:	4649      	mov	r1, r9
 8004746:	eb63 0b01 	sbc.w	fp, r3, r1
 800474a:	f04f 0200 	mov.w	r2, #0
 800474e:	f04f 0300 	mov.w	r3, #0
 8004752:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004756:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800475a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800475e:	4692      	mov	sl, r2
 8004760:	469b      	mov	fp, r3
 8004762:	4623      	mov	r3, r4
 8004764:	eb1a 0303 	adds.w	r3, sl, r3
 8004768:	623b      	str	r3, [r7, #32]
 800476a:	462b      	mov	r3, r5
 800476c:	eb4b 0303 	adc.w	r3, fp, r3
 8004770:	627b      	str	r3, [r7, #36]	; 0x24
 8004772:	f04f 0200 	mov.w	r2, #0
 8004776:	f04f 0300 	mov.w	r3, #0
 800477a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800477e:	4629      	mov	r1, r5
 8004780:	028b      	lsls	r3, r1, #10
 8004782:	4621      	mov	r1, r4
 8004784:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004788:	4621      	mov	r1, r4
 800478a:	028a      	lsls	r2, r1, #10
 800478c:	4610      	mov	r0, r2
 800478e:	4619      	mov	r1, r3
 8004790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004794:	2200      	movs	r2, #0
 8004796:	673b      	str	r3, [r7, #112]	; 0x70
 8004798:	677a      	str	r2, [r7, #116]	; 0x74
 800479a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800479e:	f7fc f931 	bl	8000a04 <__aeabi_uldivmod>
 80047a2:	4602      	mov	r2, r0
 80047a4:	460b      	mov	r3, r1
 80047a6:	4613      	mov	r3, r2
 80047a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047ac:	4b41      	ldr	r3, [pc, #260]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	0c1b      	lsrs	r3, r3, #16
 80047b2:	f003 0303 	and.w	r3, r3, #3
 80047b6:	3301      	adds	r3, #1
 80047b8:	005b      	lsls	r3, r3, #1
 80047ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80047be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80047c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80047c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80047ce:	e0eb      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047d0:	4b38      	ldr	r3, [pc, #224]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047dc:	4b35      	ldr	r3, [pc, #212]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d06b      	beq.n	80048c0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047e8:	4b32      	ldr	r3, [pc, #200]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	099b      	lsrs	r3, r3, #6
 80047ee:	2200      	movs	r2, #0
 80047f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80047f2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80047f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80047f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047fa:	663b      	str	r3, [r7, #96]	; 0x60
 80047fc:	2300      	movs	r3, #0
 80047fe:	667b      	str	r3, [r7, #100]	; 0x64
 8004800:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004804:	4622      	mov	r2, r4
 8004806:	462b      	mov	r3, r5
 8004808:	f04f 0000 	mov.w	r0, #0
 800480c:	f04f 0100 	mov.w	r1, #0
 8004810:	0159      	lsls	r1, r3, #5
 8004812:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004816:	0150      	lsls	r0, r2, #5
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	4621      	mov	r1, r4
 800481e:	1a51      	subs	r1, r2, r1
 8004820:	61b9      	str	r1, [r7, #24]
 8004822:	4629      	mov	r1, r5
 8004824:	eb63 0301 	sbc.w	r3, r3, r1
 8004828:	61fb      	str	r3, [r7, #28]
 800482a:	f04f 0200 	mov.w	r2, #0
 800482e:	f04f 0300 	mov.w	r3, #0
 8004832:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004836:	4659      	mov	r1, fp
 8004838:	018b      	lsls	r3, r1, #6
 800483a:	4651      	mov	r1, sl
 800483c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004840:	4651      	mov	r1, sl
 8004842:	018a      	lsls	r2, r1, #6
 8004844:	4651      	mov	r1, sl
 8004846:	ebb2 0801 	subs.w	r8, r2, r1
 800484a:	4659      	mov	r1, fp
 800484c:	eb63 0901 	sbc.w	r9, r3, r1
 8004850:	f04f 0200 	mov.w	r2, #0
 8004854:	f04f 0300 	mov.w	r3, #0
 8004858:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800485c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004860:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004864:	4690      	mov	r8, r2
 8004866:	4699      	mov	r9, r3
 8004868:	4623      	mov	r3, r4
 800486a:	eb18 0303 	adds.w	r3, r8, r3
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	462b      	mov	r3, r5
 8004872:	eb49 0303 	adc.w	r3, r9, r3
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	f04f 0200 	mov.w	r2, #0
 800487c:	f04f 0300 	mov.w	r3, #0
 8004880:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004884:	4629      	mov	r1, r5
 8004886:	024b      	lsls	r3, r1, #9
 8004888:	4621      	mov	r1, r4
 800488a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800488e:	4621      	mov	r1, r4
 8004890:	024a      	lsls	r2, r1, #9
 8004892:	4610      	mov	r0, r2
 8004894:	4619      	mov	r1, r3
 8004896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800489a:	2200      	movs	r2, #0
 800489c:	65bb      	str	r3, [r7, #88]	; 0x58
 800489e:	65fa      	str	r2, [r7, #92]	; 0x5c
 80048a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80048a4:	f7fc f8ae 	bl	8000a04 <__aeabi_uldivmod>
 80048a8:	4602      	mov	r2, r0
 80048aa:	460b      	mov	r3, r1
 80048ac:	4613      	mov	r3, r2
 80048ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048b2:	e065      	b.n	8004980 <HAL_RCC_GetSysClockFreq+0x420>
 80048b4:	40023800 	.word	0x40023800
 80048b8:	00f42400 	.word	0x00f42400
 80048bc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048c0:	4b3d      	ldr	r3, [pc, #244]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x458>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	099b      	lsrs	r3, r3, #6
 80048c6:	2200      	movs	r2, #0
 80048c8:	4618      	mov	r0, r3
 80048ca:	4611      	mov	r1, r2
 80048cc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048d0:	653b      	str	r3, [r7, #80]	; 0x50
 80048d2:	2300      	movs	r3, #0
 80048d4:	657b      	str	r3, [r7, #84]	; 0x54
 80048d6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80048da:	4642      	mov	r2, r8
 80048dc:	464b      	mov	r3, r9
 80048de:	f04f 0000 	mov.w	r0, #0
 80048e2:	f04f 0100 	mov.w	r1, #0
 80048e6:	0159      	lsls	r1, r3, #5
 80048e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ec:	0150      	lsls	r0, r2, #5
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	4641      	mov	r1, r8
 80048f4:	1a51      	subs	r1, r2, r1
 80048f6:	60b9      	str	r1, [r7, #8]
 80048f8:	4649      	mov	r1, r9
 80048fa:	eb63 0301 	sbc.w	r3, r3, r1
 80048fe:	60fb      	str	r3, [r7, #12]
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	f04f 0300 	mov.w	r3, #0
 8004908:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800490c:	4659      	mov	r1, fp
 800490e:	018b      	lsls	r3, r1, #6
 8004910:	4651      	mov	r1, sl
 8004912:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004916:	4651      	mov	r1, sl
 8004918:	018a      	lsls	r2, r1, #6
 800491a:	4651      	mov	r1, sl
 800491c:	1a54      	subs	r4, r2, r1
 800491e:	4659      	mov	r1, fp
 8004920:	eb63 0501 	sbc.w	r5, r3, r1
 8004924:	f04f 0200 	mov.w	r2, #0
 8004928:	f04f 0300 	mov.w	r3, #0
 800492c:	00eb      	lsls	r3, r5, #3
 800492e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004932:	00e2      	lsls	r2, r4, #3
 8004934:	4614      	mov	r4, r2
 8004936:	461d      	mov	r5, r3
 8004938:	4643      	mov	r3, r8
 800493a:	18e3      	adds	r3, r4, r3
 800493c:	603b      	str	r3, [r7, #0]
 800493e:	464b      	mov	r3, r9
 8004940:	eb45 0303 	adc.w	r3, r5, r3
 8004944:	607b      	str	r3, [r7, #4]
 8004946:	f04f 0200 	mov.w	r2, #0
 800494a:	f04f 0300 	mov.w	r3, #0
 800494e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004952:	4629      	mov	r1, r5
 8004954:	028b      	lsls	r3, r1, #10
 8004956:	4621      	mov	r1, r4
 8004958:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800495c:	4621      	mov	r1, r4
 800495e:	028a      	lsls	r2, r1, #10
 8004960:	4610      	mov	r0, r2
 8004962:	4619      	mov	r1, r3
 8004964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004968:	2200      	movs	r2, #0
 800496a:	64bb      	str	r3, [r7, #72]	; 0x48
 800496c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800496e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004972:	f7fc f847 	bl	8000a04 <__aeabi_uldivmod>
 8004976:	4602      	mov	r2, r0
 8004978:	460b      	mov	r3, r1
 800497a:	4613      	mov	r3, r2
 800497c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004980:	4b0d      	ldr	r3, [pc, #52]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	0f1b      	lsrs	r3, r3, #28
 8004986:	f003 0307 	and.w	r3, r3, #7
 800498a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800498e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004992:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004996:	fbb2 f3f3 	udiv	r3, r2, r3
 800499a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800499e:	e003      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049a0:	4b06      	ldr	r3, [pc, #24]	; (80049bc <HAL_RCC_GetSysClockFreq+0x45c>)
 80049a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80049a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	37b8      	adds	r7, #184	; 0xb8
 80049b0:	46bd      	mov	sp, r7
 80049b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b6:	bf00      	nop
 80049b8:	40023800 	.word	0x40023800
 80049bc:	00f42400 	.word	0x00f42400

080049c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e28d      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 8083 	beq.w	8004ae6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80049e0:	4b94      	ldr	r3, [pc, #592]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f003 030c 	and.w	r3, r3, #12
 80049e8:	2b04      	cmp	r3, #4
 80049ea:	d019      	beq.n	8004a20 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049ec:	4b91      	ldr	r3, [pc, #580]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d106      	bne.n	8004a06 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049f8:	4b8e      	ldr	r3, [pc, #568]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a04:	d00c      	beq.n	8004a20 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a06:	4b8b      	ldr	r3, [pc, #556]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004a0e:	2b0c      	cmp	r3, #12
 8004a10:	d112      	bne.n	8004a38 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a12:	4b88      	ldr	r3, [pc, #544]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a1e:	d10b      	bne.n	8004a38 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a20:	4b84      	ldr	r3, [pc, #528]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d05b      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x124>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d157      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e25a      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a40:	d106      	bne.n	8004a50 <HAL_RCC_OscConfig+0x90>
 8004a42:	4b7c      	ldr	r3, [pc, #496]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a7b      	ldr	r2, [pc, #492]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	e01d      	b.n	8004a8c <HAL_RCC_OscConfig+0xcc>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a58:	d10c      	bne.n	8004a74 <HAL_RCC_OscConfig+0xb4>
 8004a5a:	4b76      	ldr	r3, [pc, #472]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a75      	ldr	r2, [pc, #468]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	4b73      	ldr	r3, [pc, #460]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a72      	ldr	r2, [pc, #456]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	e00b      	b.n	8004a8c <HAL_RCC_OscConfig+0xcc>
 8004a74:	4b6f      	ldr	r3, [pc, #444]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a6e      	ldr	r2, [pc, #440]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a7e:	6013      	str	r3, [r2, #0]
 8004a80:	4b6c      	ldr	r3, [pc, #432]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a6b      	ldr	r2, [pc, #428]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004a86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d013      	beq.n	8004abc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a94:	f7fe fd0e 	bl	80034b4 <HAL_GetTick>
 8004a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9a:	e008      	b.n	8004aae <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a9c:	f7fe fd0a 	bl	80034b4 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	2b64      	cmp	r3, #100	; 0x64
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e21f      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aae:	4b61      	ldr	r3, [pc, #388]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d0f0      	beq.n	8004a9c <HAL_RCC_OscConfig+0xdc>
 8004aba:	e014      	b.n	8004ae6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004abc:	f7fe fcfa 	bl	80034b4 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ac4:	f7fe fcf6 	bl	80034b4 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b64      	cmp	r3, #100	; 0x64
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e20b      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ad6:	4b57      	ldr	r3, [pc, #348]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1f0      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x104>
 8004ae2:	e000      	b.n	8004ae6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d06f      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004af2:	4b50      	ldr	r3, [pc, #320]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d017      	beq.n	8004b2e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004afe:	4b4d      	ldr	r3, [pc, #308]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004b06:	2b08      	cmp	r3, #8
 8004b08:	d105      	bne.n	8004b16 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b0a:	4b4a      	ldr	r3, [pc, #296]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00b      	beq.n	8004b2e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b16:	4b47      	ldr	r3, [pc, #284]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b1e:	2b0c      	cmp	r3, #12
 8004b20:	d11c      	bne.n	8004b5c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b22:	4b44      	ldr	r3, [pc, #272]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d116      	bne.n	8004b5c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b2e:	4b41      	ldr	r3, [pc, #260]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d005      	beq.n	8004b46 <HAL_RCC_OscConfig+0x186>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d001      	beq.n	8004b46 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e1d3      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b46:	4b3b      	ldr	r3, [pc, #236]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	4937      	ldr	r1, [pc, #220]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b5a:	e03a      	b.n	8004bd2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d020      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b64:	4b34      	ldr	r3, [pc, #208]	; (8004c38 <HAL_RCC_OscConfig+0x278>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b6a:	f7fe fca3 	bl	80034b4 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b72:	f7fe fc9f 	bl	80034b4 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e1b4      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b84:	4b2b      	ldr	r3, [pc, #172]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f0      	beq.n	8004b72 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b90:	4b28      	ldr	r3, [pc, #160]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	4925      	ldr	r1, [pc, #148]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	600b      	str	r3, [r1, #0]
 8004ba4:	e015      	b.n	8004bd2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ba6:	4b24      	ldr	r3, [pc, #144]	; (8004c38 <HAL_RCC_OscConfig+0x278>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bac:	f7fe fc82 	bl	80034b4 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bb4:	f7fe fc7e 	bl	80034b4 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e193      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc6:	4b1b      	ldr	r3, [pc, #108]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f0      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d036      	beq.n	8004c4c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d016      	beq.n	8004c14 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004be6:	4b15      	ldr	r3, [pc, #84]	; (8004c3c <HAL_RCC_OscConfig+0x27c>)
 8004be8:	2201      	movs	r2, #1
 8004bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bec:	f7fe fc62 	bl	80034b4 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bf4:	f7fe fc5e 	bl	80034b4 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e173      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c06:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <HAL_RCC_OscConfig+0x274>)
 8004c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0f0      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x234>
 8004c12:	e01b      	b.n	8004c4c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c14:	4b09      	ldr	r3, [pc, #36]	; (8004c3c <HAL_RCC_OscConfig+0x27c>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1a:	f7fe fc4b 	bl	80034b4 <HAL_GetTick>
 8004c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c20:	e00e      	b.n	8004c40 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c22:	f7fe fc47 	bl	80034b4 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d907      	bls.n	8004c40 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e15c      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
 8004c34:	40023800 	.word	0x40023800
 8004c38:	42470000 	.word	0x42470000
 8004c3c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c40:	4b8a      	ldr	r3, [pc, #552]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004c42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1ea      	bne.n	8004c22 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0304 	and.w	r3, r3, #4
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f000 8097 	beq.w	8004d88 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c5e:	4b83      	ldr	r3, [pc, #524]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10f      	bne.n	8004c8a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60bb      	str	r3, [r7, #8]
 8004c6e:	4b7f      	ldr	r3, [pc, #508]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c72:	4a7e      	ldr	r2, [pc, #504]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c78:	6413      	str	r3, [r2, #64]	; 0x40
 8004c7a:	4b7c      	ldr	r3, [pc, #496]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c82:	60bb      	str	r3, [r7, #8]
 8004c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c86:	2301      	movs	r3, #1
 8004c88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8a:	4b79      	ldr	r3, [pc, #484]	; (8004e70 <HAL_RCC_OscConfig+0x4b0>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d118      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c96:	4b76      	ldr	r3, [pc, #472]	; (8004e70 <HAL_RCC_OscConfig+0x4b0>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a75      	ldr	r2, [pc, #468]	; (8004e70 <HAL_RCC_OscConfig+0x4b0>)
 8004c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ca2:	f7fe fc07 	bl	80034b4 <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004caa:	f7fe fc03 	bl	80034b4 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e118      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cbc:	4b6c      	ldr	r3, [pc, #432]	; (8004e70 <HAL_RCC_OscConfig+0x4b0>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d0f0      	beq.n	8004caa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d106      	bne.n	8004cde <HAL_RCC_OscConfig+0x31e>
 8004cd0:	4b66      	ldr	r3, [pc, #408]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd4:	4a65      	ldr	r2, [pc, #404]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	6713      	str	r3, [r2, #112]	; 0x70
 8004cdc:	e01c      	b.n	8004d18 <HAL_RCC_OscConfig+0x358>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	2b05      	cmp	r3, #5
 8004ce4:	d10c      	bne.n	8004d00 <HAL_RCC_OscConfig+0x340>
 8004ce6:	4b61      	ldr	r3, [pc, #388]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cea:	4a60      	ldr	r2, [pc, #384]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004cec:	f043 0304 	orr.w	r3, r3, #4
 8004cf0:	6713      	str	r3, [r2, #112]	; 0x70
 8004cf2:	4b5e      	ldr	r3, [pc, #376]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf6:	4a5d      	ldr	r2, [pc, #372]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004cf8:	f043 0301 	orr.w	r3, r3, #1
 8004cfc:	6713      	str	r3, [r2, #112]	; 0x70
 8004cfe:	e00b      	b.n	8004d18 <HAL_RCC_OscConfig+0x358>
 8004d00:	4b5a      	ldr	r3, [pc, #360]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d04:	4a59      	ldr	r2, [pc, #356]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d06:	f023 0301 	bic.w	r3, r3, #1
 8004d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d0c:	4b57      	ldr	r3, [pc, #348]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d10:	4a56      	ldr	r2, [pc, #344]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d12:	f023 0304 	bic.w	r3, r3, #4
 8004d16:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d015      	beq.n	8004d4c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d20:	f7fe fbc8 	bl	80034b4 <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d26:	e00a      	b.n	8004d3e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d28:	f7fe fbc4 	bl	80034b4 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e0d7      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3e:	4b4b      	ldr	r3, [pc, #300]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0ee      	beq.n	8004d28 <HAL_RCC_OscConfig+0x368>
 8004d4a:	e014      	b.n	8004d76 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4c:	f7fe fbb2 	bl	80034b4 <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d52:	e00a      	b.n	8004d6a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d54:	f7fe fbae 	bl	80034b4 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e0c1      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d6a:	4b40      	ldr	r3, [pc, #256]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1ee      	bne.n	8004d54 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d76:	7dfb      	ldrb	r3, [r7, #23]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d105      	bne.n	8004d88 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d7c:	4b3b      	ldr	r3, [pc, #236]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	4a3a      	ldr	r2, [pc, #232]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d86:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 80ad 	beq.w	8004eec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d92:	4b36      	ldr	r3, [pc, #216]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f003 030c 	and.w	r3, r3, #12
 8004d9a:	2b08      	cmp	r3, #8
 8004d9c:	d060      	beq.n	8004e60 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d145      	bne.n	8004e32 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da6:	4b33      	ldr	r3, [pc, #204]	; (8004e74 <HAL_RCC_OscConfig+0x4b4>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dac:	f7fe fb82 	bl	80034b4 <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004db4:	f7fe fb7e 	bl	80034b4 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e093      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc6:	4b29      	ldr	r3, [pc, #164]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1f0      	bne.n	8004db4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69da      	ldr	r2, [r3, #28]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de0:	019b      	lsls	r3, r3, #6
 8004de2:	431a      	orrs	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de8:	085b      	lsrs	r3, r3, #1
 8004dea:	3b01      	subs	r3, #1
 8004dec:	041b      	lsls	r3, r3, #16
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df4:	061b      	lsls	r3, r3, #24
 8004df6:	431a      	orrs	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfc:	071b      	lsls	r3, r3, #28
 8004dfe:	491b      	ldr	r1, [pc, #108]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e04:	4b1b      	ldr	r3, [pc, #108]	; (8004e74 <HAL_RCC_OscConfig+0x4b4>)
 8004e06:	2201      	movs	r2, #1
 8004e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e0a:	f7fe fb53 	bl	80034b4 <HAL_GetTick>
 8004e0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e10:	e008      	b.n	8004e24 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e12:	f7fe fb4f 	bl	80034b4 <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e064      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e24:	4b11      	ldr	r3, [pc, #68]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0f0      	beq.n	8004e12 <HAL_RCC_OscConfig+0x452>
 8004e30:	e05c      	b.n	8004eec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e32:	4b10      	ldr	r3, [pc, #64]	; (8004e74 <HAL_RCC_OscConfig+0x4b4>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e38:	f7fe fb3c 	bl	80034b4 <HAL_GetTick>
 8004e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e40:	f7fe fb38 	bl	80034b4 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e04d      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e52:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <HAL_RCC_OscConfig+0x4ac>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1f0      	bne.n	8004e40 <HAL_RCC_OscConfig+0x480>
 8004e5e:	e045      	b.n	8004eec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d107      	bne.n	8004e78 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e040      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	40007000 	.word	0x40007000
 8004e74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e78:	4b1f      	ldr	r3, [pc, #124]	; (8004ef8 <HAL_RCC_OscConfig+0x538>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d030      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d129      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d122      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004eae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d119      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ebe:	085b      	lsrs	r3, r3, #1
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d10f      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d107      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d001      	beq.n	8004eec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e000      	b.n	8004eee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3718      	adds	r7, #24
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	40023800 	.word	0x40023800

08004efc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e041      	b.n	8004f92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d106      	bne.n	8004f28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f7fe f882 	bl	800302c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	3304      	adds	r3, #4
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4610      	mov	r0, r2
 8004f3c:	f000 fa96 	bl	800546c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d001      	beq.n	8004fb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e04e      	b.n	8005052 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2202      	movs	r2, #2
 8004fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0201 	orr.w	r2, r2, #1
 8004fca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a23      	ldr	r2, [pc, #140]	; (8005060 <HAL_TIM_Base_Start_IT+0xc4>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d022      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x80>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fde:	d01d      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x80>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a1f      	ldr	r2, [pc, #124]	; (8005064 <HAL_TIM_Base_Start_IT+0xc8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d018      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x80>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a1e      	ldr	r2, [pc, #120]	; (8005068 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d013      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x80>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a1c      	ldr	r2, [pc, #112]	; (800506c <HAL_TIM_Base_Start_IT+0xd0>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d00e      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x80>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a1b      	ldr	r2, [pc, #108]	; (8005070 <HAL_TIM_Base_Start_IT+0xd4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d009      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x80>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a19      	ldr	r2, [pc, #100]	; (8005074 <HAL_TIM_Base_Start_IT+0xd8>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d004      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x80>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a18      	ldr	r2, [pc, #96]	; (8005078 <HAL_TIM_Base_Start_IT+0xdc>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d111      	bne.n	8005040 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f003 0307 	and.w	r3, r3, #7
 8005026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2b06      	cmp	r3, #6
 800502c:	d010      	beq.n	8005050 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f042 0201 	orr.w	r2, r2, #1
 800503c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503e:	e007      	b.n	8005050 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f042 0201 	orr.w	r2, r2, #1
 800504e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	40010000 	.word	0x40010000
 8005064:	40000400 	.word	0x40000400
 8005068:	40000800 	.word	0x40000800
 800506c:	40000c00 	.word	0x40000c00
 8005070:	40010400 	.word	0x40010400
 8005074:	40014000 	.word	0x40014000
 8005078:	40001800 	.word	0x40001800

0800507c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b02      	cmp	r3, #2
 8005090:	d122      	bne.n	80050d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	f003 0302 	and.w	r3, r3, #2
 800509c:	2b02      	cmp	r3, #2
 800509e:	d11b      	bne.n	80050d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f06f 0202 	mvn.w	r2, #2
 80050a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d003      	beq.n	80050c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 f9b5 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 80050c4:	e005      	b.n	80050d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 f9a7 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 f9b8 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	f003 0304 	and.w	r3, r3, #4
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	d122      	bne.n	800512c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f003 0304 	and.w	r3, r3, #4
 80050f0:	2b04      	cmp	r3, #4
 80050f2:	d11b      	bne.n	800512c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f06f 0204 	mvn.w	r2, #4
 80050fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2202      	movs	r2, #2
 8005102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 f98b 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 8005118:	e005      	b.n	8005126 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f97d 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 f98e 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	2b08      	cmp	r3, #8
 8005138:	d122      	bne.n	8005180 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	f003 0308 	and.w	r3, r3, #8
 8005144:	2b08      	cmp	r3, #8
 8005146:	d11b      	bne.n	8005180 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0208 	mvn.w	r2, #8
 8005150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	f003 0303 	and.w	r3, r3, #3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f961 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 800516c:	e005      	b.n	800517a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f953 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f964 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	f003 0310 	and.w	r3, r3, #16
 800518a:	2b10      	cmp	r3, #16
 800518c:	d122      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f003 0310 	and.w	r3, r3, #16
 8005198:	2b10      	cmp	r3, #16
 800519a:	d11b      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f06f 0210 	mvn.w	r2, #16
 80051a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2208      	movs	r2, #8
 80051aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f937 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 80051c0:	e005      	b.n	80051ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f929 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f93a 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d10e      	bne.n	8005200 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	f003 0301 	and.w	r3, r3, #1
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d107      	bne.n	8005200 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f06f 0201 	mvn.w	r2, #1
 80051f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f7fd f844 	bl	8002288 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	691b      	ldr	r3, [r3, #16]
 8005206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800520a:	2b80      	cmp	r3, #128	; 0x80
 800520c:	d10e      	bne.n	800522c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005218:	2b80      	cmp	r3, #128	; 0x80
 800521a:	d107      	bne.n	800522c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 fae0 	bl	80057ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005236:	2b40      	cmp	r3, #64	; 0x40
 8005238:	d10e      	bne.n	8005258 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005244:	2b40      	cmp	r3, #64	; 0x40
 8005246:	d107      	bne.n	8005258 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f8ff 	bl	8005456 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	f003 0320 	and.w	r3, r3, #32
 8005262:	2b20      	cmp	r3, #32
 8005264:	d10e      	bne.n	8005284 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	f003 0320 	and.w	r3, r3, #32
 8005270:	2b20      	cmp	r3, #32
 8005272:	d107      	bne.n	8005284 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f06f 0220 	mvn.w	r2, #32
 800527c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 faaa 	bl	80057d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005284:	bf00      	nop
 8005286:	3708      	adds	r7, #8
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005296:	2300      	movs	r3, #0
 8005298:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d101      	bne.n	80052a8 <HAL_TIM_ConfigClockSource+0x1c>
 80052a4:	2302      	movs	r3, #2
 80052a6:	e0b4      	b.n	8005412 <HAL_TIM_ConfigClockSource+0x186>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68ba      	ldr	r2, [r7, #8]
 80052d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052e0:	d03e      	beq.n	8005360 <HAL_TIM_ConfigClockSource+0xd4>
 80052e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052e6:	f200 8087 	bhi.w	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 80052ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052ee:	f000 8086 	beq.w	80053fe <HAL_TIM_ConfigClockSource+0x172>
 80052f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052f6:	d87f      	bhi.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 80052f8:	2b70      	cmp	r3, #112	; 0x70
 80052fa:	d01a      	beq.n	8005332 <HAL_TIM_ConfigClockSource+0xa6>
 80052fc:	2b70      	cmp	r3, #112	; 0x70
 80052fe:	d87b      	bhi.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005300:	2b60      	cmp	r3, #96	; 0x60
 8005302:	d050      	beq.n	80053a6 <HAL_TIM_ConfigClockSource+0x11a>
 8005304:	2b60      	cmp	r3, #96	; 0x60
 8005306:	d877      	bhi.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005308:	2b50      	cmp	r3, #80	; 0x50
 800530a:	d03c      	beq.n	8005386 <HAL_TIM_ConfigClockSource+0xfa>
 800530c:	2b50      	cmp	r3, #80	; 0x50
 800530e:	d873      	bhi.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005310:	2b40      	cmp	r3, #64	; 0x40
 8005312:	d058      	beq.n	80053c6 <HAL_TIM_ConfigClockSource+0x13a>
 8005314:	2b40      	cmp	r3, #64	; 0x40
 8005316:	d86f      	bhi.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005318:	2b30      	cmp	r3, #48	; 0x30
 800531a:	d064      	beq.n	80053e6 <HAL_TIM_ConfigClockSource+0x15a>
 800531c:	2b30      	cmp	r3, #48	; 0x30
 800531e:	d86b      	bhi.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005320:	2b20      	cmp	r3, #32
 8005322:	d060      	beq.n	80053e6 <HAL_TIM_ConfigClockSource+0x15a>
 8005324:	2b20      	cmp	r3, #32
 8005326:	d867      	bhi.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005328:	2b00      	cmp	r3, #0
 800532a:	d05c      	beq.n	80053e6 <HAL_TIM_ConfigClockSource+0x15a>
 800532c:	2b10      	cmp	r3, #16
 800532e:	d05a      	beq.n	80053e6 <HAL_TIM_ConfigClockSource+0x15a>
 8005330:	e062      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6818      	ldr	r0, [r3, #0]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	6899      	ldr	r1, [r3, #8]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	f000 f9ad 	bl	80056a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005354:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	609a      	str	r2, [r3, #8]
      break;
 800535e:	e04f      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6818      	ldr	r0, [r3, #0]
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	6899      	ldr	r1, [r3, #8]
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	f000 f996 	bl	80056a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689a      	ldr	r2, [r3, #8]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005382:	609a      	str	r2, [r3, #8]
      break;
 8005384:	e03c      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6818      	ldr	r0, [r3, #0]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	6859      	ldr	r1, [r3, #4]
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	461a      	mov	r2, r3
 8005394:	f000 f90a 	bl	80055ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2150      	movs	r1, #80	; 0x50
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 f963 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 80053a4:	e02c      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6818      	ldr	r0, [r3, #0]
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	6859      	ldr	r1, [r3, #4]
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	461a      	mov	r2, r3
 80053b4:	f000 f929 	bl	800560a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2160      	movs	r1, #96	; 0x60
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 f953 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 80053c4:	e01c      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6818      	ldr	r0, [r3, #0]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	6859      	ldr	r1, [r3, #4]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	461a      	mov	r2, r3
 80053d4:	f000 f8ea 	bl	80055ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2140      	movs	r1, #64	; 0x40
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 f943 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 80053e4:	e00c      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4619      	mov	r1, r3
 80053f0:	4610      	mov	r0, r2
 80053f2:	f000 f93a 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 80053f6:	e003      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	73fb      	strb	r3, [r7, #15]
      break;
 80053fc:	e000      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005410:	7bfb      	ldrb	r3, [r7, #15]
}
 8005412:	4618      	mov	r0, r3
 8005414:	3710      	adds	r7, #16
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800541a:	b480      	push	{r7}
 800541c:	b083      	sub	sp, #12
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr

0800542e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800542e:	b480      	push	{r7}
 8005430:	b083      	sub	sp, #12
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005442:	b480      	push	{r7}
 8005444:	b083      	sub	sp, #12
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800544a:	bf00      	nop
 800544c:	370c      	adds	r7, #12
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr

08005456 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005456:	b480      	push	{r7}
 8005458:	b083      	sub	sp, #12
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800545e:	bf00      	nop
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
	...

0800546c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a40      	ldr	r2, [pc, #256]	; (8005580 <TIM_Base_SetConfig+0x114>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d013      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800548a:	d00f      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a3d      	ldr	r2, [pc, #244]	; (8005584 <TIM_Base_SetConfig+0x118>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00b      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a3c      	ldr	r2, [pc, #240]	; (8005588 <TIM_Base_SetConfig+0x11c>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d007      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a3b      	ldr	r2, [pc, #236]	; (800558c <TIM_Base_SetConfig+0x120>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d003      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a3a      	ldr	r2, [pc, #232]	; (8005590 <TIM_Base_SetConfig+0x124>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d108      	bne.n	80054be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a2f      	ldr	r2, [pc, #188]	; (8005580 <TIM_Base_SetConfig+0x114>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d02b      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054cc:	d027      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a2c      	ldr	r2, [pc, #176]	; (8005584 <TIM_Base_SetConfig+0x118>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d023      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a2b      	ldr	r2, [pc, #172]	; (8005588 <TIM_Base_SetConfig+0x11c>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d01f      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a2a      	ldr	r2, [pc, #168]	; (800558c <TIM_Base_SetConfig+0x120>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d01b      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a29      	ldr	r2, [pc, #164]	; (8005590 <TIM_Base_SetConfig+0x124>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d017      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a28      	ldr	r2, [pc, #160]	; (8005594 <TIM_Base_SetConfig+0x128>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d013      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a27      	ldr	r2, [pc, #156]	; (8005598 <TIM_Base_SetConfig+0x12c>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00f      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a26      	ldr	r2, [pc, #152]	; (800559c <TIM_Base_SetConfig+0x130>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d00b      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a25      	ldr	r2, [pc, #148]	; (80055a0 <TIM_Base_SetConfig+0x134>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d007      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a24      	ldr	r2, [pc, #144]	; (80055a4 <TIM_Base_SetConfig+0x138>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a23      	ldr	r2, [pc, #140]	; (80055a8 <TIM_Base_SetConfig+0x13c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d108      	bne.n	8005530 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	4313      	orrs	r3, r2
 800552e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	4313      	orrs	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	689a      	ldr	r2, [r3, #8]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a0a      	ldr	r2, [pc, #40]	; (8005580 <TIM_Base_SetConfig+0x114>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d003      	beq.n	8005564 <TIM_Base_SetConfig+0xf8>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a0c      	ldr	r2, [pc, #48]	; (8005590 <TIM_Base_SetConfig+0x124>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d103      	bne.n	800556c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	691a      	ldr	r2, [r3, #16]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	615a      	str	r2, [r3, #20]
}
 8005572:	bf00      	nop
 8005574:	3714      	adds	r7, #20
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	40010000 	.word	0x40010000
 8005584:	40000400 	.word	0x40000400
 8005588:	40000800 	.word	0x40000800
 800558c:	40000c00 	.word	0x40000c00
 8005590:	40010400 	.word	0x40010400
 8005594:	40014000 	.word	0x40014000
 8005598:	40014400 	.word	0x40014400
 800559c:	40014800 	.word	0x40014800
 80055a0:	40001800 	.word	0x40001800
 80055a4:	40001c00 	.word	0x40001c00
 80055a8:	40002000 	.word	0x40002000

080055ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b087      	sub	sp, #28
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	f023 0201 	bic.w	r2, r3, #1
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	4313      	orrs	r3, r2
 80055e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f023 030a 	bic.w	r3, r3, #10
 80055e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	621a      	str	r2, [r3, #32]
}
 80055fe:	bf00      	nop
 8005600:	371c      	adds	r7, #28
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800560a:	b480      	push	{r7}
 800560c:	b087      	sub	sp, #28
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	60b9      	str	r1, [r7, #8]
 8005614:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	f023 0210 	bic.w	r2, r3, #16
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005634:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	031b      	lsls	r3, r3, #12
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	4313      	orrs	r3, r2
 800563e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005646:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	621a      	str	r2, [r3, #32]
}
 800565e:	bf00      	nop
 8005660:	371c      	adds	r7, #28
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
 8005672:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005680:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	f043 0307 	orr.w	r3, r3, #7
 800568c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	609a      	str	r2, [r3, #8]
}
 8005694:	bf00      	nop
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
 80056ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	021a      	lsls	r2, r3, #8
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	431a      	orrs	r2, r3
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	609a      	str	r2, [r3, #8]
}
 80056d4:	bf00      	nop
 80056d6:	371c      	adds	r7, #28
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d101      	bne.n	80056f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056f4:	2302      	movs	r3, #2
 80056f6:	e05a      	b.n	80057ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2202      	movs	r2, #2
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800571e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a21      	ldr	r2, [pc, #132]	; (80057bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d022      	beq.n	8005782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005744:	d01d      	beq.n	8005782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a1d      	ldr	r2, [pc, #116]	; (80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d018      	beq.n	8005782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a1b      	ldr	r2, [pc, #108]	; (80057c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d013      	beq.n	8005782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a1a      	ldr	r2, [pc, #104]	; (80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d00e      	beq.n	8005782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a18      	ldr	r2, [pc, #96]	; (80057cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d009      	beq.n	8005782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a17      	ldr	r2, [pc, #92]	; (80057d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d004      	beq.n	8005782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a15      	ldr	r2, [pc, #84]	; (80057d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d10c      	bne.n	800579c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005788:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	4313      	orrs	r3, r2
 8005792:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	40010000 	.word	0x40010000
 80057c0:	40000400 	.word	0x40000400
 80057c4:	40000800 	.word	0x40000800
 80057c8:	40000c00 	.word	0x40000c00
 80057cc:	40010400 	.word	0x40010400
 80057d0:	40014000 	.word	0x40014000
 80057d4:	40001800 	.word	0x40001800

080057d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d101      	bne.n	8005812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e03f      	b.n	8005892 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d106      	bne.n	800582c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f7fd fc26 	bl	8003078 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2224      	movs	r2, #36	; 0x24
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68da      	ldr	r2, [r3, #12]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005842:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 ff43 	bl	80066d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	691a      	ldr	r2, [r3, #16]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005858:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	695a      	ldr	r2, [r3, #20]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005868:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005878:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2220      	movs	r2, #32
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2220      	movs	r2, #32
 800588c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
	...

0800589c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b08c      	sub	sp, #48	; 0x30
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	4613      	mov	r3, r2
 80058a8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b20      	cmp	r3, #32
 80058b4:	d165      	bne.n	8005982 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d002      	beq.n	80058c2 <HAL_UART_Transmit_DMA+0x26>
 80058bc:	88fb      	ldrh	r3, [r7, #6]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e05e      	b.n	8005984 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d101      	bne.n	80058d4 <HAL_UART_Transmit_DMA+0x38>
 80058d0:	2302      	movs	r3, #2
 80058d2:	e057      	b.n	8005984 <HAL_UART_Transmit_DMA+0xe8>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	88fa      	ldrh	r2, [r7, #6]
 80058e6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	88fa      	ldrh	r2, [r7, #6]
 80058ec:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2221      	movs	r2, #33	; 0x21
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005900:	4a22      	ldr	r2, [pc, #136]	; (800598c <HAL_UART_Transmit_DMA+0xf0>)
 8005902:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005908:	4a21      	ldr	r2, [pc, #132]	; (8005990 <HAL_UART_Transmit_DMA+0xf4>)
 800590a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005910:	4a20      	ldr	r2, [pc, #128]	; (8005994 <HAL_UART_Transmit_DMA+0xf8>)
 8005912:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005918:	2200      	movs	r2, #0
 800591a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800591c:	f107 0308 	add.w	r3, r7, #8
 8005920:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005928:	6819      	ldr	r1, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3304      	adds	r3, #4
 8005930:	461a      	mov	r2, r3
 8005932:	88fb      	ldrh	r3, [r7, #6]
 8005934:	f7fd ffae 	bl	8003894 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005940:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3314      	adds	r3, #20
 8005950:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	e853 3f00 	ldrex	r3, [r3]
 8005958:	617b      	str	r3, [r7, #20]
   return(result);
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005960:	62bb      	str	r3, [r7, #40]	; 0x28
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3314      	adds	r3, #20
 8005968:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800596a:	627a      	str	r2, [r7, #36]	; 0x24
 800596c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596e:	6a39      	ldr	r1, [r7, #32]
 8005970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005972:	e841 2300 	strex	r3, r2, [r1]
 8005976:	61fb      	str	r3, [r7, #28]
   return(result);
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1e5      	bne.n	800594a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800597e:	2300      	movs	r3, #0
 8005980:	e000      	b.n	8005984 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8005982:	2302      	movs	r3, #2
  }
}
 8005984:	4618      	mov	r0, r3
 8005986:	3730      	adds	r7, #48	; 0x30
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	08005f69 	.word	0x08005f69
 8005990:	08006003 	.word	0x08006003
 8005994:	0800617b 	.word	0x0800617b

08005998 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	4613      	mov	r3, r2
 80059a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b20      	cmp	r3, #32
 80059b0:	d11d      	bne.n	80059ee <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_UART_Receive_DMA+0x26>
 80059b8:	88fb      	ldrh	r3, [r7, #6]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e016      	b.n	80059f0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d101      	bne.n	80059d0 <HAL_UART_Receive_DMA+0x38>
 80059cc:	2302      	movs	r3, #2
 80059ce:	e00f      	b.n	80059f0 <HAL_UART_Receive_DMA+0x58>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80059de:	88fb      	ldrh	r3, [r7, #6]
 80059e0:	461a      	mov	r2, r3
 80059e2:	68b9      	ldr	r1, [r7, #8]
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f000 fc13 	bl	8006210 <UART_Start_Receive_DMA>
 80059ea:	4603      	mov	r3, r0
 80059ec:	e000      	b.n	80059f0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80059ee:	2302      	movs	r3, #2
  }
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b0ba      	sub	sp, #232	; 0xe8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005a24:	2300      	movs	r3, #0
 8005a26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005a36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10f      	bne.n	8005a5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a42:	f003 0320 	and.w	r3, r3, #32
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d009      	beq.n	8005a5e <HAL_UART_IRQHandler+0x66>
 8005a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a4e:	f003 0320 	and.w	r3, r3, #32
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fd7f 	bl	800655a <UART_Receive_IT>
      return;
 8005a5c:	e256      	b.n	8005f0c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f000 80de 	beq.w	8005c24 <HAL_UART_IRQHandler+0x22c>
 8005a68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a6c:	f003 0301 	and.w	r3, r3, #1
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d106      	bne.n	8005a82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a78:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f000 80d1 	beq.w	8005c24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00b      	beq.n	8005aa6 <HAL_UART_IRQHandler+0xae>
 8005a8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d005      	beq.n	8005aa6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9e:	f043 0201 	orr.w	r2, r3, #1
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aaa:	f003 0304 	and.w	r3, r3, #4
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00b      	beq.n	8005aca <HAL_UART_IRQHandler+0xd2>
 8005ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac2:	f043 0202 	orr.w	r2, r3, #2
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d00b      	beq.n	8005aee <HAL_UART_IRQHandler+0xf6>
 8005ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d005      	beq.n	8005aee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	f043 0204 	orr.w	r2, r3, #4
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005af2:	f003 0308 	and.w	r3, r3, #8
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d011      	beq.n	8005b1e <HAL_UART_IRQHandler+0x126>
 8005afa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005afe:	f003 0320 	and.w	r3, r3, #32
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d105      	bne.n	8005b12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d005      	beq.n	8005b1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b16:	f043 0208 	orr.w	r2, r3, #8
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 81ed 	beq.w	8005f02 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b2c:	f003 0320 	and.w	r3, r3, #32
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d008      	beq.n	8005b46 <HAL_UART_IRQHandler+0x14e>
 8005b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b38:	f003 0320 	and.w	r3, r3, #32
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d002      	beq.n	8005b46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 fd0a 	bl	800655a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b50:	2b40      	cmp	r3, #64	; 0x40
 8005b52:	bf0c      	ite	eq
 8005b54:	2301      	moveq	r3, #1
 8005b56:	2300      	movne	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b62:	f003 0308 	and.w	r3, r3, #8
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d103      	bne.n	8005b72 <HAL_UART_IRQHandler+0x17a>
 8005b6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d04f      	beq.n	8005c12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 fc12 	bl	800639c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b82:	2b40      	cmp	r3, #64	; 0x40
 8005b84:	d141      	bne.n	8005c0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	3314      	adds	r3, #20
 8005b8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b94:	e853 3f00 	ldrex	r3, [r3]
 8005b98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ba0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	3314      	adds	r3, #20
 8005bae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005bb2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005bbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005bc2:	e841 2300 	strex	r3, r2, [r1]
 8005bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005bca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1d9      	bne.n	8005b86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d013      	beq.n	8005c02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bde:	4a7d      	ldr	r2, [pc, #500]	; (8005dd4 <HAL_UART_IRQHandler+0x3dc>)
 8005be0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7fd ff1c 	bl	8003a24 <HAL_DMA_Abort_IT>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d016      	beq.n	8005c20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bfc:	4610      	mov	r0, r2
 8005bfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c00:	e00e      	b.n	8005c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 f99a 	bl	8005f3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c08:	e00a      	b.n	8005c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 f996 	bl	8005f3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c10:	e006      	b.n	8005c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f992 	bl	8005f3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005c1e:	e170      	b.n	8005f02 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c20:	bf00      	nop
    return;
 8005c22:	e16e      	b.n	8005f02 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	f040 814a 	bne.w	8005ec2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c32:	f003 0310 	and.w	r3, r3, #16
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	f000 8143 	beq.w	8005ec2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c40:	f003 0310 	and.w	r3, r3, #16
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 813c 	beq.w	8005ec2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60bb      	str	r3, [r7, #8]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	60bb      	str	r3, [r7, #8]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	60bb      	str	r3, [r7, #8]
 8005c5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c6a:	2b40      	cmp	r3, #64	; 0x40
 8005c6c:	f040 80b4 	bne.w	8005dd8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f000 8140 	beq.w	8005f06 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	f080 8139 	bcs.w	8005f06 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c9a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ca6:	f000 8088 	beq.w	8005dba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	330c      	adds	r3, #12
 8005cb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005cb8:	e853 3f00 	ldrex	r3, [r3]
 8005cbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005cc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	330c      	adds	r3, #12
 8005cd2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005cd6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005cda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cde:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005ce2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005ce6:	e841 2300 	strex	r3, r2, [r1]
 8005cea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005cee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1d9      	bne.n	8005caa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3314      	adds	r3, #20
 8005cfc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d08:	f023 0301 	bic.w	r3, r3, #1
 8005d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3314      	adds	r3, #20
 8005d16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d26:	e841 2300 	strex	r3, r2, [r1]
 8005d2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1e1      	bne.n	8005cf6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3314      	adds	r3, #20
 8005d38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d3c:	e853 3f00 	ldrex	r3, [r3]
 8005d40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	3314      	adds	r3, #20
 8005d52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d5e:	e841 2300 	strex	r3, r2, [r1]
 8005d62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d1e3      	bne.n	8005d32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2220      	movs	r2, #32
 8005d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	330c      	adds	r3, #12
 8005d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d82:	e853 3f00 	ldrex	r3, [r3]
 8005d86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d8a:	f023 0310 	bic.w	r3, r3, #16
 8005d8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	330c      	adds	r3, #12
 8005d98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005d9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d9e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005da2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005daa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e3      	bne.n	8005d78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7fd fdc5 	bl	8003944 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	4619      	mov	r1, r3
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f8c0 	bl	8005f50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005dd0:	e099      	b.n	8005f06 <HAL_UART_IRQHandler+0x50e>
 8005dd2:	bf00      	nop
 8005dd4:	08006463 	.word	0x08006463
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f000 808b 	beq.w	8005f0a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005df4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 8086 	beq.w	8005f0a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	330c      	adds	r3, #12
 8005e04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e08:	e853 3f00 	ldrex	r3, [r3]
 8005e0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	330c      	adds	r3, #12
 8005e1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005e22:	647a      	str	r2, [r7, #68]	; 0x44
 8005e24:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e2a:	e841 2300 	strex	r3, r2, [r1]
 8005e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1e3      	bne.n	8005dfe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	3314      	adds	r3, #20
 8005e3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e40:	e853 3f00 	ldrex	r3, [r3]
 8005e44:	623b      	str	r3, [r7, #32]
   return(result);
 8005e46:	6a3b      	ldr	r3, [r7, #32]
 8005e48:	f023 0301 	bic.w	r3, r3, #1
 8005e4c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3314      	adds	r3, #20
 8005e56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e5a:	633a      	str	r2, [r7, #48]	; 0x30
 8005e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e62:	e841 2300 	strex	r3, r2, [r1]
 8005e66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1e3      	bne.n	8005e36 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2220      	movs	r2, #32
 8005e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	330c      	adds	r3, #12
 8005e82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	e853 3f00 	ldrex	r3, [r3]
 8005e8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f023 0310 	bic.w	r3, r3, #16
 8005e92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	330c      	adds	r3, #12
 8005e9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005ea0:	61fa      	str	r2, [r7, #28]
 8005ea2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea4:	69b9      	ldr	r1, [r7, #24]
 8005ea6:	69fa      	ldr	r2, [r7, #28]
 8005ea8:	e841 2300 	strex	r3, r2, [r1]
 8005eac:	617b      	str	r3, [r7, #20]
   return(result);
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1e3      	bne.n	8005e7c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005eb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005eb8:	4619      	mov	r1, r3
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 f848 	bl	8005f50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ec0:	e023      	b.n	8005f0a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d009      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x4ea>
 8005ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d003      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 fad5 	bl	800648a <UART_Transmit_IT>
    return;
 8005ee0:	e014      	b.n	8005f0c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00e      	beq.n	8005f0c <HAL_UART_IRQHandler+0x514>
 8005eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d008      	beq.n	8005f0c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fb15 	bl	800652a <UART_EndTransmit_IT>
    return;
 8005f00:	e004      	b.n	8005f0c <HAL_UART_IRQHandler+0x514>
    return;
 8005f02:	bf00      	nop
 8005f04:	e002      	b.n	8005f0c <HAL_UART_IRQHandler+0x514>
      return;
 8005f06:	bf00      	nop
 8005f08:	e000      	b.n	8005f0c <HAL_UART_IRQHandler+0x514>
      return;
 8005f0a:	bf00      	nop
  }
}
 8005f0c:	37e8      	adds	r7, #232	; 0xe8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop

08005f14 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	460b      	mov	r3, r1
 8005f5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f5c:	bf00      	nop
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b090      	sub	sp, #64	; 0x40
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f74:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d137      	bne.n	8005ff4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f86:	2200      	movs	r2, #0
 8005f88:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	3314      	adds	r3, #20
 8005f90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f94:	e853 3f00 	ldrex	r3, [r3]
 8005f98:	623b      	str	r3, [r7, #32]
   return(result);
 8005f9a:	6a3b      	ldr	r3, [r7, #32]
 8005f9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fa0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3314      	adds	r3, #20
 8005fa8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005faa:	633a      	str	r2, [r7, #48]	; 0x30
 8005fac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fb2:	e841 2300 	strex	r3, r2, [r1]
 8005fb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1e5      	bne.n	8005f8a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	330c      	adds	r3, #12
 8005fc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	e853 3f00 	ldrex	r3, [r3]
 8005fcc:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fd4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	330c      	adds	r3, #12
 8005fdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fde:	61fa      	str	r2, [r7, #28]
 8005fe0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe2:	69b9      	ldr	r1, [r7, #24]
 8005fe4:	69fa      	ldr	r2, [r7, #28]
 8005fe6:	e841 2300 	strex	r3, r2, [r1]
 8005fea:	617b      	str	r3, [r7, #20]
   return(result);
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1e5      	bne.n	8005fbe <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005ff2:	e002      	b.n	8005ffa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005ff4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005ff6:	f7fc faa1 	bl	800253c <HAL_UART_TxCpltCallback>
}
 8005ffa:	bf00      	nop
 8005ffc:	3740      	adds	r7, #64	; 0x40
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f7ff ff7f 	bl	8005f14 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006016:	bf00      	nop
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b09c      	sub	sp, #112	; 0x70
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800602a:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006036:	2b00      	cmp	r3, #0
 8006038:	d172      	bne.n	8006120 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800603a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603c:	2200      	movs	r2, #0
 800603e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	330c      	adds	r3, #12
 8006046:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006050:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006052:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006056:	66bb      	str	r3, [r7, #104]	; 0x68
 8006058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	330c      	adds	r3, #12
 800605e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006060:	65ba      	str	r2, [r7, #88]	; 0x58
 8006062:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006066:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800606e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e5      	bne.n	8006040 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3314      	adds	r3, #20
 800607a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800607e:	e853 3f00 	ldrex	r3, [r3]
 8006082:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006086:	f023 0301 	bic.w	r3, r3, #1
 800608a:	667b      	str	r3, [r7, #100]	; 0x64
 800608c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3314      	adds	r3, #20
 8006092:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006094:	647a      	str	r2, [r7, #68]	; 0x44
 8006096:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006098:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800609a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800609c:	e841 2300 	strex	r3, r2, [r1]
 80060a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80060a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d1e5      	bne.n	8006074 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	3314      	adds	r3, #20
 80060ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b2:	e853 3f00 	ldrex	r3, [r3]
 80060b6:	623b      	str	r3, [r7, #32]
   return(result);
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060be:	663b      	str	r3, [r7, #96]	; 0x60
 80060c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	3314      	adds	r3, #20
 80060c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80060c8:	633a      	str	r2, [r7, #48]	; 0x30
 80060ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060d0:	e841 2300 	strex	r3, r2, [r1]
 80060d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e5      	bne.n	80060a8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060de:	2220      	movs	r2, #32
 80060e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d119      	bne.n	8006120 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	330c      	adds	r3, #12
 80060f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	e853 3f00 	ldrex	r3, [r3]
 80060fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f023 0310 	bic.w	r3, r3, #16
 8006102:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	330c      	adds	r3, #12
 800610a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800610c:	61fa      	str	r2, [r7, #28]
 800610e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006110:	69b9      	ldr	r1, [r7, #24]
 8006112:	69fa      	ldr	r2, [r7, #28]
 8006114:	e841 2300 	strex	r3, r2, [r1]
 8006118:	617b      	str	r3, [r7, #20]
   return(result);
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1e5      	bne.n	80060ec <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006120:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006124:	2b01      	cmp	r3, #1
 8006126:	d106      	bne.n	8006136 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006128:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800612a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800612c:	4619      	mov	r1, r3
 800612e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006130:	f7ff ff0e 	bl	8005f50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006134:	e002      	b.n	800613c <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006136:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006138:	f7fc fa12 	bl	8002560 <HAL_UART_RxCpltCallback>
}
 800613c:	bf00      	nop
 800613e:	3770      	adds	r7, #112	; 0x70
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006150:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006156:	2b01      	cmp	r3, #1
 8006158:	d108      	bne.n	800616c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800615e:	085b      	lsrs	r3, r3, #1
 8006160:	b29b      	uxth	r3, r3
 8006162:	4619      	mov	r1, r3
 8006164:	68f8      	ldr	r0, [r7, #12]
 8006166:	f7ff fef3 	bl	8005f50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800616a:	e002      	b.n	8006172 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f7ff fedb 	bl	8005f28 <HAL_UART_RxHalfCpltCallback>
}
 8006172:	bf00      	nop
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b084      	sub	sp, #16
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006182:	2300      	movs	r3, #0
 8006184:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006196:	2b80      	cmp	r3, #128	; 0x80
 8006198:	bf0c      	ite	eq
 800619a:	2301      	moveq	r3, #1
 800619c:	2300      	movne	r3, #0
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b21      	cmp	r3, #33	; 0x21
 80061ac:	d108      	bne.n	80061c0 <UART_DMAError+0x46>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d005      	beq.n	80061c0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	2200      	movs	r2, #0
 80061b8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80061ba:	68b8      	ldr	r0, [r7, #8]
 80061bc:	f000 f8c6 	bl	800634c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ca:	2b40      	cmp	r3, #64	; 0x40
 80061cc:	bf0c      	ite	eq
 80061ce:	2301      	moveq	r3, #1
 80061d0:	2300      	movne	r3, #0
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b22      	cmp	r3, #34	; 0x22
 80061e0:	d108      	bne.n	80061f4 <UART_DMAError+0x7a>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	2200      	movs	r2, #0
 80061ec:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80061ee:	68b8      	ldr	r0, [r7, #8]
 80061f0:	f000 f8d4 	bl	800639c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f8:	f043 0210 	orr.w	r2, r3, #16
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006200:	68b8      	ldr	r0, [r7, #8]
 8006202:	f7ff fe9b 	bl	8005f3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006206:	bf00      	nop
 8006208:	3710      	adds	r7, #16
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
	...

08006210 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b098      	sub	sp, #96	; 0x60
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	4613      	mov	r3, r2
 800621c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800621e:	68ba      	ldr	r2, [r7, #8]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	88fa      	ldrh	r2, [r7, #6]
 8006228:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2222      	movs	r2, #34	; 0x22
 8006234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800623c:	4a40      	ldr	r2, [pc, #256]	; (8006340 <UART_Start_Receive_DMA+0x130>)
 800623e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	4a3f      	ldr	r2, [pc, #252]	; (8006344 <UART_Start_Receive_DMA+0x134>)
 8006246:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624c:	4a3e      	ldr	r2, [pc, #248]	; (8006348 <UART_Start_Receive_DMA+0x138>)
 800624e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006254:	2200      	movs	r2, #0
 8006256:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006258:	f107 0308 	add.w	r3, r7, #8
 800625c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3304      	adds	r3, #4
 8006268:	4619      	mov	r1, r3
 800626a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	88fb      	ldrh	r3, [r7, #6]
 8006270:	f7fd fb10 	bl	8003894 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006274:	2300      	movs	r3, #0
 8006276:	613b      	str	r3, [r7, #16]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	613b      	str	r3, [r7, #16]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	613b      	str	r3, [r7, #16]
 8006288:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2200      	movs	r2, #0
 800628e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d019      	beq.n	80062ce <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	330c      	adds	r3, #12
 80062a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062a4:	e853 3f00 	ldrex	r3, [r3]
 80062a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80062aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062b0:	65bb      	str	r3, [r7, #88]	; 0x58
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	330c      	adds	r3, #12
 80062b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062ba:	64fa      	str	r2, [r7, #76]	; 0x4c
 80062bc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062be:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80062c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80062c2:	e841 2300 	strex	r3, r2, [r1]
 80062c6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80062c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1e5      	bne.n	800629a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3314      	adds	r3, #20
 80062d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062d8:	e853 3f00 	ldrex	r3, [r3]
 80062dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80062de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e0:	f043 0301 	orr.w	r3, r3, #1
 80062e4:	657b      	str	r3, [r7, #84]	; 0x54
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	3314      	adds	r3, #20
 80062ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80062ee:	63ba      	str	r2, [r7, #56]	; 0x38
 80062f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80062f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062f6:	e841 2300 	strex	r3, r2, [r1]
 80062fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80062fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d1e5      	bne.n	80062ce <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	3314      	adds	r3, #20
 8006308:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	e853 3f00 	ldrex	r3, [r3]
 8006310:	617b      	str	r3, [r7, #20]
   return(result);
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006318:	653b      	str	r3, [r7, #80]	; 0x50
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	3314      	adds	r3, #20
 8006320:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006322:	627a      	str	r2, [r7, #36]	; 0x24
 8006324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006326:	6a39      	ldr	r1, [r7, #32]
 8006328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800632a:	e841 2300 	strex	r3, r2, [r1]
 800632e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1e5      	bne.n	8006302 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	3760      	adds	r7, #96	; 0x60
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	0800601f 	.word	0x0800601f
 8006344:	08006145 	.word	0x08006145
 8006348:	0800617b 	.word	0x0800617b

0800634c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800634c:	b480      	push	{r7}
 800634e:	b089      	sub	sp, #36	; 0x24
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	330c      	adds	r3, #12
 800635a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	e853 3f00 	ldrex	r3, [r3]
 8006362:	60bb      	str	r3, [r7, #8]
   return(result);
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800636a:	61fb      	str	r3, [r7, #28]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	330c      	adds	r3, #12
 8006372:	69fa      	ldr	r2, [r7, #28]
 8006374:	61ba      	str	r2, [r7, #24]
 8006376:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006378:	6979      	ldr	r1, [r7, #20]
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	e841 2300 	strex	r3, r2, [r1]
 8006380:	613b      	str	r3, [r7, #16]
   return(result);
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1e5      	bne.n	8006354 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006390:	bf00      	nop
 8006392:	3724      	adds	r7, #36	; 0x24
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800639c:	b480      	push	{r7}
 800639e:	b095      	sub	sp, #84	; 0x54
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	330c      	adds	r3, #12
 80063aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	330c      	adds	r3, #12
 80063c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80063c4:	643a      	str	r2, [r7, #64]	; 0x40
 80063c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80063ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063cc:	e841 2300 	strex	r3, r2, [r1]
 80063d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80063d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1e5      	bne.n	80063a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3314      	adds	r3, #20
 80063de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	e853 3f00 	ldrex	r3, [r3]
 80063e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	f023 0301 	bic.w	r3, r3, #1
 80063ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	3314      	adds	r3, #20
 80063f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80063f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e5      	bne.n	80063d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006410:	2b01      	cmp	r3, #1
 8006412:	d119      	bne.n	8006448 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	e853 3f00 	ldrex	r3, [r3]
 8006422:	60bb      	str	r3, [r7, #8]
   return(result);
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	f023 0310 	bic.w	r3, r3, #16
 800642a:	647b      	str	r3, [r7, #68]	; 0x44
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	330c      	adds	r3, #12
 8006432:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006434:	61ba      	str	r2, [r7, #24]
 8006436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006438:	6979      	ldr	r1, [r7, #20]
 800643a:	69ba      	ldr	r2, [r7, #24]
 800643c:	e841 2300 	strex	r3, r2, [r1]
 8006440:	613b      	str	r3, [r7, #16]
   return(result);
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1e5      	bne.n	8006414 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2220      	movs	r2, #32
 800644c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006456:	bf00      	nop
 8006458:	3754      	adds	r7, #84	; 0x54
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr

08006462 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b084      	sub	sp, #16
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800647c:	68f8      	ldr	r0, [r7, #12]
 800647e:	f7ff fd5d 	bl	8005f3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006482:	bf00      	nop
 8006484:	3710      	adds	r7, #16
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800648a:	b480      	push	{r7}
 800648c:	b085      	sub	sp, #20
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b21      	cmp	r3, #33	; 0x21
 800649c:	d13e      	bne.n	800651c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a6:	d114      	bne.n	80064d2 <UART_Transmit_IT+0x48>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d110      	bne.n	80064d2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	881b      	ldrh	r3, [r3, #0]
 80064ba:	461a      	mov	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064c4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	1c9a      	adds	r2, r3, #2
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	621a      	str	r2, [r3, #32]
 80064d0:	e008      	b.n	80064e4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	1c59      	adds	r1, r3, #1
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	6211      	str	r1, [r2, #32]
 80064dc:	781a      	ldrb	r2, [r3, #0]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	4619      	mov	r1, r3
 80064f2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10f      	bne.n	8006518 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68da      	ldr	r2, [r3, #12]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006506:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68da      	ldr	r2, [r3, #12]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006516:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006518:	2300      	movs	r3, #0
 800651a:	e000      	b.n	800651e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800651c:	2302      	movs	r3, #2
  }
}
 800651e:	4618      	mov	r0, r3
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr

0800652a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b082      	sub	sp, #8
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68da      	ldr	r2, [r3, #12]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006540:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2220      	movs	r2, #32
 8006546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7fb fff6 	bl	800253c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}

0800655a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800655a:	b580      	push	{r7, lr}
 800655c:	b08c      	sub	sp, #48	; 0x30
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b22      	cmp	r3, #34	; 0x22
 800656c:	f040 80ab 	bne.w	80066c6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006578:	d117      	bne.n	80065aa <UART_Receive_IT+0x50>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d113      	bne.n	80065aa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006582:	2300      	movs	r3, #0
 8006584:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800658a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	b29b      	uxth	r3, r3
 8006594:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006598:	b29a      	uxth	r2, r3
 800659a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a2:	1c9a      	adds	r2, r3, #2
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	629a      	str	r2, [r3, #40]	; 0x28
 80065a8:	e026      	b.n	80065f8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80065b0:	2300      	movs	r3, #0
 80065b2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065bc:	d007      	beq.n	80065ce <UART_Receive_IT+0x74>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10a      	bne.n	80065dc <UART_Receive_IT+0x82>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d106      	bne.n	80065dc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d8:	701a      	strb	r2, [r3, #0]
 80065da:	e008      	b.n	80065ee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f2:	1c5a      	adds	r2, r3, #1
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	3b01      	subs	r3, #1
 8006600:	b29b      	uxth	r3, r3
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	4619      	mov	r1, r3
 8006606:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006608:	2b00      	cmp	r3, #0
 800660a:	d15a      	bne.n	80066c2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f022 0220 	bic.w	r2, r2, #32
 800661a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68da      	ldr	r2, [r3, #12]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800662a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	695a      	ldr	r2, [r3, #20]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0201 	bic.w	r2, r2, #1
 800663a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2220      	movs	r2, #32
 8006640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006648:	2b01      	cmp	r3, #1
 800664a:	d135      	bne.n	80066b8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	330c      	adds	r3, #12
 8006658:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	e853 3f00 	ldrex	r3, [r3]
 8006660:	613b      	str	r3, [r7, #16]
   return(result);
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	f023 0310 	bic.w	r3, r3, #16
 8006668:	627b      	str	r3, [r7, #36]	; 0x24
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	330c      	adds	r3, #12
 8006670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006672:	623a      	str	r2, [r7, #32]
 8006674:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006676:	69f9      	ldr	r1, [r7, #28]
 8006678:	6a3a      	ldr	r2, [r7, #32]
 800667a:	e841 2300 	strex	r3, r2, [r1]
 800667e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1e5      	bne.n	8006652 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0310 	and.w	r3, r3, #16
 8006690:	2b10      	cmp	r3, #16
 8006692:	d10a      	bne.n	80066aa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006694:	2300      	movs	r3, #0
 8006696:	60fb      	str	r3, [r7, #12]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	60fb      	str	r3, [r7, #12]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	60fb      	str	r3, [r7, #12]
 80066a8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066ae:	4619      	mov	r1, r3
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f7ff fc4d 	bl	8005f50 <HAL_UARTEx_RxEventCallback>
 80066b6:	e002      	b.n	80066be <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7fb ff51 	bl	8002560 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80066be:	2300      	movs	r3, #0
 80066c0:	e002      	b.n	80066c8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80066c2:	2300      	movs	r3, #0
 80066c4:	e000      	b.n	80066c8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80066c6:	2302      	movs	r3, #2
  }
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3730      	adds	r7, #48	; 0x30
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066d4:	b0c0      	sub	sp, #256	; 0x100
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80066e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ec:	68d9      	ldr	r1, [r3, #12]
 80066ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	ea40 0301 	orr.w	r3, r0, r1
 80066f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066fe:	689a      	ldr	r2, [r3, #8]
 8006700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	431a      	orrs	r2, r3
 8006708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	431a      	orrs	r2, r3
 8006710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	4313      	orrs	r3, r2
 8006718:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800671c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006728:	f021 010c 	bic.w	r1, r1, #12
 800672c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006736:	430b      	orrs	r3, r1
 8006738:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800673a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800674a:	6999      	ldr	r1, [r3, #24]
 800674c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	ea40 0301 	orr.w	r3, r0, r1
 8006756:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	4b8f      	ldr	r3, [pc, #572]	; (800699c <UART_SetConfig+0x2cc>)
 8006760:	429a      	cmp	r2, r3
 8006762:	d005      	beq.n	8006770 <UART_SetConfig+0xa0>
 8006764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	4b8d      	ldr	r3, [pc, #564]	; (80069a0 <UART_SetConfig+0x2d0>)
 800676c:	429a      	cmp	r2, r3
 800676e:	d104      	bne.n	800677a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006770:	f7fd fee2 	bl	8004538 <HAL_RCC_GetPCLK2Freq>
 8006774:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006778:	e003      	b.n	8006782 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800677a:	f7fd fec9 	bl	8004510 <HAL_RCC_GetPCLK1Freq>
 800677e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800678c:	f040 810c 	bne.w	80069a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006790:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006794:	2200      	movs	r2, #0
 8006796:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800679a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800679e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80067a2:	4622      	mov	r2, r4
 80067a4:	462b      	mov	r3, r5
 80067a6:	1891      	adds	r1, r2, r2
 80067a8:	65b9      	str	r1, [r7, #88]	; 0x58
 80067aa:	415b      	adcs	r3, r3
 80067ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80067b2:	4621      	mov	r1, r4
 80067b4:	eb12 0801 	adds.w	r8, r2, r1
 80067b8:	4629      	mov	r1, r5
 80067ba:	eb43 0901 	adc.w	r9, r3, r1
 80067be:	f04f 0200 	mov.w	r2, #0
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067d2:	4690      	mov	r8, r2
 80067d4:	4699      	mov	r9, r3
 80067d6:	4623      	mov	r3, r4
 80067d8:	eb18 0303 	adds.w	r3, r8, r3
 80067dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80067e0:	462b      	mov	r3, r5
 80067e2:	eb49 0303 	adc.w	r3, r9, r3
 80067e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80067ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80067f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80067fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80067fe:	460b      	mov	r3, r1
 8006800:	18db      	adds	r3, r3, r3
 8006802:	653b      	str	r3, [r7, #80]	; 0x50
 8006804:	4613      	mov	r3, r2
 8006806:	eb42 0303 	adc.w	r3, r2, r3
 800680a:	657b      	str	r3, [r7, #84]	; 0x54
 800680c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006810:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006814:	f7fa f8f6 	bl	8000a04 <__aeabi_uldivmod>
 8006818:	4602      	mov	r2, r0
 800681a:	460b      	mov	r3, r1
 800681c:	4b61      	ldr	r3, [pc, #388]	; (80069a4 <UART_SetConfig+0x2d4>)
 800681e:	fba3 2302 	umull	r2, r3, r3, r2
 8006822:	095b      	lsrs	r3, r3, #5
 8006824:	011c      	lsls	r4, r3, #4
 8006826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800682a:	2200      	movs	r2, #0
 800682c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006830:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006834:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006838:	4642      	mov	r2, r8
 800683a:	464b      	mov	r3, r9
 800683c:	1891      	adds	r1, r2, r2
 800683e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006840:	415b      	adcs	r3, r3
 8006842:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006844:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006848:	4641      	mov	r1, r8
 800684a:	eb12 0a01 	adds.w	sl, r2, r1
 800684e:	4649      	mov	r1, r9
 8006850:	eb43 0b01 	adc.w	fp, r3, r1
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	f04f 0300 	mov.w	r3, #0
 800685c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006860:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006864:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006868:	4692      	mov	sl, r2
 800686a:	469b      	mov	fp, r3
 800686c:	4643      	mov	r3, r8
 800686e:	eb1a 0303 	adds.w	r3, sl, r3
 8006872:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006876:	464b      	mov	r3, r9
 8006878:	eb4b 0303 	adc.w	r3, fp, r3
 800687c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800688c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006890:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006894:	460b      	mov	r3, r1
 8006896:	18db      	adds	r3, r3, r3
 8006898:	643b      	str	r3, [r7, #64]	; 0x40
 800689a:	4613      	mov	r3, r2
 800689c:	eb42 0303 	adc.w	r3, r2, r3
 80068a0:	647b      	str	r3, [r7, #68]	; 0x44
 80068a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80068a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80068aa:	f7fa f8ab 	bl	8000a04 <__aeabi_uldivmod>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4611      	mov	r1, r2
 80068b4:	4b3b      	ldr	r3, [pc, #236]	; (80069a4 <UART_SetConfig+0x2d4>)
 80068b6:	fba3 2301 	umull	r2, r3, r3, r1
 80068ba:	095b      	lsrs	r3, r3, #5
 80068bc:	2264      	movs	r2, #100	; 0x64
 80068be:	fb02 f303 	mul.w	r3, r2, r3
 80068c2:	1acb      	subs	r3, r1, r3
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80068ca:	4b36      	ldr	r3, [pc, #216]	; (80069a4 <UART_SetConfig+0x2d4>)
 80068cc:	fba3 2302 	umull	r2, r3, r3, r2
 80068d0:	095b      	lsrs	r3, r3, #5
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068d8:	441c      	add	r4, r3
 80068da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068de:	2200      	movs	r2, #0
 80068e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80068e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80068e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80068ec:	4642      	mov	r2, r8
 80068ee:	464b      	mov	r3, r9
 80068f0:	1891      	adds	r1, r2, r2
 80068f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80068f4:	415b      	adcs	r3, r3
 80068f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80068fc:	4641      	mov	r1, r8
 80068fe:	1851      	adds	r1, r2, r1
 8006900:	6339      	str	r1, [r7, #48]	; 0x30
 8006902:	4649      	mov	r1, r9
 8006904:	414b      	adcs	r3, r1
 8006906:	637b      	str	r3, [r7, #52]	; 0x34
 8006908:	f04f 0200 	mov.w	r2, #0
 800690c:	f04f 0300 	mov.w	r3, #0
 8006910:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006914:	4659      	mov	r1, fp
 8006916:	00cb      	lsls	r3, r1, #3
 8006918:	4651      	mov	r1, sl
 800691a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800691e:	4651      	mov	r1, sl
 8006920:	00ca      	lsls	r2, r1, #3
 8006922:	4610      	mov	r0, r2
 8006924:	4619      	mov	r1, r3
 8006926:	4603      	mov	r3, r0
 8006928:	4642      	mov	r2, r8
 800692a:	189b      	adds	r3, r3, r2
 800692c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006930:	464b      	mov	r3, r9
 8006932:	460a      	mov	r2, r1
 8006934:	eb42 0303 	adc.w	r3, r2, r3
 8006938:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800693c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006948:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800694c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006950:	460b      	mov	r3, r1
 8006952:	18db      	adds	r3, r3, r3
 8006954:	62bb      	str	r3, [r7, #40]	; 0x28
 8006956:	4613      	mov	r3, r2
 8006958:	eb42 0303 	adc.w	r3, r2, r3
 800695c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800695e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006962:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006966:	f7fa f84d 	bl	8000a04 <__aeabi_uldivmod>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	4b0d      	ldr	r3, [pc, #52]	; (80069a4 <UART_SetConfig+0x2d4>)
 8006970:	fba3 1302 	umull	r1, r3, r3, r2
 8006974:	095b      	lsrs	r3, r3, #5
 8006976:	2164      	movs	r1, #100	; 0x64
 8006978:	fb01 f303 	mul.w	r3, r1, r3
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	00db      	lsls	r3, r3, #3
 8006980:	3332      	adds	r3, #50	; 0x32
 8006982:	4a08      	ldr	r2, [pc, #32]	; (80069a4 <UART_SetConfig+0x2d4>)
 8006984:	fba2 2303 	umull	r2, r3, r2, r3
 8006988:	095b      	lsrs	r3, r3, #5
 800698a:	f003 0207 	and.w	r2, r3, #7
 800698e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4422      	add	r2, r4
 8006996:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006998:	e106      	b.n	8006ba8 <UART_SetConfig+0x4d8>
 800699a:	bf00      	nop
 800699c:	40011000 	.word	0x40011000
 80069a0:	40011400 	.word	0x40011400
 80069a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069ac:	2200      	movs	r2, #0
 80069ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80069b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80069b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80069ba:	4642      	mov	r2, r8
 80069bc:	464b      	mov	r3, r9
 80069be:	1891      	adds	r1, r2, r2
 80069c0:	6239      	str	r1, [r7, #32]
 80069c2:	415b      	adcs	r3, r3
 80069c4:	627b      	str	r3, [r7, #36]	; 0x24
 80069c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069ca:	4641      	mov	r1, r8
 80069cc:	1854      	adds	r4, r2, r1
 80069ce:	4649      	mov	r1, r9
 80069d0:	eb43 0501 	adc.w	r5, r3, r1
 80069d4:	f04f 0200 	mov.w	r2, #0
 80069d8:	f04f 0300 	mov.w	r3, #0
 80069dc:	00eb      	lsls	r3, r5, #3
 80069de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069e2:	00e2      	lsls	r2, r4, #3
 80069e4:	4614      	mov	r4, r2
 80069e6:	461d      	mov	r5, r3
 80069e8:	4643      	mov	r3, r8
 80069ea:	18e3      	adds	r3, r4, r3
 80069ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80069f0:	464b      	mov	r3, r9
 80069f2:	eb45 0303 	adc.w	r3, r5, r3
 80069f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80069fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006a06:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a0a:	f04f 0200 	mov.w	r2, #0
 8006a0e:	f04f 0300 	mov.w	r3, #0
 8006a12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006a16:	4629      	mov	r1, r5
 8006a18:	008b      	lsls	r3, r1, #2
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a20:	4621      	mov	r1, r4
 8006a22:	008a      	lsls	r2, r1, #2
 8006a24:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a28:	f7f9 ffec 	bl	8000a04 <__aeabi_uldivmod>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4b60      	ldr	r3, [pc, #384]	; (8006bb4 <UART_SetConfig+0x4e4>)
 8006a32:	fba3 2302 	umull	r2, r3, r3, r2
 8006a36:	095b      	lsrs	r3, r3, #5
 8006a38:	011c      	lsls	r4, r3, #4
 8006a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006a44:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006a48:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006a4c:	4642      	mov	r2, r8
 8006a4e:	464b      	mov	r3, r9
 8006a50:	1891      	adds	r1, r2, r2
 8006a52:	61b9      	str	r1, [r7, #24]
 8006a54:	415b      	adcs	r3, r3
 8006a56:	61fb      	str	r3, [r7, #28]
 8006a58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a5c:	4641      	mov	r1, r8
 8006a5e:	1851      	adds	r1, r2, r1
 8006a60:	6139      	str	r1, [r7, #16]
 8006a62:	4649      	mov	r1, r9
 8006a64:	414b      	adcs	r3, r1
 8006a66:	617b      	str	r3, [r7, #20]
 8006a68:	f04f 0200 	mov.w	r2, #0
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a74:	4659      	mov	r1, fp
 8006a76:	00cb      	lsls	r3, r1, #3
 8006a78:	4651      	mov	r1, sl
 8006a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a7e:	4651      	mov	r1, sl
 8006a80:	00ca      	lsls	r2, r1, #3
 8006a82:	4610      	mov	r0, r2
 8006a84:	4619      	mov	r1, r3
 8006a86:	4603      	mov	r3, r0
 8006a88:	4642      	mov	r2, r8
 8006a8a:	189b      	adds	r3, r3, r2
 8006a8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006a90:	464b      	mov	r3, r9
 8006a92:	460a      	mov	r2, r1
 8006a94:	eb42 0303 	adc.w	r3, r2, r3
 8006a98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006aa6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006aa8:	f04f 0200 	mov.w	r2, #0
 8006aac:	f04f 0300 	mov.w	r3, #0
 8006ab0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006ab4:	4649      	mov	r1, r9
 8006ab6:	008b      	lsls	r3, r1, #2
 8006ab8:	4641      	mov	r1, r8
 8006aba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006abe:	4641      	mov	r1, r8
 8006ac0:	008a      	lsls	r2, r1, #2
 8006ac2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006ac6:	f7f9 ff9d 	bl	8000a04 <__aeabi_uldivmod>
 8006aca:	4602      	mov	r2, r0
 8006acc:	460b      	mov	r3, r1
 8006ace:	4611      	mov	r1, r2
 8006ad0:	4b38      	ldr	r3, [pc, #224]	; (8006bb4 <UART_SetConfig+0x4e4>)
 8006ad2:	fba3 2301 	umull	r2, r3, r3, r1
 8006ad6:	095b      	lsrs	r3, r3, #5
 8006ad8:	2264      	movs	r2, #100	; 0x64
 8006ada:	fb02 f303 	mul.w	r3, r2, r3
 8006ade:	1acb      	subs	r3, r1, r3
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	3332      	adds	r3, #50	; 0x32
 8006ae4:	4a33      	ldr	r2, [pc, #204]	; (8006bb4 <UART_SetConfig+0x4e4>)
 8006ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aea:	095b      	lsrs	r3, r3, #5
 8006aec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006af0:	441c      	add	r4, r3
 8006af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006af6:	2200      	movs	r2, #0
 8006af8:	673b      	str	r3, [r7, #112]	; 0x70
 8006afa:	677a      	str	r2, [r7, #116]	; 0x74
 8006afc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006b00:	4642      	mov	r2, r8
 8006b02:	464b      	mov	r3, r9
 8006b04:	1891      	adds	r1, r2, r2
 8006b06:	60b9      	str	r1, [r7, #8]
 8006b08:	415b      	adcs	r3, r3
 8006b0a:	60fb      	str	r3, [r7, #12]
 8006b0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b10:	4641      	mov	r1, r8
 8006b12:	1851      	adds	r1, r2, r1
 8006b14:	6039      	str	r1, [r7, #0]
 8006b16:	4649      	mov	r1, r9
 8006b18:	414b      	adcs	r3, r1
 8006b1a:	607b      	str	r3, [r7, #4]
 8006b1c:	f04f 0200 	mov.w	r2, #0
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b28:	4659      	mov	r1, fp
 8006b2a:	00cb      	lsls	r3, r1, #3
 8006b2c:	4651      	mov	r1, sl
 8006b2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b32:	4651      	mov	r1, sl
 8006b34:	00ca      	lsls	r2, r1, #3
 8006b36:	4610      	mov	r0, r2
 8006b38:	4619      	mov	r1, r3
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	4642      	mov	r2, r8
 8006b3e:	189b      	adds	r3, r3, r2
 8006b40:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b42:	464b      	mov	r3, r9
 8006b44:	460a      	mov	r2, r1
 8006b46:	eb42 0303 	adc.w	r3, r2, r3
 8006b4a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	663b      	str	r3, [r7, #96]	; 0x60
 8006b56:	667a      	str	r2, [r7, #100]	; 0x64
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	f04f 0300 	mov.w	r3, #0
 8006b60:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006b64:	4649      	mov	r1, r9
 8006b66:	008b      	lsls	r3, r1, #2
 8006b68:	4641      	mov	r1, r8
 8006b6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b6e:	4641      	mov	r1, r8
 8006b70:	008a      	lsls	r2, r1, #2
 8006b72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006b76:	f7f9 ff45 	bl	8000a04 <__aeabi_uldivmod>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	4b0d      	ldr	r3, [pc, #52]	; (8006bb4 <UART_SetConfig+0x4e4>)
 8006b80:	fba3 1302 	umull	r1, r3, r3, r2
 8006b84:	095b      	lsrs	r3, r3, #5
 8006b86:	2164      	movs	r1, #100	; 0x64
 8006b88:	fb01 f303 	mul.w	r3, r1, r3
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	011b      	lsls	r3, r3, #4
 8006b90:	3332      	adds	r3, #50	; 0x32
 8006b92:	4a08      	ldr	r2, [pc, #32]	; (8006bb4 <UART_SetConfig+0x4e4>)
 8006b94:	fba2 2303 	umull	r2, r3, r2, r3
 8006b98:	095b      	lsrs	r3, r3, #5
 8006b9a:	f003 020f 	and.w	r2, r3, #15
 8006b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4422      	add	r2, r4
 8006ba6:	609a      	str	r2, [r3, #8]
}
 8006ba8:	bf00      	nop
 8006baa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bb4:	51eb851f 	.word	0x51eb851f

08006bb8 <realloc>:
 8006bb8:	4b02      	ldr	r3, [pc, #8]	; (8006bc4 <realloc+0xc>)
 8006bba:	460a      	mov	r2, r1
 8006bbc:	4601      	mov	r1, r0
 8006bbe:	6818      	ldr	r0, [r3, #0]
 8006bc0:	f000 b802 	b.w	8006bc8 <_realloc_r>
 8006bc4:	20000058 	.word	0x20000058

08006bc8 <_realloc_r>:
 8006bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bcc:	4680      	mov	r8, r0
 8006bce:	4614      	mov	r4, r2
 8006bd0:	460e      	mov	r6, r1
 8006bd2:	b921      	cbnz	r1, 8006bde <_realloc_r+0x16>
 8006bd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd8:	4611      	mov	r1, r2
 8006bda:	f000 b8d3 	b.w	8006d84 <_malloc_r>
 8006bde:	b92a      	cbnz	r2, 8006bec <_realloc_r+0x24>
 8006be0:	f000 f864 	bl	8006cac <_free_r>
 8006be4:	4625      	mov	r5, r4
 8006be6:	4628      	mov	r0, r5
 8006be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bec:	f000 f956 	bl	8006e9c <_malloc_usable_size_r>
 8006bf0:	4284      	cmp	r4, r0
 8006bf2:	4607      	mov	r7, r0
 8006bf4:	d802      	bhi.n	8006bfc <_realloc_r+0x34>
 8006bf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006bfa:	d812      	bhi.n	8006c22 <_realloc_r+0x5a>
 8006bfc:	4621      	mov	r1, r4
 8006bfe:	4640      	mov	r0, r8
 8006c00:	f000 f8c0 	bl	8006d84 <_malloc_r>
 8006c04:	4605      	mov	r5, r0
 8006c06:	2800      	cmp	r0, #0
 8006c08:	d0ed      	beq.n	8006be6 <_realloc_r+0x1e>
 8006c0a:	42bc      	cmp	r4, r7
 8006c0c:	4622      	mov	r2, r4
 8006c0e:	4631      	mov	r1, r6
 8006c10:	bf28      	it	cs
 8006c12:	463a      	movcs	r2, r7
 8006c14:	f000 f83c 	bl	8006c90 <memcpy>
 8006c18:	4631      	mov	r1, r6
 8006c1a:	4640      	mov	r0, r8
 8006c1c:	f000 f846 	bl	8006cac <_free_r>
 8006c20:	e7e1      	b.n	8006be6 <_realloc_r+0x1e>
 8006c22:	4635      	mov	r5, r6
 8006c24:	e7df      	b.n	8006be6 <_realloc_r+0x1e>

08006c26 <memset>:
 8006c26:	4402      	add	r2, r0
 8006c28:	4603      	mov	r3, r0
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d100      	bne.n	8006c30 <memset+0xa>
 8006c2e:	4770      	bx	lr
 8006c30:	f803 1b01 	strb.w	r1, [r3], #1
 8006c34:	e7f9      	b.n	8006c2a <memset+0x4>
	...

08006c38 <__errno>:
 8006c38:	4b01      	ldr	r3, [pc, #4]	; (8006c40 <__errno+0x8>)
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	20000058 	.word	0x20000058

08006c44 <__libc_init_array>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	4d0d      	ldr	r5, [pc, #52]	; (8006c7c <__libc_init_array+0x38>)
 8006c48:	4c0d      	ldr	r4, [pc, #52]	; (8006c80 <__libc_init_array+0x3c>)
 8006c4a:	1b64      	subs	r4, r4, r5
 8006c4c:	10a4      	asrs	r4, r4, #2
 8006c4e:	2600      	movs	r6, #0
 8006c50:	42a6      	cmp	r6, r4
 8006c52:	d109      	bne.n	8006c68 <__libc_init_array+0x24>
 8006c54:	4d0b      	ldr	r5, [pc, #44]	; (8006c84 <__libc_init_array+0x40>)
 8006c56:	4c0c      	ldr	r4, [pc, #48]	; (8006c88 <__libc_init_array+0x44>)
 8006c58:	f000 f938 	bl	8006ecc <_init>
 8006c5c:	1b64      	subs	r4, r4, r5
 8006c5e:	10a4      	asrs	r4, r4, #2
 8006c60:	2600      	movs	r6, #0
 8006c62:	42a6      	cmp	r6, r4
 8006c64:	d105      	bne.n	8006c72 <__libc_init_array+0x2e>
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c6c:	4798      	blx	r3
 8006c6e:	3601      	adds	r6, #1
 8006c70:	e7ee      	b.n	8006c50 <__libc_init_array+0xc>
 8006c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c76:	4798      	blx	r3
 8006c78:	3601      	adds	r6, #1
 8006c7a:	e7f2      	b.n	8006c62 <__libc_init_array+0x1e>
 8006c7c:	08007134 	.word	0x08007134
 8006c80:	08007134 	.word	0x08007134
 8006c84:	08007134 	.word	0x08007134
 8006c88:	0800713c 	.word	0x0800713c

08006c8c <__retarget_lock_acquire_recursive>:
 8006c8c:	4770      	bx	lr

08006c8e <__retarget_lock_release_recursive>:
 8006c8e:	4770      	bx	lr

08006c90 <memcpy>:
 8006c90:	440a      	add	r2, r1
 8006c92:	4291      	cmp	r1, r2
 8006c94:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c98:	d100      	bne.n	8006c9c <memcpy+0xc>
 8006c9a:	4770      	bx	lr
 8006c9c:	b510      	push	{r4, lr}
 8006c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ca6:	4291      	cmp	r1, r2
 8006ca8:	d1f9      	bne.n	8006c9e <memcpy+0xe>
 8006caa:	bd10      	pop	{r4, pc}

08006cac <_free_r>:
 8006cac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cae:	2900      	cmp	r1, #0
 8006cb0:	d044      	beq.n	8006d3c <_free_r+0x90>
 8006cb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cb6:	9001      	str	r0, [sp, #4]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f1a1 0404 	sub.w	r4, r1, #4
 8006cbe:	bfb8      	it	lt
 8006cc0:	18e4      	addlt	r4, r4, r3
 8006cc2:	f000 f8df 	bl	8006e84 <__malloc_lock>
 8006cc6:	4a1e      	ldr	r2, [pc, #120]	; (8006d40 <_free_r+0x94>)
 8006cc8:	9801      	ldr	r0, [sp, #4]
 8006cca:	6813      	ldr	r3, [r2, #0]
 8006ccc:	b933      	cbnz	r3, 8006cdc <_free_r+0x30>
 8006cce:	6063      	str	r3, [r4, #4]
 8006cd0:	6014      	str	r4, [r2, #0]
 8006cd2:	b003      	add	sp, #12
 8006cd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cd8:	f000 b8da 	b.w	8006e90 <__malloc_unlock>
 8006cdc:	42a3      	cmp	r3, r4
 8006cde:	d908      	bls.n	8006cf2 <_free_r+0x46>
 8006ce0:	6825      	ldr	r5, [r4, #0]
 8006ce2:	1961      	adds	r1, r4, r5
 8006ce4:	428b      	cmp	r3, r1
 8006ce6:	bf01      	itttt	eq
 8006ce8:	6819      	ldreq	r1, [r3, #0]
 8006cea:	685b      	ldreq	r3, [r3, #4]
 8006cec:	1949      	addeq	r1, r1, r5
 8006cee:	6021      	streq	r1, [r4, #0]
 8006cf0:	e7ed      	b.n	8006cce <_free_r+0x22>
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	b10b      	cbz	r3, 8006cfc <_free_r+0x50>
 8006cf8:	42a3      	cmp	r3, r4
 8006cfa:	d9fa      	bls.n	8006cf2 <_free_r+0x46>
 8006cfc:	6811      	ldr	r1, [r2, #0]
 8006cfe:	1855      	adds	r5, r2, r1
 8006d00:	42a5      	cmp	r5, r4
 8006d02:	d10b      	bne.n	8006d1c <_free_r+0x70>
 8006d04:	6824      	ldr	r4, [r4, #0]
 8006d06:	4421      	add	r1, r4
 8006d08:	1854      	adds	r4, r2, r1
 8006d0a:	42a3      	cmp	r3, r4
 8006d0c:	6011      	str	r1, [r2, #0]
 8006d0e:	d1e0      	bne.n	8006cd2 <_free_r+0x26>
 8006d10:	681c      	ldr	r4, [r3, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	6053      	str	r3, [r2, #4]
 8006d16:	440c      	add	r4, r1
 8006d18:	6014      	str	r4, [r2, #0]
 8006d1a:	e7da      	b.n	8006cd2 <_free_r+0x26>
 8006d1c:	d902      	bls.n	8006d24 <_free_r+0x78>
 8006d1e:	230c      	movs	r3, #12
 8006d20:	6003      	str	r3, [r0, #0]
 8006d22:	e7d6      	b.n	8006cd2 <_free_r+0x26>
 8006d24:	6825      	ldr	r5, [r4, #0]
 8006d26:	1961      	adds	r1, r4, r5
 8006d28:	428b      	cmp	r3, r1
 8006d2a:	bf04      	itt	eq
 8006d2c:	6819      	ldreq	r1, [r3, #0]
 8006d2e:	685b      	ldreq	r3, [r3, #4]
 8006d30:	6063      	str	r3, [r4, #4]
 8006d32:	bf04      	itt	eq
 8006d34:	1949      	addeq	r1, r1, r5
 8006d36:	6021      	streq	r1, [r4, #0]
 8006d38:	6054      	str	r4, [r2, #4]
 8006d3a:	e7ca      	b.n	8006cd2 <_free_r+0x26>
 8006d3c:	b003      	add	sp, #12
 8006d3e:	bd30      	pop	{r4, r5, pc}
 8006d40:	20000ca4 	.word	0x20000ca4

08006d44 <sbrk_aligned>:
 8006d44:	b570      	push	{r4, r5, r6, lr}
 8006d46:	4e0e      	ldr	r6, [pc, #56]	; (8006d80 <sbrk_aligned+0x3c>)
 8006d48:	460c      	mov	r4, r1
 8006d4a:	6831      	ldr	r1, [r6, #0]
 8006d4c:	4605      	mov	r5, r0
 8006d4e:	b911      	cbnz	r1, 8006d56 <sbrk_aligned+0x12>
 8006d50:	f000 f8ac 	bl	8006eac <_sbrk_r>
 8006d54:	6030      	str	r0, [r6, #0]
 8006d56:	4621      	mov	r1, r4
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f000 f8a7 	bl	8006eac <_sbrk_r>
 8006d5e:	1c43      	adds	r3, r0, #1
 8006d60:	d00a      	beq.n	8006d78 <sbrk_aligned+0x34>
 8006d62:	1cc4      	adds	r4, r0, #3
 8006d64:	f024 0403 	bic.w	r4, r4, #3
 8006d68:	42a0      	cmp	r0, r4
 8006d6a:	d007      	beq.n	8006d7c <sbrk_aligned+0x38>
 8006d6c:	1a21      	subs	r1, r4, r0
 8006d6e:	4628      	mov	r0, r5
 8006d70:	f000 f89c 	bl	8006eac <_sbrk_r>
 8006d74:	3001      	adds	r0, #1
 8006d76:	d101      	bne.n	8006d7c <sbrk_aligned+0x38>
 8006d78:	f04f 34ff 	mov.w	r4, #4294967295
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	bd70      	pop	{r4, r5, r6, pc}
 8006d80:	20000ca8 	.word	0x20000ca8

08006d84 <_malloc_r>:
 8006d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d88:	1ccd      	adds	r5, r1, #3
 8006d8a:	f025 0503 	bic.w	r5, r5, #3
 8006d8e:	3508      	adds	r5, #8
 8006d90:	2d0c      	cmp	r5, #12
 8006d92:	bf38      	it	cc
 8006d94:	250c      	movcc	r5, #12
 8006d96:	2d00      	cmp	r5, #0
 8006d98:	4607      	mov	r7, r0
 8006d9a:	db01      	blt.n	8006da0 <_malloc_r+0x1c>
 8006d9c:	42a9      	cmp	r1, r5
 8006d9e:	d905      	bls.n	8006dac <_malloc_r+0x28>
 8006da0:	230c      	movs	r3, #12
 8006da2:	603b      	str	r3, [r7, #0]
 8006da4:	2600      	movs	r6, #0
 8006da6:	4630      	mov	r0, r6
 8006da8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006e80 <_malloc_r+0xfc>
 8006db0:	f000 f868 	bl	8006e84 <__malloc_lock>
 8006db4:	f8d8 3000 	ldr.w	r3, [r8]
 8006db8:	461c      	mov	r4, r3
 8006dba:	bb5c      	cbnz	r4, 8006e14 <_malloc_r+0x90>
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	4638      	mov	r0, r7
 8006dc0:	f7ff ffc0 	bl	8006d44 <sbrk_aligned>
 8006dc4:	1c43      	adds	r3, r0, #1
 8006dc6:	4604      	mov	r4, r0
 8006dc8:	d155      	bne.n	8006e76 <_malloc_r+0xf2>
 8006dca:	f8d8 4000 	ldr.w	r4, [r8]
 8006dce:	4626      	mov	r6, r4
 8006dd0:	2e00      	cmp	r6, #0
 8006dd2:	d145      	bne.n	8006e60 <_malloc_r+0xdc>
 8006dd4:	2c00      	cmp	r4, #0
 8006dd6:	d048      	beq.n	8006e6a <_malloc_r+0xe6>
 8006dd8:	6823      	ldr	r3, [r4, #0]
 8006dda:	4631      	mov	r1, r6
 8006ddc:	4638      	mov	r0, r7
 8006dde:	eb04 0903 	add.w	r9, r4, r3
 8006de2:	f000 f863 	bl	8006eac <_sbrk_r>
 8006de6:	4581      	cmp	r9, r0
 8006de8:	d13f      	bne.n	8006e6a <_malloc_r+0xe6>
 8006dea:	6821      	ldr	r1, [r4, #0]
 8006dec:	1a6d      	subs	r5, r5, r1
 8006dee:	4629      	mov	r1, r5
 8006df0:	4638      	mov	r0, r7
 8006df2:	f7ff ffa7 	bl	8006d44 <sbrk_aligned>
 8006df6:	3001      	adds	r0, #1
 8006df8:	d037      	beq.n	8006e6a <_malloc_r+0xe6>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	442b      	add	r3, r5
 8006dfe:	6023      	str	r3, [r4, #0]
 8006e00:	f8d8 3000 	ldr.w	r3, [r8]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d038      	beq.n	8006e7a <_malloc_r+0xf6>
 8006e08:	685a      	ldr	r2, [r3, #4]
 8006e0a:	42a2      	cmp	r2, r4
 8006e0c:	d12b      	bne.n	8006e66 <_malloc_r+0xe2>
 8006e0e:	2200      	movs	r2, #0
 8006e10:	605a      	str	r2, [r3, #4]
 8006e12:	e00f      	b.n	8006e34 <_malloc_r+0xb0>
 8006e14:	6822      	ldr	r2, [r4, #0]
 8006e16:	1b52      	subs	r2, r2, r5
 8006e18:	d41f      	bmi.n	8006e5a <_malloc_r+0xd6>
 8006e1a:	2a0b      	cmp	r2, #11
 8006e1c:	d917      	bls.n	8006e4e <_malloc_r+0xca>
 8006e1e:	1961      	adds	r1, r4, r5
 8006e20:	42a3      	cmp	r3, r4
 8006e22:	6025      	str	r5, [r4, #0]
 8006e24:	bf18      	it	ne
 8006e26:	6059      	strne	r1, [r3, #4]
 8006e28:	6863      	ldr	r3, [r4, #4]
 8006e2a:	bf08      	it	eq
 8006e2c:	f8c8 1000 	streq.w	r1, [r8]
 8006e30:	5162      	str	r2, [r4, r5]
 8006e32:	604b      	str	r3, [r1, #4]
 8006e34:	4638      	mov	r0, r7
 8006e36:	f104 060b 	add.w	r6, r4, #11
 8006e3a:	f000 f829 	bl	8006e90 <__malloc_unlock>
 8006e3e:	f026 0607 	bic.w	r6, r6, #7
 8006e42:	1d23      	adds	r3, r4, #4
 8006e44:	1af2      	subs	r2, r6, r3
 8006e46:	d0ae      	beq.n	8006da6 <_malloc_r+0x22>
 8006e48:	1b9b      	subs	r3, r3, r6
 8006e4a:	50a3      	str	r3, [r4, r2]
 8006e4c:	e7ab      	b.n	8006da6 <_malloc_r+0x22>
 8006e4e:	42a3      	cmp	r3, r4
 8006e50:	6862      	ldr	r2, [r4, #4]
 8006e52:	d1dd      	bne.n	8006e10 <_malloc_r+0x8c>
 8006e54:	f8c8 2000 	str.w	r2, [r8]
 8006e58:	e7ec      	b.n	8006e34 <_malloc_r+0xb0>
 8006e5a:	4623      	mov	r3, r4
 8006e5c:	6864      	ldr	r4, [r4, #4]
 8006e5e:	e7ac      	b.n	8006dba <_malloc_r+0x36>
 8006e60:	4634      	mov	r4, r6
 8006e62:	6876      	ldr	r6, [r6, #4]
 8006e64:	e7b4      	b.n	8006dd0 <_malloc_r+0x4c>
 8006e66:	4613      	mov	r3, r2
 8006e68:	e7cc      	b.n	8006e04 <_malloc_r+0x80>
 8006e6a:	230c      	movs	r3, #12
 8006e6c:	603b      	str	r3, [r7, #0]
 8006e6e:	4638      	mov	r0, r7
 8006e70:	f000 f80e 	bl	8006e90 <__malloc_unlock>
 8006e74:	e797      	b.n	8006da6 <_malloc_r+0x22>
 8006e76:	6025      	str	r5, [r4, #0]
 8006e78:	e7dc      	b.n	8006e34 <_malloc_r+0xb0>
 8006e7a:	605b      	str	r3, [r3, #4]
 8006e7c:	deff      	udf	#255	; 0xff
 8006e7e:	bf00      	nop
 8006e80:	20000ca4 	.word	0x20000ca4

08006e84 <__malloc_lock>:
 8006e84:	4801      	ldr	r0, [pc, #4]	; (8006e8c <__malloc_lock+0x8>)
 8006e86:	f7ff bf01 	b.w	8006c8c <__retarget_lock_acquire_recursive>
 8006e8a:	bf00      	nop
 8006e8c:	20000ca0 	.word	0x20000ca0

08006e90 <__malloc_unlock>:
 8006e90:	4801      	ldr	r0, [pc, #4]	; (8006e98 <__malloc_unlock+0x8>)
 8006e92:	f7ff befc 	b.w	8006c8e <__retarget_lock_release_recursive>
 8006e96:	bf00      	nop
 8006e98:	20000ca0 	.word	0x20000ca0

08006e9c <_malloc_usable_size_r>:
 8006e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ea0:	1f18      	subs	r0, r3, #4
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	bfbc      	itt	lt
 8006ea6:	580b      	ldrlt	r3, [r1, r0]
 8006ea8:	18c0      	addlt	r0, r0, r3
 8006eaa:	4770      	bx	lr

08006eac <_sbrk_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d06      	ldr	r5, [pc, #24]	; (8006ec8 <_sbrk_r+0x1c>)
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	4608      	mov	r0, r1
 8006eb6:	602b      	str	r3, [r5, #0]
 8006eb8:	f7fc f9f8 	bl	80032ac <_sbrk>
 8006ebc:	1c43      	adds	r3, r0, #1
 8006ebe:	d102      	bne.n	8006ec6 <_sbrk_r+0x1a>
 8006ec0:	682b      	ldr	r3, [r5, #0]
 8006ec2:	b103      	cbz	r3, 8006ec6 <_sbrk_r+0x1a>
 8006ec4:	6023      	str	r3, [r4, #0]
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}
 8006ec8:	20000c9c 	.word	0x20000c9c

08006ecc <_init>:
 8006ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ece:	bf00      	nop
 8006ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ed2:	bc08      	pop	{r3}
 8006ed4:	469e      	mov	lr, r3
 8006ed6:	4770      	bx	lr

08006ed8 <_fini>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	bf00      	nop
 8006edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ede:	bc08      	pop	{r3}
 8006ee0:	469e      	mov	lr, r3
 8006ee2:	4770      	bx	lr
