

================================================================
== Vitis HLS Report for 'hls_linear_combination'
================================================================
* Date:           Wed May 25 14:54:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_linear_combination
* Solution:       good (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1    |       60|       60|         1|          1|          1|    60|       yes|
        |- LOOP_LC1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- LOOP_LC2  |       95|       95|        37|          1|          1|    60|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 7 }
  Pipeline-2 : II = 1, D = 37, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 46 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 9 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%accumulators_0_0_0 = alloca i32 1"   --->   Operation 47 'alloca' 'accumulators_0_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%accumulators_0_1_0 = alloca i32 1"   --->   Operation 48 'alloca' 'accumulators_0_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%accumulators_0_2_0 = alloca i32 1"   --->   Operation 49 'alloca' 'accumulators_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%accumulators_0_3_0 = alloca i32 1"   --->   Operation 50 'alloca' 'accumulators_0_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%accumulators_1_0_0 = alloca i32 1"   --->   Operation 51 'alloca' 'accumulators_1_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%accumulators_1_1_0 = alloca i32 1"   --->   Operation 52 'alloca' 'accumulators_1_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%accumulators_1_2_0 = alloca i32 1"   --->   Operation 53 'alloca' 'accumulators_1_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%accumulators_1_3_0 = alloca i32 1"   --->   Operation 54 'alloca' 'accumulators_1_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%accumulators_2_0_0 = alloca i32 1"   --->   Operation 55 'alloca' 'accumulators_2_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%accumulators_2_1_0 = alloca i32 1"   --->   Operation 56 'alloca' 'accumulators_2_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%accumulators_2_2_0 = alloca i32 1"   --->   Operation 57 'alloca' 'accumulators_2_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%accumulators_2_3_0 = alloca i32 1"   --->   Operation 58 'alloca' 'accumulators_2_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%accumulators_3_0_0 = alloca i32 1"   --->   Operation 59 'alloca' 'accumulators_3_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%accumulators_3_1_0 = alloca i32 1"   --->   Operation 60 'alloca' 'accumulators_3_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%accumulators_3_2_0 = alloca i32 1"   --->   Operation 61 'alloca' 'accumulators_3_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%accumulators_3_3_0 = alloca i32 1"   --->   Operation 62 'alloca' 'accumulators_3_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%accumulators_4_0_0 = alloca i32 1"   --->   Operation 63 'alloca' 'accumulators_4_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%accumulators_4_1_0 = alloca i32 1"   --->   Operation 64 'alloca' 'accumulators_4_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%accumulators_4_2_0 = alloca i32 1"   --->   Operation 65 'alloca' 'accumulators_4_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%accumulators_4_3_0 = alloca i32 1"   --->   Operation 66 'alloca' 'accumulators_4_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%accumulators_5_0_0 = alloca i32 1"   --->   Operation 67 'alloca' 'accumulators_5_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%accumulators_5_1_0 = alloca i32 1"   --->   Operation 68 'alloca' 'accumulators_5_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%accumulators_5_2_0 = alloca i32 1"   --->   Operation 69 'alloca' 'accumulators_5_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%accumulators_5_3_0 = alloca i32 1"   --->   Operation 70 'alloca' 'accumulators_5_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%accumulators_6_0_0 = alloca i32 1"   --->   Operation 71 'alloca' 'accumulators_6_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%accumulators_6_1_0 = alloca i32 1"   --->   Operation 72 'alloca' 'accumulators_6_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%accumulators_6_2_0 = alloca i32 1"   --->   Operation 73 'alloca' 'accumulators_6_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%accumulators_6_3_0 = alloca i32 1"   --->   Operation 74 'alloca' 'accumulators_6_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%accumulators_7_0_0 = alloca i32 1"   --->   Operation 75 'alloca' 'accumulators_7_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%accumulators_7_1_0 = alloca i32 1"   --->   Operation 76 'alloca' 'accumulators_7_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%accumulators_7_2_0 = alloca i32 1"   --->   Operation 77 'alloca' 'accumulators_7_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%accumulators_7_3_0 = alloca i32 1"   --->   Operation 78 'alloca' 'accumulators_7_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%accumulators_8_0_0 = alloca i32 1"   --->   Operation 79 'alloca' 'accumulators_8_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%accumulators_8_1_0 = alloca i32 1"   --->   Operation 80 'alloca' 'accumulators_8_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%accumulators_8_2_0 = alloca i32 1"   --->   Operation 81 'alloca' 'accumulators_8_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%accumulators_8_3_0 = alloca i32 1"   --->   Operation 82 'alloca' 'accumulators_8_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%accumulators_9_0_0 = alloca i32 1"   --->   Operation 83 'alloca' 'accumulators_9_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%accumulators_9_1_0 = alloca i32 1"   --->   Operation 84 'alloca' 'accumulators_9_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%accumulators_9_2_0 = alloca i32 1"   --->   Operation 85 'alloca' 'accumulators_9_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%accumulators_9_3_0 = alloca i32 1"   --->   Operation 86 'alloca' 'accumulators_9_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%accumulators_10_0_0 = alloca i32 1"   --->   Operation 87 'alloca' 'accumulators_10_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%accumulators_10_1_0 = alloca i32 1"   --->   Operation 88 'alloca' 'accumulators_10_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%accumulators_10_2_0 = alloca i32 1"   --->   Operation 89 'alloca' 'accumulators_10_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%accumulators_10_3_0 = alloca i32 1"   --->   Operation 90 'alloca' 'accumulators_10_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%accumulators_11_0_0 = alloca i32 1"   --->   Operation 91 'alloca' 'accumulators_11_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%accumulators_11_1_0 = alloca i32 1"   --->   Operation 92 'alloca' 'accumulators_11_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%accumulators_11_2_0 = alloca i32 1"   --->   Operation 93 'alloca' 'accumulators_11_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%accumulators_11_3_0 = alloca i32 1"   --->   Operation 94 'alloca' 'accumulators_11_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%accumulators_12_0_0 = alloca i32 1"   --->   Operation 95 'alloca' 'accumulators_12_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%accumulators_12_1_0 = alloca i32 1"   --->   Operation 96 'alloca' 'accumulators_12_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%accumulators_12_2_0 = alloca i32 1"   --->   Operation 97 'alloca' 'accumulators_12_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%accumulators_13_0_0 = alloca i32 1"   --->   Operation 98 'alloca' 'accumulators_13_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%accumulators_13_1_0 = alloca i32 1"   --->   Operation 99 'alloca' 'accumulators_13_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%accumulators_13_2_0 = alloca i32 1"   --->   Operation 100 'alloca' 'accumulators_13_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%accumulators_14_0_0 = alloca i32 1"   --->   Operation 101 'alloca' 'accumulators_14_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%accumulators_14_1_0 = alloca i32 1"   --->   Operation 102 'alloca' 'accumulators_14_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%accumulators_14_2_0 = alloca i32 1"   --->   Operation 103 'alloca' 'accumulators_14_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%accumulators_15_0_0 = alloca i32 1"   --->   Operation 104 'alloca' 'accumulators_15_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%accumulators_15_1_0 = alloca i32 1"   --->   Operation 105 'alloca' 'accumulators_15_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%accumulators_15_2_0 = alloca i32 1"   --->   Operation 106 'alloca' 'accumulators_15_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 107 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecs"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %coeffs"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %coeffs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len" [hls_linear_combination/hls_linear_combination.cpp:4]   --->   Operation 116 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%br_ln8 = br void %memset.loop" [hls_linear_combination/hls_linear_combination.cpp:8]   --->   Operation 117 'br' 'br_ln8' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void, i6 %empty_8, void %memset.loop.split1072"   --->   Operation 118 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.82ns)   --->   "%empty_8 = add i6 %empty, i6 1"   --->   Operation 119 'add' 'empty_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.42ns)   --->   "%exitcond136 = icmp_eq  i6 %empty, i6 60"   --->   Operation 121 'icmp' 'exitcond136' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 122 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond136, void %memset.loop.split, void %split"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%empty_10 = trunc i6 %empty"   --->   Operation 124 'trunc' 'empty_10' <Predicate = (!exitcond136)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%newIndex1055_t = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty, i32 4, i32 5"   --->   Operation 125 'partselect' 'newIndex1055_t' <Predicate = (!exitcond136)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.42ns)   --->   "%switch_ln0 = switch i4 %empty_10, void %branch31, i4 0, void %branch16, i4 1, void %branch17, i4 2, void %branch18, i4 3, void %branch19, i4 4, void %branch20, i4 5, void %branch21, i4 6, void %branch22, i4 7, void %branch23, i4 8, void %branch24, i4 9, void %branch25, i4 10, void %branch26, i4 11, void %branch27, i4 12, void %branch28, i4 13, void %branch29, i4 14, void %branch30"   --->   Operation 126 'switch' 'switch_ln0' <Predicate = (!exitcond136)> <Delay = 1.42>
ST_2 : Operation 127 [1/1] (1.13ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch88, i2 0, void %branch30.memset.loop.split1072_crit_edge, i2 1, void %branch87"   --->   Operation 127 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 14)> <Delay = 1.13>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_14_1_0"   --->   Operation 128 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 14 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 14 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_14_0_0"   --->   Operation 130 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 14 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 14 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_14_2_0"   --->   Operation 132 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 14 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 14 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.13ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch85, i2 0, void %branch29.memset.loop.split1072_crit_edge, i2 1, void %branch84"   --->   Operation 134 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 13)> <Delay = 1.13>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_13_1_0"   --->   Operation 135 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 13 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 13 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_13_0_0"   --->   Operation 137 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 13 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 138 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 13 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_13_2_0"   --->   Operation 139 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 13 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 13 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.13ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch82, i2 0, void %branch28.memset.loop.split1072_crit_edge, i2 1, void %branch81"   --->   Operation 141 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 12)> <Delay = 1.13>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_12_1_0"   --->   Operation 142 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 12 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 12 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_12_0_0"   --->   Operation 144 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 12 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 145 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 12 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_12_2_0"   --->   Operation 146 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 12 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 12 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch79, i2 0, void %branch27.memset.loop.split1072_crit_edge, i2 1, void %branch77, i2 2, void %branch78"   --->   Operation 148 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 11)> <Delay = 1.30>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_11_2_0"   --->   Operation 149 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_11_1_0"   --->   Operation 151 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_11_0_0"   --->   Operation 153 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_11_3_0"   --->   Operation 155 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 156 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 11 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch75, i2 0, void %branch26.memset.loop.split1072_crit_edge, i2 1, void %branch73, i2 2, void %branch74"   --->   Operation 157 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 10)> <Delay = 1.30>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_10_2_0"   --->   Operation 158 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_10_1_0"   --->   Operation 160 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_10_0_0"   --->   Operation 162 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_10_3_0"   --->   Operation 164 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 10 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch71, i2 0, void %branch25.memset.loop.split1072_crit_edge, i2 1, void %branch69, i2 2, void %branch70"   --->   Operation 166 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 9)> <Delay = 1.30>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_9_2_0"   --->   Operation 167 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 168 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_9_1_0"   --->   Operation 169 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 170 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_9_0_0"   --->   Operation 171 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_9_3_0"   --->   Operation 173 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 9 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch67, i2 0, void %branch24.memset.loop.split1072_crit_edge, i2 1, void %branch65, i2 2, void %branch66"   --->   Operation 175 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 8)> <Delay = 1.30>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_8_2_0"   --->   Operation 176 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_8_1_0"   --->   Operation 178 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_8_0_0"   --->   Operation 180 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_8_3_0"   --->   Operation 182 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 183 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 8 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch63, i2 0, void %branch23.memset.loop.split1072_crit_edge, i2 1, void %branch61, i2 2, void %branch62"   --->   Operation 184 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 7)> <Delay = 1.30>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_7_2_0"   --->   Operation 185 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_7_1_0"   --->   Operation 187 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_7_0_0"   --->   Operation 189 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_7_3_0"   --->   Operation 191 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 7 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch59, i2 0, void %branch22.memset.loop.split1072_crit_edge, i2 1, void %branch57, i2 2, void %branch58"   --->   Operation 193 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 6)> <Delay = 1.30>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_6_2_0"   --->   Operation 194 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 195 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_6_1_0"   --->   Operation 196 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 197 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_6_0_0"   --->   Operation 198 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_6_3_0"   --->   Operation 200 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 6 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch55, i2 0, void %branch21.memset.loop.split1072_crit_edge, i2 1, void %branch53, i2 2, void %branch54"   --->   Operation 202 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 5)> <Delay = 1.30>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_5_2_0"   --->   Operation 203 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_5_1_0"   --->   Operation 205 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 206 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_5_0_0"   --->   Operation 207 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_5_3_0"   --->   Operation 209 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 5 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch51, i2 0, void %branch20.memset.loop.split1072_crit_edge, i2 1, void %branch49, i2 2, void %branch50"   --->   Operation 211 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 4)> <Delay = 1.30>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_4_2_0"   --->   Operation 212 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 213 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_4_1_0"   --->   Operation 214 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 215 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_4_0_0"   --->   Operation 216 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 217 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_4_3_0"   --->   Operation 218 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 219 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 4 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch47, i2 0, void %branch19.memset.loop.split1072_crit_edge, i2 1, void %branch45, i2 2, void %branch46"   --->   Operation 220 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 3)> <Delay = 1.30>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_3_2_0"   --->   Operation 221 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_3_1_0"   --->   Operation 223 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 224 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_3_0_0"   --->   Operation 225 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_3_3_0"   --->   Operation 227 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 3 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch43, i2 0, void %branch18.memset.loop.split1072_crit_edge, i2 1, void %branch41, i2 2, void %branch42"   --->   Operation 229 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 2)> <Delay = 1.30>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_2_2_0"   --->   Operation 230 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_2_1_0"   --->   Operation 232 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 233 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_2_0_0"   --->   Operation 234 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 235 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_2_3_0"   --->   Operation 236 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 237 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 2 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch39, i2 0, void %branch17.memset.loop.split1072_crit_edge, i2 1, void %branch37, i2 2, void %branch38"   --->   Operation 238 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 1)> <Delay = 1.30>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_1_2_0"   --->   Operation 239 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_1_1_0"   --->   Operation 241 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_1_0_0"   --->   Operation 243 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_1_3_0"   --->   Operation 245 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 246 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 1 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch35, i2 0, void %branch16.memset.loop.split1072_crit_edge, i2 1, void %branch33, i2 2, void %branch34"   --->   Operation 247 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 0)> <Delay = 1.30>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_0_2_0"   --->   Operation 248 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 249 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 2)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_0_1_0"   --->   Operation 250 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 251 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_0_0_0"   --->   Operation 252 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 253 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_0_3_0"   --->   Operation 254 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 255 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 0 & newIndex1055_t == 3)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.13ns)   --->   "%switch_ln0 = switch i2 %newIndex1055_t, void %branch91, i2 0, void %branch31.memset.loop.split1072_crit_edge, i2 1, void %branch90"   --->   Operation 256 'switch' 'switch_ln0' <Predicate = (!exitcond136 & empty_10 == 15)> <Delay = 1.13>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_15_1_0"   --->   Operation 257 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 15 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 258 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 15 & newIndex1055_t == 1)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_15_0_0"   --->   Operation 259 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 15 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 260 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 15 & newIndex1055_t == 0)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accumulators_15_2_0"   --->   Operation 261 'store' 'store_ln0' <Predicate = (!exitcond136 & empty_10 == 15 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1072"   --->   Operation 262 'br' 'br_ln0' <Predicate = (!exitcond136 & empty_10 == 15 & newIndex1055_t != 0 & newIndex1055_t != 1)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 263 'br' 'br_ln0' <Predicate = (!exitcond136)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%coeffs_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %coeffs"   --->   Operation 264 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%vecs_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %vecs" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 265 'read' 'vecs_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%vecs_load_cast = zext i8 %vecs_read" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 266 'zext' 'vecs_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%coeffs_load_cast = zext i8 %coeffs_read"   --->   Operation 267 'zext' 'coeffs_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (4.17ns)   --->   "%mul_ln10 = mul i16 %vecs_load_cast, i16 %coeffs_load_cast" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 268 'mul' 'mul_ln10' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%mul_ln10_cast = zext i16 %mul_ln10" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 269 'zext' 'mul_ln10_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [2/2] (6.91ns)   --->   "%mul_ln10_1 = mul i32 %mul_ln10_cast, i32 %len_read" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 270 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 271 [1/2] (6.91ns)   --->   "%mul_ln10_1 = mul i32 %mul_ln10_cast, i32 %len_read" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 271 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%accumulators_0_0_0_load = load i32 %accumulators_0_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 272 'load' 'accumulators_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%accumulators_0_1_0_load = load i32 %accumulators_0_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 273 'load' 'accumulators_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%accumulators_0_2_0_load = load i32 %accumulators_0_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 274 'load' 'accumulators_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%accumulators_0_3_0_load = load i32 %accumulators_0_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 275 'load' 'accumulators_0_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%accumulators_1_0_0_load = load i32 %accumulators_1_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 276 'load' 'accumulators_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%accumulators_1_1_0_load = load i32 %accumulators_1_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 277 'load' 'accumulators_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%accumulators_1_2_0_load = load i32 %accumulators_1_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 278 'load' 'accumulators_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%accumulators_1_3_0_load = load i32 %accumulators_1_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 279 'load' 'accumulators_1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%accumulators_2_0_0_load = load i32 %accumulators_2_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 280 'load' 'accumulators_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%accumulators_2_1_0_load = load i32 %accumulators_2_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 281 'load' 'accumulators_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%accumulators_2_2_0_load = load i32 %accumulators_2_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 282 'load' 'accumulators_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%accumulators_2_3_0_load = load i32 %accumulators_2_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 283 'load' 'accumulators_2_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%accumulators_3_0_0_load = load i32 %accumulators_3_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 284 'load' 'accumulators_3_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%accumulators_3_1_0_load = load i32 %accumulators_3_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 285 'load' 'accumulators_3_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%accumulators_3_2_0_load = load i32 %accumulators_3_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 286 'load' 'accumulators_3_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%accumulators_3_3_0_load = load i32 %accumulators_3_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 287 'load' 'accumulators_3_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%accumulators_4_0_0_load = load i32 %accumulators_4_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 288 'load' 'accumulators_4_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%accumulators_4_1_0_load = load i32 %accumulators_4_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 289 'load' 'accumulators_4_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%accumulators_4_2_0_load = load i32 %accumulators_4_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 290 'load' 'accumulators_4_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%accumulators_4_3_0_load = load i32 %accumulators_4_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 291 'load' 'accumulators_4_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%accumulators_5_0_0_load = load i32 %accumulators_5_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 292 'load' 'accumulators_5_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%accumulators_5_1_0_load = load i32 %accumulators_5_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 293 'load' 'accumulators_5_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%accumulators_5_2_0_load = load i32 %accumulators_5_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 294 'load' 'accumulators_5_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%accumulators_5_3_0_load = load i32 %accumulators_5_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 295 'load' 'accumulators_5_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%accumulators_6_0_0_load = load i32 %accumulators_6_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 296 'load' 'accumulators_6_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%accumulators_6_1_0_load = load i32 %accumulators_6_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 297 'load' 'accumulators_6_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%accumulators_6_2_0_load = load i32 %accumulators_6_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 298 'load' 'accumulators_6_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%accumulators_6_3_0_load = load i32 %accumulators_6_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 299 'load' 'accumulators_6_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%accumulators_7_0_0_load = load i32 %accumulators_7_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 300 'load' 'accumulators_7_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%accumulators_7_1_0_load = load i32 %accumulators_7_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 301 'load' 'accumulators_7_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%accumulators_7_2_0_load = load i32 %accumulators_7_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 302 'load' 'accumulators_7_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%accumulators_7_3_0_load = load i32 %accumulators_7_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 303 'load' 'accumulators_7_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%accumulators_8_0_0_load = load i32 %accumulators_8_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 304 'load' 'accumulators_8_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%accumulators_8_1_0_load = load i32 %accumulators_8_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 305 'load' 'accumulators_8_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%accumulators_8_2_0_load = load i32 %accumulators_8_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 306 'load' 'accumulators_8_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%accumulators_8_3_0_load = load i32 %accumulators_8_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 307 'load' 'accumulators_8_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%accumulators_9_0_0_load = load i32 %accumulators_9_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 308 'load' 'accumulators_9_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%accumulators_9_1_0_load = load i32 %accumulators_9_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 309 'load' 'accumulators_9_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%accumulators_9_2_0_load = load i32 %accumulators_9_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 310 'load' 'accumulators_9_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%accumulators_9_3_0_load = load i32 %accumulators_9_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 311 'load' 'accumulators_9_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%accumulators_10_0_0_load = load i32 %accumulators_10_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 312 'load' 'accumulators_10_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%accumulators_10_1_0_load = load i32 %accumulators_10_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 313 'load' 'accumulators_10_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%accumulators_10_2_0_load = load i32 %accumulators_10_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 314 'load' 'accumulators_10_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%accumulators_10_3_0_load = load i32 %accumulators_10_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 315 'load' 'accumulators_10_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%accumulators_11_0_0_load = load i32 %accumulators_11_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 316 'load' 'accumulators_11_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%accumulators_11_1_0_load = load i32 %accumulators_11_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 317 'load' 'accumulators_11_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%accumulators_11_2_0_load = load i32 %accumulators_11_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 318 'load' 'accumulators_11_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%accumulators_11_3_0_load = load i32 %accumulators_11_3_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 319 'load' 'accumulators_11_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%accumulators_12_0_0_load = load i32 %accumulators_12_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 320 'load' 'accumulators_12_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%accumulators_12_1_0_load = load i32 %accumulators_12_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 321 'load' 'accumulators_12_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%accumulators_12_2_0_load = load i32 %accumulators_12_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 322 'load' 'accumulators_12_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%accumulators_13_0_0_load = load i32 %accumulators_13_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 323 'load' 'accumulators_13_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%accumulators_13_1_0_load = load i32 %accumulators_13_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 324 'load' 'accumulators_13_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%accumulators_13_2_0_load = load i32 %accumulators_13_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 325 'load' 'accumulators_13_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%accumulators_14_0_0_load = load i32 %accumulators_14_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 326 'load' 'accumulators_14_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%accumulators_14_1_0_load = load i32 %accumulators_14_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 327 'load' 'accumulators_14_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%accumulators_14_2_0_load = load i32 %accumulators_14_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 328 'load' 'accumulators_14_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%accumulators_15_0_0_load = load i32 %accumulators_15_0_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 329 'load' 'accumulators_15_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%accumulators_15_1_0_load = load i32 %accumulators_15_1_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 330 'load' 'accumulators_15_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%accumulators_15_2_0_load = load i32 %accumulators_15_2_0" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 331 'load' 'accumulators_15_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (2.55ns)   --->   "%accumulators_0_0 = add i32 %accumulators_0_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 332 'add' 'accumulators_0_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (2.55ns)   --->   "%accumulators_0_1 = add i32 %accumulators_0_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 333 'add' 'accumulators_0_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (2.55ns)   --->   "%accumulators_0_2 = add i32 %accumulators_0_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 334 'add' 'accumulators_0_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (2.55ns)   --->   "%accumulators_0_3 = add i32 %accumulators_0_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 335 'add' 'accumulators_0_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (2.55ns)   --->   "%accumulators_1_0 = add i32 %accumulators_1_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 336 'add' 'accumulators_1_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (2.55ns)   --->   "%accumulators_1_1 = add i32 %accumulators_1_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 337 'add' 'accumulators_1_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (2.55ns)   --->   "%accumulators_1_2 = add i32 %accumulators_1_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 338 'add' 'accumulators_1_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (2.55ns)   --->   "%accumulators_1_3 = add i32 %accumulators_1_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 339 'add' 'accumulators_1_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (2.55ns)   --->   "%accumulators_2_0 = add i32 %accumulators_2_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 340 'add' 'accumulators_2_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (2.55ns)   --->   "%accumulators_2_1 = add i32 %accumulators_2_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 341 'add' 'accumulators_2_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (2.55ns)   --->   "%accumulators_2_2 = add i32 %accumulators_2_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 342 'add' 'accumulators_2_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (2.55ns)   --->   "%accumulators_2_3 = add i32 %accumulators_2_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 343 'add' 'accumulators_2_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (2.55ns)   --->   "%accumulators_3_0 = add i32 %accumulators_3_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 344 'add' 'accumulators_3_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (2.55ns)   --->   "%accumulators_3_1 = add i32 %accumulators_3_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 345 'add' 'accumulators_3_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (2.55ns)   --->   "%accumulators_3_2 = add i32 %accumulators_3_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 346 'add' 'accumulators_3_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (2.55ns)   --->   "%accumulators_3_3 = add i32 %accumulators_3_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 347 'add' 'accumulators_3_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (2.55ns)   --->   "%accumulators_4_0 = add i32 %accumulators_4_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 348 'add' 'accumulators_4_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (2.55ns)   --->   "%accumulators_4_1 = add i32 %accumulators_4_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 349 'add' 'accumulators_4_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (2.55ns)   --->   "%accumulators_4_2 = add i32 %accumulators_4_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 350 'add' 'accumulators_4_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (2.55ns)   --->   "%accumulators_4_3 = add i32 %accumulators_4_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 351 'add' 'accumulators_4_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (2.55ns)   --->   "%accumulators_5_0 = add i32 %accumulators_5_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 352 'add' 'accumulators_5_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (2.55ns)   --->   "%accumulators_5_1 = add i32 %accumulators_5_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 353 'add' 'accumulators_5_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (2.55ns)   --->   "%accumulators_5_2 = add i32 %accumulators_5_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 354 'add' 'accumulators_5_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (2.55ns)   --->   "%accumulators_5_3 = add i32 %accumulators_5_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 355 'add' 'accumulators_5_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (2.55ns)   --->   "%accumulators_6_0 = add i32 %accumulators_6_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 356 'add' 'accumulators_6_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (2.55ns)   --->   "%accumulators_6_1 = add i32 %accumulators_6_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 357 'add' 'accumulators_6_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (2.55ns)   --->   "%accumulators_6_2 = add i32 %accumulators_6_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 358 'add' 'accumulators_6_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (2.55ns)   --->   "%accumulators_6_3 = add i32 %accumulators_6_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 359 'add' 'accumulators_6_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (2.55ns)   --->   "%accumulators_7_0 = add i32 %accumulators_7_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 360 'add' 'accumulators_7_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (2.55ns)   --->   "%accumulators_7_1 = add i32 %accumulators_7_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 361 'add' 'accumulators_7_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (2.55ns)   --->   "%accumulators_7_2 = add i32 %accumulators_7_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 362 'add' 'accumulators_7_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (2.55ns)   --->   "%accumulators_7_3 = add i32 %accumulators_7_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 363 'add' 'accumulators_7_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (2.55ns)   --->   "%accumulators_8_0 = add i32 %accumulators_8_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 364 'add' 'accumulators_8_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (2.55ns)   --->   "%accumulators_8_1 = add i32 %accumulators_8_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 365 'add' 'accumulators_8_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (2.55ns)   --->   "%accumulators_8_2 = add i32 %accumulators_8_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 366 'add' 'accumulators_8_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (2.55ns)   --->   "%accumulators_8_3 = add i32 %accumulators_8_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 367 'add' 'accumulators_8_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (2.55ns)   --->   "%accumulators_9_0 = add i32 %accumulators_9_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 368 'add' 'accumulators_9_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (2.55ns)   --->   "%accumulators_9_1 = add i32 %accumulators_9_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 369 'add' 'accumulators_9_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (2.55ns)   --->   "%accumulators_9_2 = add i32 %accumulators_9_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 370 'add' 'accumulators_9_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (2.55ns)   --->   "%accumulators_9_3 = add i32 %accumulators_9_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 371 'add' 'accumulators_9_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (2.55ns)   --->   "%accumulators_10_0 = add i32 %accumulators_10_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 372 'add' 'accumulators_10_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (2.55ns)   --->   "%accumulators_10_1 = add i32 %accumulators_10_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 373 'add' 'accumulators_10_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (2.55ns)   --->   "%accumulators_10_2 = add i32 %accumulators_10_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 374 'add' 'accumulators_10_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (2.55ns)   --->   "%accumulators_10_3 = add i32 %accumulators_10_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 375 'add' 'accumulators_10_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (2.55ns)   --->   "%accumulators_11_0 = add i32 %accumulators_11_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 376 'add' 'accumulators_11_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (2.55ns)   --->   "%accumulators_11_1 = add i32 %accumulators_11_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 377 'add' 'accumulators_11_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (2.55ns)   --->   "%accumulators_11_2 = add i32 %accumulators_11_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 378 'add' 'accumulators_11_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (2.55ns)   --->   "%accumulators_11_3 = add i32 %accumulators_11_3_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 379 'add' 'accumulators_11_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (2.55ns)   --->   "%accumulators_12_0 = add i32 %accumulators_12_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 380 'add' 'accumulators_12_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (2.55ns)   --->   "%accumulators_12_1 = add i32 %accumulators_12_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 381 'add' 'accumulators_12_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (2.55ns)   --->   "%accumulators_12_2 = add i32 %accumulators_12_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 382 'add' 'accumulators_12_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (2.55ns)   --->   "%accumulators_13_0 = add i32 %accumulators_13_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 383 'add' 'accumulators_13_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (2.55ns)   --->   "%accumulators_13_1 = add i32 %accumulators_13_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 384 'add' 'accumulators_13_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (2.55ns)   --->   "%accumulators_13_2 = add i32 %accumulators_13_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 385 'add' 'accumulators_13_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (2.55ns)   --->   "%accumulators_14_0 = add i32 %accumulators_14_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 386 'add' 'accumulators_14_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (2.55ns)   --->   "%accumulators_14_1 = add i32 %accumulators_14_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 387 'add' 'accumulators_14_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (2.55ns)   --->   "%accumulators_14_2 = add i32 %accumulators_14_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 388 'add' 'accumulators_14_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (2.55ns)   --->   "%accumulators_15_0 = add i32 %accumulators_15_0_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 389 'add' 'accumulators_15_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (2.55ns)   --->   "%accumulators_15_1 = add i32 %accumulators_15_1_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 390 'add' 'accumulators_15_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (2.55ns)   --->   "%accumulators_15_2 = add i32 %accumulators_15_2_0_load, i32 %mul_ln10_1" [hls_linear_combination/hls_linear_combination.cpp:13]   --->   Operation 391 'add' 'accumulators_15_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 392 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %split, i32 %add_ln10, void %.split4" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 393 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (2.55ns)   --->   "%add_ln10 = add i32 %i, i32 1" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 394 'add' 'add_ln10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (2.47ns)   --->   "%icmp_ln10 = icmp_eq  i32 %i, i32 %len_read" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 395 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split4, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 396 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 397 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 398 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 399 'br' 'br_ln0' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 400 [1/1] (1.58ns)   --->   "%br_ln17 = br void %._crit_edge.loopexit" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 400 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.06>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln17, void %.split1036, i6 0, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 401 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (1.82ns)   --->   "%add_ln17 = add i6 %i_1, i6 1" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 402 'add' 'add_ln17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [1/1] (1.42ns)   --->   "%icmp_ln17 = icmp_eq  i6 %i_1, i6 60" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 403 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 404 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split, void" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 405 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 406 'specpipeline' 'specpipeline_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 407 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i6 %i_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 408 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i_1, i32 4, i32 5" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 409 'partselect' 'trunc_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (1.42ns)   --->   "%switch_ln23 = switch i4 %trunc_ln23, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 410 'switch' 'switch_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.42>
ST_9 : Operation 411 [1/1] (1.70ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_14_0, i32 %accumulators_14_1, i32 %accumulators_14_2, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 411 'mux' 'tmp_14' <Predicate = (!icmp_ln17 & trunc_ln23 == 14)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 412 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 14)> <Delay = 2.06>
ST_9 : Operation 413 [1/1] (1.70ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_13_0, i32 %accumulators_13_1, i32 %accumulators_13_2, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 413 'mux' 'tmp_13' <Predicate = (!icmp_ln17 & trunc_ln23 == 13)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 414 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 13)> <Delay = 2.06>
ST_9 : Operation 415 [1/1] (1.70ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_12_0, i32 %accumulators_12_1, i32 %accumulators_12_2, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 415 'mux' 'tmp_12' <Predicate = (!icmp_ln17 & trunc_ln23 == 12)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 416 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 12)> <Delay = 2.06>
ST_9 : Operation 417 [1/1] (1.82ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_11_0, i32 %accumulators_11_1, i32 %accumulators_11_2, i32 %accumulators_11_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 417 'mux' 'tmp_11' <Predicate = (!icmp_ln17 & trunc_ln23 == 11)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 418 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 11)> <Delay = 2.06>
ST_9 : Operation 419 [1/1] (1.82ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_10_0, i32 %accumulators_10_1, i32 %accumulators_10_2, i32 %accumulators_10_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 419 'mux' 'tmp_10' <Predicate = (!icmp_ln17 & trunc_ln23 == 10)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 420 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 10)> <Delay = 2.06>
ST_9 : Operation 421 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_9_0, i32 %accumulators_9_1, i32 %accumulators_9_2, i32 %accumulators_9_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 421 'mux' 'tmp_s' <Predicate = (!icmp_ln17 & trunc_ln23 == 9)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 422 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 9)> <Delay = 2.06>
ST_9 : Operation 423 [1/1] (1.82ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_8_0, i32 %accumulators_8_1, i32 %accumulators_8_2, i32 %accumulators_8_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 423 'mux' 'tmp_9' <Predicate = (!icmp_ln17 & trunc_ln23 == 8)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 424 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 8)> <Delay = 2.06>
ST_9 : Operation 425 [1/1] (1.82ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_7_0, i32 %accumulators_7_1, i32 %accumulators_7_2, i32 %accumulators_7_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 425 'mux' 'tmp_8' <Predicate = (!icmp_ln17 & trunc_ln23 == 7)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 426 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 7)> <Delay = 2.06>
ST_9 : Operation 427 [1/1] (1.82ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_6_0, i32 %accumulators_6_1, i32 %accumulators_6_2, i32 %accumulators_6_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 427 'mux' 'tmp_7' <Predicate = (!icmp_ln17 & trunc_ln23 == 6)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 428 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 428 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 6)> <Delay = 2.06>
ST_9 : Operation 429 [1/1] (1.82ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_5_0, i32 %accumulators_5_1, i32 %accumulators_5_2, i32 %accumulators_5_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 429 'mux' 'tmp_6' <Predicate = (!icmp_ln17 & trunc_ln23 == 5)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 430 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 430 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 5)> <Delay = 2.06>
ST_9 : Operation 431 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_4_0, i32 %accumulators_4_1, i32 %accumulators_4_2, i32 %accumulators_4_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 431 'mux' 'tmp_5' <Predicate = (!icmp_ln17 & trunc_ln23 == 4)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 432 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 4)> <Delay = 2.06>
ST_9 : Operation 433 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_3_0, i32 %accumulators_3_1, i32 %accumulators_3_2, i32 %accumulators_3_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 433 'mux' 'tmp_4' <Predicate = (!icmp_ln17 & trunc_ln23 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 434 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 3)> <Delay = 2.06>
ST_9 : Operation 435 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_2_0, i32 %accumulators_2_1, i32 %accumulators_2_2, i32 %accumulators_2_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 435 'mux' 'tmp_3' <Predicate = (!icmp_ln17 & trunc_ln23 == 2)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 436 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 2)> <Delay = 2.06>
ST_9 : Operation 437 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_1_0, i32 %accumulators_1_1, i32 %accumulators_1_2, i32 %accumulators_1_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 437 'mux' 'tmp_2' <Predicate = (!icmp_ln17 & trunc_ln23 == 1)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 438 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 1)> <Delay = 2.06>
ST_9 : Operation 439 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_0_0, i32 %accumulators_0_1, i32 %accumulators_0_2, i32 %accumulators_0_3, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 439 'mux' 'tmp_1' <Predicate = (!icmp_ln17 & trunc_ln23 == 0)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 440 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 0)> <Delay = 2.06>
ST_9 : Operation 441 [1/1] (1.70ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_15_0, i32 %accumulators_15_1, i32 %accumulators_15_2, i2 %trunc_ln23_1" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 441 'mux' 'tmp' <Predicate = (!icmp_ln17 & trunc_ln23 == 15)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (2.06ns)   --->   "%br_ln23 = br void %.split1036" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 442 'br' 'br_ln23' <Predicate = (!icmp_ln17 & trunc_ln23 == 15)> <Delay = 2.06>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%phi_ln23 = phi i32 %tmp_1, void %branch0, i32 %tmp_2, void %branch1, i32 %tmp_3, void %branch2, i32 %tmp_4, void %branch3, i32 %tmp_5, void %branch4, i32 %tmp_6, void %branch5, i32 %tmp_7, void %branch6, i32 %tmp_8, void %branch7, i32 %tmp_9, void %branch8, i32 %tmp_s, void %branch9, i32 %tmp_10, void %branch10, i32 %tmp_11, void %branch11, i32 %tmp_12, void %branch12, i32 %tmp_13, void %branch13, i32 %tmp_14, void %branch14, i32 %tmp, void %branch15" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 443 'phi' 'phi_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 444 [36/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 444 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 445 [35/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 445 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 446 [34/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 446 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 447 [33/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 447 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 448 [32/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 448 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 449 [31/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 449 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 450 [30/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 450 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 451 [29/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 451 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 452 [28/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 452 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 453 [27/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 453 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 454 [26/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 454 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 455 [25/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 455 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 456 [24/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 456 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 457 [23/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 457 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 458 [22/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 458 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 459 [21/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 459 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 460 [20/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 460 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 461 [19/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 461 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 462 [18/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 462 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 463 [17/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 463 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 464 [16/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 464 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 465 [15/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 465 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 466 [14/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 466 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 467 [13/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 467 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 468 [12/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 468 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 469 [11/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 469 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 470 [10/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 470 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 471 [9/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 471 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 472 [8/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 472 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 473 [7/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 473 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 474 [6/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 474 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 475 [5/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 475 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 476 [4/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 476 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 477 [3/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 477 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.33>
ST_44 : Operation 478 [2/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 478 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.33>
ST_45 : Operation 479 [1/36] (4.33ns)   --->   "%urem_ln23 = urem i32 %phi_ln23, i32 31" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 479 'urem' 'urem_ln23' <Predicate = (!icmp_ln17)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i8 %urem_ln23" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 480 'trunc' 'trunc_ln23_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_45 : Operation 481 [1/1] (0.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_r, i8 %trunc_ln23_2" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 481 'write' 'write_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_45 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 482 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 46 <SV = 9> <Delay = 0.00>
ST_46 : Operation 483 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [hls_linear_combination/hls_linear_combination.cpp:27]   --->   Operation 483 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_8') [77]  (1.59 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_8') [77]  (0 ns)
	'add' operation ('empty_8') [78]  (1.83 ns)

 <State 3>: 4.17ns
The critical path consists of the following:
	wire read on port 'coeffs' [362]  (0 ns)
	'mul' operation ('mul_ln10', hls_linear_combination/hls_linear_combination.cpp:10) [366]  (4.17 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_1', hls_linear_combination/hls_linear_combination.cpp:10) [368]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_1', hls_linear_combination/hls_linear_combination.cpp:10) [368]  (6.91 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'load' operation ('accumulators_0_0_0_load', hls_linear_combination/hls_linear_combination.cpp:13) on local variable 'accumulators_0_0_0' [302]  (0 ns)
	'add' operation ('accumulators[0][0]', hls_linear_combination/hls_linear_combination.cpp:13) [369]  (2.55 ns)

 <State 7>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:10) with incoming values : ('add_ln10', hls_linear_combination/hls_linear_combination.cpp:10) [431]  (0 ns)
	'add' operation ('add_ln10', hls_linear_combination/hls_linear_combination.cpp:10) [432]  (2.55 ns)

 <State 8>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:17) with incoming values : ('add_ln17', hls_linear_combination/hls_linear_combination.cpp:17) [442]  (1.59 ns)

 <State 9>: 2.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln23', hls_linear_combination/hls_linear_combination.cpp:23) with incoming values : ('tmp_14', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_13', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_12', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_11', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_10', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_s', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_9', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_8', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_7', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_6', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_5', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_4', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_3', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_2', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_1', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp', hls_linear_combination/hls_linear_combination.cpp:23) [502]  (2.06 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'phi' operation ('phi_ln23', hls_linear_combination/hls_linear_combination.cpp:23) with incoming values : ('tmp_14', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_13', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_12', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_11', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_10', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_s', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_9', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_8', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_7', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_6', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_5', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_4', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_3', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_2', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp_1', hls_linear_combination/hls_linear_combination.cpp:23) ('tmp', hls_linear_combination/hls_linear_combination.cpp:23) [502]  (0 ns)
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 15>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 16>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 17>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 18>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 19>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 35>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 36>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 37>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 38>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 39>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 40>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 41>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 42>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 43>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 44>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 45>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', hls_linear_combination/hls_linear_combination.cpp:23) [503]  (4.34 ns)

 <State 46>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
