REG_00
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_00:
.. table:: REG_00, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | reg_mipirx_pd_ibias  | R/W   | Power down analogibias | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 15   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_mipirx_pd_rxlp   | R/W   | Power down analog RXLP | 0x3f |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_04
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_04:
.. table:: REG_04, Offset Address: 0x004
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_mipirx_sel_clk\  | R/W   | Analog macro clock     | 0x0  |
	|      | _channel             |       | lane select            |      |
	+------+----------------------+-------+------------------------+------+
	| 30:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_mipimpll_clk\    | R/W   | Gating test clock from | 0x0  |
	|      | _csi_en              |       | mipimpll               |      |
	+------+----------------------+-------+------------------------+------+

REG_30
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_30:
.. table:: REG_30, Offset Address: 0x030
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_sensor_phy_mode  | R/W   | Sensor PHY mode enable | 0x0  |
	|      |                      |       | select                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: 1C4D                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: 1C2D + 1C2D         |      |
	|      |                      |       |                        |      |
	|      |                      |       | else: reserved         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:3 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_34
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_34:
.. table:: REG_34, Offset Address: 0x034
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_mipirx_ro_cal0   | RO    | Analog lane 0          |      |
	|      |                      |       | calibration result     |      |
	+------+----------------------+-------+------------------------+------+

REG_38
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_38:
.. table:: REG_38, Offset Address: 0x038
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_mipirx_ro_cal1   | RO    | Analog lane 1          |      |
	|      |                      |       | calibration result     |      |
	+------+----------------------+-------+------------------------+------+

REG_3C
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_3c:
.. table:: REG_3C, Offset Address: 0x03c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_mipirx_ro_cal2   | RO    | Analog lane 2          |      |
	|      |                      |       | calibration result     |      |
	+------+----------------------+-------+------------------------+------+

REG_40
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_40:
.. table:: REG_40, Offset Address: 0x040
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_mipirx_ro_cal3   | RO    | Analog lane 3          |      |
	|      |                      |       | calibration result     |      |
	+------+----------------------+-------+------------------------+------+

REG_44
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_44:
.. table:: REG_44, Offset Address: 0x044
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_mipirx_ro_cal4   | RO    | Analog lane 4          |      |
	|      |                      |       | calibration result     |      |
	+------+----------------------+-------+------------------------+------+

REG_48
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_48:
.. table:: REG_48, Offset Address: 0x048
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_mipirx_ro_cal5   | RO    | Analog lane 5          |      |
	|      |                      |       | calibration result     |      |
	+------+----------------------+-------+------------------------+------+

REG_80
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_80:
.. table:: REG_80, Offset Address: 0x080
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_ad_d0_clk_inv    | R/W   | AD clock lane0 inverse | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_ad_d1_clk_inv    | R/W   | AD clock lane1 inverse | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_ad_d2_clk_inv    | R/W   | AD clock lane2 inverse | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_ad_d3_clk_inv    | R/W   | AD clock lane3 inverse | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_ad_d4_clk_inv    | R/W   | AD clock lane4 inverse | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_ad_d5_clk_inv    | R/W   | AD clock lane5 inverse | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_A0
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_a0:
.. table:: REG_A0, Offset Address: 0x0a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_cam0_vtt         | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_cam0_vs_str      | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_A4
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_a4:
.. table:: REG_A4, Offset Address: 0x0a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_cam0_vs_stp      | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_cam0_htt         | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_A8
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_a8:
.. table:: REG_A8, Offset Address: 0x0a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_cam0_hs_str      | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_cam0_hs_stp      | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_AC
||||||

.. _table_mipi_rx_phy_0x0a0d0000_reg_ac:
.. table:: REG_AC, Offset Address: 0x0ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_cam0_vs_pol      | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_cam0_hs_pol      | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_cam0_tgen_en     | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:3 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
