# xilinx-summer-school
project about DDS and FIR by FPGA using Verilog
