	.file	"md5_compress.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	md5_compress
	.type	md5_compress, @function
md5_compress:
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,30
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 30 */
/* stack size = 36 */
.L__stack_usage = 36
	std Y+28,r25
	std Y+27,r24
	std Y+30,r23
	std Y+29,r22
	ldd r24,Y+27
	ldd r25,Y+28
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	ldd r26,Z+2
	ldd r27,Z+3
	std Y+1,r24
	std Y+2,r25
	std Y+3,r26
	std Y+4,r27
	ldd r24,Y+27
	ldd r25,Y+28
	movw r30,r24
	ldd r24,Z+4
	ldd r25,Z+5
	ldd r26,Z+6
	ldd r27,Z+7
	std Y+5,r24
	std Y+6,r25
	std Y+7,r26
	std Y+8,r27
	ldd r24,Y+27
	ldd r25,Y+28
	movw r30,r24
	ldd r24,Z+8
	ldd r25,Z+9
	ldd r26,Z+10
	ldd r27,Z+11
	std Y+9,r24
	std Y+10,r25
	std Y+11,r26
	std Y+12,r27
	ldd r24,Y+27
	ldd r25,Y+28
	movw r30,r24
	ldd r24,Z+12
	ldd r25,Z+13
	ldd r26,Z+14
	ldd r27,Z+15
	std Y+13,r24
	std Y+14,r25
	std Y+15,r26
	std Y+16,r27
	std Y+18,__zero_reg__
	std Y+17,__zero_reg__
	rjmp .L2
.L3:
	ldd r18,Y+5
	ldd r19,Y+6
	ldd r20,Y+7
	ldd r21,Y+8
	ldd r24,Y+9
	ldd r25,Y+10
	ldd r26,Y+11
	ldd r27,Y+12
	and r18,r24
	and r19,r25
	and r20,r26
	and r21,r27
	ldd r24,Y+5
	ldd r25,Y+6
	ldd r26,Y+7
	ldd r27,Y+8
	movw r14,r24
	movw r16,r26
	com r14
	com r15
	com r16
	com r17
	ldd r24,Y+13
	ldd r25,Y+14
	ldd r26,Y+15
	ldd r27,Y+16
	and r24,r14
	and r25,r15
	and r26,r16
	and r27,r17
	or r24,r18
	or r25,r19
	or r26,r20
	or r27,r21
	std Y+19,r24
	std Y+20,r25
	std Y+21,r26
	std Y+22,r27
	ldd r24,Y+13
	ldd r25,Y+14
	ldd r26,Y+15
	ldd r27,Y+16
	std Y+23,r24
	std Y+24,r25
	std Y+25,r26
	std Y+26,r27
	ldd r24,Y+9
	ldd r25,Y+10
	ldd r26,Y+11
	ldd r27,Y+12
	std Y+13,r24
	std Y+14,r25
	std Y+15,r26
	std Y+16,r27
	ldd r24,Y+5
	ldd r25,Y+6
	ldd r26,Y+7
	ldd r27,Y+8
	std Y+9,r24
	std Y+10,r25
	std Y+11,r26
	std Y+12,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldd r20,Y+3
	ldd r21,Y+4
	ldd r24,Y+19
	ldd r25,Y+20
	ldd r26,Y+21
	ldd r27,Y+22
	add r18,r24
	adc r19,r25
	adc r20,r26
	adc r21,r27
	ldd r24,Y+17
	ldd r25,Y+18
	lsl r24
	rol r25
	lsl r24
	rol r25
	ldd r22,Y+29
	ldd r23,Y+30
	add r24,r22
	adc r25,r23
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	ldd r26,Z+2
	ldd r27,Z+3
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	add r24,r24
	adc r25,r25
	adc r26,r26
	adc r27,r27
	add r24,r24
	adc r25,r25
	adc r26,r26
	adc r27,r27
	add r24,r24
	adc r25,r25
	adc r26,r26
	adc r27,r27
	add r24,r24
	adc r25,r25
	adc r26,r26
	adc r27,r27
	add r24,r24
	adc r25,r25
	adc r26,r26
	adc r27,r27
	add r24,r24
	adc r25,r25
	adc r26,r26
	adc r27,r27
	add r24,r24
	adc r25,r25
	adc r26,r26
	adc r27,r27
	movw r18,r24
	movw r20,r26
	ldd r24,Y+5
	ldd r25,Y+6
	ldd r26,Y+7
	ldd r27,Y+8
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	std Y+5,r24
	std Y+6,r25
	std Y+7,r26
	std Y+8,r27
	ldd r24,Y+23
	ldd r25,Y+24
	ldd r26,Y+25
	ldd r27,Y+26
	std Y+1,r24
	std Y+2,r25
	std Y+3,r26
	std Y+4,r27
	ldd r24,Y+17
	ldd r25,Y+18
	adiw r24,1
	std Y+18,r25
	std Y+17,r24
.L2:
	ldd r24,Y+17
	ldd r25,Y+18
	sbiw r24,16
	brge .+2
	rjmp .L3
	ldd r24,Y+27
	ldd r25,Y+28
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	ldd r18,Y+27
	ldd r19,Y+28
	movw r30,r18
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldd r24,Y+27
	ldd r25,Y+28
	adiw r24,4
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	ldd r24,Y+27
	ldd r25,Y+28
	movw r22,r24
	subi r22,-4
	sbci r23,-1
	ldd r24,Y+5
	ldd r25,Y+6
	ldd r26,Y+7
	ldd r27,Y+8
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldd r24,Y+27
	ldd r25,Y+28
	adiw r24,8
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	ldd r24,Y+27
	ldd r25,Y+28
	movw r22,r24
	subi r22,-8
	sbci r23,-1
	ldd r24,Y+9
	ldd r25,Y+10
	ldd r26,Y+11
	ldd r27,Y+12
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldd r24,Y+27
	ldd r25,Y+28
	adiw r24,12
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	ldd r24,Y+27
	ldd r25,Y+28
	movw r22,r24
	subi r22,-12
	sbci r23,-1
	ldd r24,Y+13
	ldd r25,Y+14
	ldd r26,Y+15
	ldd r27,Y+16
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	nop
/* epilogue start */
	adiw r28,30
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	ret
	.size	md5_compress, .-md5_compress
	.ident	"GCC: (GNU) 7.3.0"
