{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534565198591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534565198591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 18 12:06:38 2018 " "Processing started: Sat Aug 18 12:06:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534565198591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534565198591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_IMC_PMSM -c DSP_FPGA_IMC_PMSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_IMC_PMSM -c DSP_FPGA_IMC_PMSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534565198591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1534565199169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file inverter_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverter_clk " "Found entity 1: inverter_clk" {  } { { "inverter_clk.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/inverter_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deadband.v 1 1 " "Found 1 design units, including 1 entities, in source file deadband.v" { { "Info" "ISGN_ENTITY_NAME" "1 deadband " "Found entity 1: deadband" {  } { { "deadband.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/deadband.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xfpga_write.v 1 1 " "Found 1 design units, including 1 entities, in source file xfpga_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 XFPGA_WRITE " "Found entity 1: XFPGA_WRITE" {  } { { "xfpga_write.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_any.v 1 1 " "Found 1 design units, including 1 entities, in source file div_any.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_any " "Found entity 1: div_any" {  } { { "div_any.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/div_any.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xfpga_read.v 1 1 " "Found 1 design units, including 1 entities, in source file xfpga_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 XFPGA_READ " "Found entity 1: XFPGA_READ" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_fpga_imc_pmsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dsp_fpga_imc_pmsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DSP_FPGA_IMC_PMSM " "Found entity 1: DSP_FPGA_IMC_PMSM" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mainpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainPLL " "Found entity 1: MainPLL" {  } { { "MainPLL.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/MainPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_duty.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_duty " "Found entity 1: grid_duty" {  } { { "grid_duty.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/grid_duty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "retifier_clk.v(98) " "Verilog HDL information at retifier_clk.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "retifier_clk.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/retifier_clk.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1534565199294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "retifier_clk.v(129) " "Verilog HDL information at retifier_clk.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "retifier_clk.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/retifier_clk.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1534565199294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retifier_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file retifier_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rectifier_clk " "Found entity 1: rectifier_clk" {  } { { "retifier_clk.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/retifier_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565199294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565199294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSP_FPGA_IMC_PMSM " "Elaborating entity \"DSP_FPGA_IMC_PMSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534565200937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_any div_any:inst " "Elaborating entity \"div_any\" for hierarchy \"div_any:inst\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { 752 -464 -240 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565200984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainPLL MainPLL:inst3 " "Elaborating entity \"MainPLL\" for hierarchy \"MainPLL:inst3\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst3" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { 440 -616 -328 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565200984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MainPLL:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MainPLL:inst3\|altpll:altpll_component\"" {  } { { "MainPLL.v" "altpll_component" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/MainPLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainPLL:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"MainPLL:inst3\|altpll:altpll_component\"" {  } { { "MainPLL.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/MainPLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainPLL:inst3\|altpll:altpll_component " "Instantiated megafunction \"MainPLL:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MainPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MainPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201046 ""}  } { { "MainPLL.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/MainPLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534565201046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mainpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mainpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainPLL_altpll " "Found entity 1: MainPLL_altpll" {  } { { "db/mainpll_altpll.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/db/mainpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534565201109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534565201109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainPLL_altpll MainPLL:inst3\|altpll:altpll_component\|MainPLL_altpll:auto_generated " "Elaborating entity \"MainPLL_altpll\" for hierarchy \"MainPLL:inst3\|altpll:altpll_component\|MainPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deadband deadband:inst8 " "Elaborating entity \"deadband\" for hierarchy \"deadband:inst8\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst8" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { -120 856 1040 -8 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectifier_clk rectifier_clk:inst5 " "Elaborating entity \"rectifier_clk\" for hierarchy \"rectifier_clk:inst5\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst5" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { 160 456 640 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_duty grid_duty:inst6 " "Elaborating entity \"grid_duty\" for hierarchy \"grid_duty:inst6\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst6" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { 160 56 352 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XFPGA_READ XFPGA_READ:inst2 " "Elaborating entity \"XFPGA_READ\" for hierarchy \"XFPGA_READ:inst2\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst2" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { 160 -544 -336 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_clk inverter_clk:inst16 " "Elaborating entity \"inverter_clk\" for hierarchy \"inverter_clk:inst16\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst16" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { 720 600 800 864 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XFPGA_WRITE XFPGA_WRITE:inst4 " "Elaborating entity \"XFPGA_WRITE\" for hierarchy \"XFPGA_WRITE:inst4\"" {  } { { "DSP_FPGA_IMC_PMSM.bdf" "inst4" { Schematic "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/DSP_FPGA_IMC_PMSM.bdf" { { -80 -544 -328 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565201156 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[15\] XD\[15\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[15\]\" to the node \"XD\[15\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[14\] XD\[14\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[14\]\" to the node \"XD\[14\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[13\] XD\[13\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[13\]\" to the node \"XD\[13\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[12\] XD\[12\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[12\]\" to the node \"XD\[12\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[11\] XD\[11\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[11\]\" to the node \"XD\[11\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[10\] XD\[10\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[10\]\" to the node \"XD\[10\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[9\] XD\[9\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[9\]\" to the node \"XD\[9\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[8\] XD\[8\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[8\]\" to the node \"XD\[8\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[7\] XD\[7\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[7\]\" to the node \"XD\[7\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[6\] XD\[6\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[6\]\" to the node \"XD\[6\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[5\] XD\[5\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[5\]\" to the node \"XD\[5\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[4\] XD\[4\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[4\]\" to the node \"XD\[4\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[3\] XD\[3\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[3\]\" to the node \"XD\[3\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[2\] XD\[2\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[2\]\" to the node \"XD\[2\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[1\] XD\[1\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[1\]\" to the node \"XD\[1\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "XFPGA_READ:inst2\|xdata\[0\] XD\[0\] " "Removed fan-out from the always-disabled I/O buffer \"XFPGA_READ:inst2\|xdata\[0\]\" to the node \"XD\[0\]\"" {  } { { "xfpga_read.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/xfpga_read.v" 84 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534565204749 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1534565204749 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "inverter_clk.v" "" { Text "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/inverter_clk.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1534565204765 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1534565204765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1534565205343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/output_files/DSP_FPGA_IMC_PMSM.map.smsg " "Generated suppressed messages file D:/WORKSPACES/TSMC workspace/FOC of PMSM Drive Systems/FPGA/FPGA_TSMC_PMSM_B1_V1.0/output_files/DSP_FPGA_IMC_PMSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1534565206718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534565207468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534565207468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1153 " "Implemented 1153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534565208796 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534565208796 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1534565208796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1088 " "Implemented 1088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534565208796 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1534565208796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534565208796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534565208827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 18 12:06:48 2018 " "Processing ended: Sat Aug 18 12:06:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534565208827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534565208827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534565208827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534565208827 ""}
