<module HW_revision="" XML_version="1" description="CS  Clock System" id="CS  Clock System">
<register acronym="CSCTL0" description="CS Control Register 0" id="CSCTL0" offset=" 0x0160" width="16"></register>
<register acronym="CSCTL1" description="CS Control Register 1" id="CSCTL1" offset=" 0x0162" width="16">
<bitfield begin="3" description="DCO frequency select Bit: 0" end="1" id="DCOFSEL" range="" resetval="0" rwaccess="RW" width="3">
<bitenum description="DCO frequency select: 0" id="DCOFSEL_0" token="DCOFSEL_0" value="0"></bitenum>
<bitenum description="DCO frequency select: 1" id="DCOFSEL_1" token="DCOFSEL_1" value="1"></bitenum>
<bitenum description="DCO frequency select: 2" id="DCOFSEL_2" token="DCOFSEL_2" value="2"></bitenum>
<bitenum description="DCO frequency select: 3" id="DCOFSEL_3" token="DCOFSEL_3" value="3"></bitenum>
<bitenum description="DCO frequency select: 4" id="DCOFSEL_4" token="DCOFSEL_4" value="4"></bitenum>
<bitenum description="DCO frequency select: 5" id="DCOFSEL_5" token="DCOFSEL_5" value="5"></bitenum>
<bitenum description="DCO frequency select: 6" id="DCOFSEL_6" token="DCOFSEL_6" value="6"></bitenum>
<bitenum description="DCO frequency select: 7" id="DCOFSEL_7" token="DCOFSEL_7" value="7"></bitenum></bitfield>
<bitfield begin="6" description="DCO range select." end="6" id="DCORSEL" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="CSCTL2" description="CS Control Register 2" id="CSCTL2" offset=" 0x0164" width="16">
<bitfield begin="2" description="MCLK Source Select Bit: 0" end="0" id="SELM" range="" resetval="0" rwaccess="RW" width="3">
<bitenum description="MCLK Source Select 0" id="SELM_0" token="SELM_0" value="0"></bitenum>
<bitenum description="MCLK Source Select 1" id="SELM_1" token="SELM_1" value="1"></bitenum>
<bitenum description="MCLK Source Select 2" id="SELM_2" token="SELM_2" value="2"></bitenum>
<bitenum description="MCLK Source Select 3" id="SELM_3" token="SELM_3" value="3"></bitenum>
<bitenum description="MCLK Source Select 4" id="SELM_4" token="SELM_4" value="4"></bitenum>
<bitenum description="MCLK Source Select 5" id="SELM_5" token="SELM_5" value="5"></bitenum>
<bitenum description="MCLK Source Select 6" id="SELM_6" token="SELM_6" value="6"></bitenum>
<bitenum description="MCLK Source Select 7" id="SELM_7" token="SELM_7" value="7"></bitenum></bitfield>
<bitfield begin="6" description="SMCLK Source Select Bit: 0" end="4" id="SELS" range="" resetval="0" rwaccess="RW" width="3">
<bitenum description="SMCLK Source Select 0" id="SELS_0" token="SELS_0" value="0"></bitenum>
<bitenum description="SMCLK Source Select 1" id="SELS_1" token="SELS_1" value="1"></bitenum>
<bitenum description="SMCLK Source Select 2" id="SELS_2" token="SELS_2" value="2"></bitenum>
<bitenum description="SMCLK Source Select 3" id="SELS_3" token="SELS_3" value="3"></bitenum>
<bitenum description="SMCLK Source Select 4" id="SELS_4" token="SELS_4" value="4"></bitenum>
<bitenum description="SMCLK Source Select 5" id="SELS_5" token="SELS_5" value="5"></bitenum>
<bitenum description="SMCLK Source Select 6" id="SELS_6" token="SELS_6" value="6"></bitenum>
<bitenum description="SMCLK Source Select 7" id="SELS_7" token="SELS_7" value="7"></bitenum></bitfield>
<bitfield begin="10" description="ACLK Source Select Bit: 0" end="8" id="SELA" range="" resetval="0" rwaccess="RW" width="3">
<bitenum description="ACLK Source Select 0" id="SELA_0" token="SELA_0" value="0"></bitenum>
<bitenum description="ACLK Source Select 1" id="SELA_1" token="SELA_1" value="1"></bitenum>
<bitenum description="ACLK Source Select 2" id="SELA_2" token="SELA_2" value="2"></bitenum>
<bitenum description="ACLK Source Select 3" id="SELA_3" token="SELA_3" value="3"></bitenum>
<bitenum description="ACLK Source Select 4" id="SELA_4" token="SELA_4" value="4"></bitenum>
<bitenum description="ACLK Source Select 5" id="SELA_5" token="SELA_5" value="5"></bitenum>
<bitenum description="ACLK Source Select 6" id="SELA_6" token="SELA_6" value="6"></bitenum>
<bitenum description="ACLK Source Select 7" id="SELA_7" token="SELA_7" value="7"></bitenum></bitfield></register>
<register acronym="CSCTL3" description="CS Control Register 3" id="CSCTL3" offset=" 0x0166" width="16">
<bitfield begin="2" description="MCLK Divider Bit: 0" end="0" id="DIVM" range="" resetval="0" rwaccess="RW" width="3">
<bitenum description="MCLK Source Divider 0" id="DIVM_0" token="DIVM_0" value="0"></bitenum>
<bitenum description="MCLK Source Divider 1" id="DIVM_1" token="DIVM_1" value="1"></bitenum>
<bitenum description="MCLK Source Divider 2" id="DIVM_2" token="DIVM_2" value="2"></bitenum>
<bitenum description="MCLK Source Divider 3" id="DIVM_3" token="DIVM_3" value="3"></bitenum>
<bitenum description="MCLK Source Divider 4" id="DIVM_4" token="DIVM_4" value="4"></bitenum>
<bitenum description="MCLK Source Divider 5" id="DIVM_5" token="DIVM_5" value="5"></bitenum></bitfield>
<bitfield begin="6" description="SMCLK Divider Bit: 0" end="4" id="DIVS" range="" resetval="0" rwaccess="RW" width="3">
<bitenum description="SMCLK Source Divider 0" id="DIVS_0" token="DIVS_0" value="0"></bitenum>
<bitenum description="SMCLK Source Divider 1" id="DIVS_1" token="DIVS_1" value="1"></bitenum>
<bitenum description="SMCLK Source Divider 2" id="DIVS_2" token="DIVS_2" value="2"></bitenum>
<bitenum description="SMCLK Source Divider 3" id="DIVS_3" token="DIVS_3" value="3"></bitenum>
<bitenum description="SMCLK Source Divider 4" id="DIVS_4" token="DIVS_4" value="4"></bitenum>
<bitenum description="SMCLK Source Divider 5" id="DIVS_5" token="DIVS_5" value="5"></bitenum></bitfield>
<bitfield begin="10" description="ACLK Divider Bit: 0" end="8" id="DIVA" range="" resetval="0" rwaccess="RW" width="3">
<bitenum description="ACLK Source Divider 0" id="DIVA_0" token="DIVA_0" value="0"></bitenum>
<bitenum description="ACLK Source Divider 1" id="DIVA_1" token="DIVA_1" value="1"></bitenum>
<bitenum description="ACLK Source Divider 2" id="DIVA_2" token="DIVA_2" value="2"></bitenum>
<bitenum description="ACLK Source Divider 3" id="DIVA_3" token="DIVA_3" value="3"></bitenum>
<bitenum description="ACLK Source Divider 4" id="DIVA_4" token="DIVA_4" value="4"></bitenum>
<bitenum description="ACLK Source Divider 5" id="DIVA_5" token="DIVA_5" value="5"></bitenum></bitfield></register>
<register acronym="CSCTL4" description="CS Control Register 4" id="CSCTL4" offset=" 0x0168" width="16">
<bitfield begin="0" description="Low Frequency Oscillator (LFXT) disable" end="0" id="LFXTOFF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="SMCLK Off" end="1" id="SMCLKOFF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="VLO Off" end="3" id="VLOOFF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="LFXT bypass mode : 0: internal 1:sourced from external pin" end="4" id="LFXTBYPASS" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="LFXT Drive Level mode Bit 0" end="6" id="LFXTDRIVE" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="LFXT Drive Level mode: 0" id="LFXTDRIVE_0" token="LFXTDRIVE_0" value="0"></bitenum>
<bitenum description="LFXT Drive Level mode: 1" id="LFXTDRIVE_1" token="LFXTDRIVE_1" value="1"></bitenum>
<bitenum description="LFXT Drive Level mode: 2" id="LFXTDRIVE_2" token="LFXTDRIVE_2" value="2"></bitenum>
<bitenum description="LFXT Drive Level mode: 3" id="LFXTDRIVE_3" token="LFXTDRIVE_3" value="3"></bitenum></bitfield>
<bitfield begin="8" description="High Frequency Oscillator disable" end="8" id="HFXTOFF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="HFXT frequency selection Bit 1" end="10" id="HFFREQ" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="HFXT frequency selection: 0" id="HFFREQ_0" token="HFFREQ_0" value="0"></bitenum>
<bitenum description="HFXT frequency selection: 1" id="HFFREQ_1" token="HFFREQ_1" value="1"></bitenum>
<bitenum description="HFXT frequency selection: 2" id="HFFREQ_2" token="HFFREQ_2" value="2"></bitenum>
<bitenum description="HFXT frequency selection: 3" id="HFFREQ_3" token="HFFREQ_3" value="3"></bitenum></bitfield>
<bitfield begin="12" description="HFXT bypass mode : 0: internal 1:sourced from external pin" end="12" id="HFXTBYPASS" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="HFXT Drive Level mode Bit 0" end="14" id="HFXTDRIVE" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="HFXT Drive Level mode: 0" id="HFXTDRIVE_0" token="HFXTDRIVE_0" value="0"></bitenum>
<bitenum description="HFXT Drive Level mode: 1" id="HFXTDRIVE_1" token="HFXTDRIVE_1" value="1"></bitenum>
<bitenum description="HFXT Drive Level mode: 2" id="HFXTDRIVE_2" token="HFXTDRIVE_2" value="2"></bitenum>
<bitenum description="HFXT Drive Level mode: 3" id="HFXTDRIVE_3" token="HFXTDRIVE_3" value="3"></bitenum></bitfield></register>
<register acronym="CSCTL5" description="CS Control Register 5" id="CSCTL5" offset=" 0x016A" width="16">
<bitfield begin="0" description="LFXT Low Frequency Oscillator Fault Flag" end="0" id="LFXTOFFG" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="HFXT High Frequency Oscillator Fault Flag" end="1" id="HFXTOFFG" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="Enable start counter for XT1" end="6" id="ENSTFCNT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="Enable start counter for XT2" end="7" id="ENSTFCNT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="CSCTL6" description="CS Control Register 6" id="CSCTL6" offset=" 0x016C" width="16">
<bitfield begin="0" description="ACLK Clock Request Enable" end="0" id="ACLKREQEN" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="MCLK Clock Request Enable" end="1" id="MCLKREQEN" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="SMCLK Clock Request Enable" end="2" id="SMCLKREQEN" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="MODOSC Clock Request Enable" end="3" id="MODCLKREQEN" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>