#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Jan  7 17:28:15 2018
# Process ID: 15376
# Current directory: C:/Users/99486/Desktop/architecture/risc-v/risc-v
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5904 C:\Users\99486\Desktop\architecture\risc-v\risc-v\risc-v.xpr
# Log file: C:/Users/99486/Desktop/architecture/risc-v/risc-v/vivado.log
# Journal file: C:/Users/99486/Desktop/architecture/risc-v/risc-v\vivado.jou
#-----------------------------------------------------------
start_gui
ERROR: [Common 17-190] Invalid Tcl eval of 'open_project C:/Users/99486/Desktop/architecture/study/hello/hello.xpr' during processing of event '42'.
ERROR: [Common 17-190] Invalid Tcl eval of 'open_project C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.xpr' during processing of event '288'.
ERROR: [Common 17-39] 'rdi::open_ppr_or_dcp' failed due to earlier errors.
open_project C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex_mem.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id_ex.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/if_id.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem_wb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/memory.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 769.801 ; gain = 72.906
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc32i
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 3de1b15d774f4e50b2e81004d1069335 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sopc_tb_behav xil_defaultlib.sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.risc32i
Compiling module xil_defaultlib.sopc
Compiling module xil_defaultlib.sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sopc_tb_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim/xsim.dir/sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim/xsim.dir/sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jan  7 18:22:44 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  7 18:22:44 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 813.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sopc_tb_behav -key {Behavioral:sim_1:Functional:sopc_tb} -tclbatch {sopc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 814.227 ; gain = 0.742
save_wave_config {C:/Users/99486/Desktop/architecture/risc-v/risc-v/sopc_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/99486/Desktop/architecture/risc-v/risc-v/sopc_tb_behav.wcfg
set_property xsim.view C:/Users/99486/Desktop/architecture/risc-v/risc-v/sopc_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 818.523 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc32i
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 3de1b15d774f4e50b2e81004d1069335 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sopc_tb_behav xil_defaultlib.sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.risc32i
Compiling module xil_defaultlib.sopc
Compiling module xil_defaultlib.sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sopc_tb_behav -key {Behavioral:sim_1:Functional:sopc_tb} -tclbatch {sopc_tb.tcl} -view {C:/Users/99486/Desktop/architecture/risc-v/risc-v/sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/99486/Desktop/architecture/risc-v/risc-v/sopc_tb_behav.wcfg
source sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 821.402 ; gain = 2.879
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan  7 18:26:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/runme.log
[Sun Jan  7 18:26:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: sopc_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 940.242 ; gain = 102.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sopc_tb' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v:20]
INFO: [Synth 8-638] synthesizing module 'sopc' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:13]
INFO: [Synth 8-638] synthesizing module 'risc32i' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:5]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (1#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-638] synthesizing module 'if_id' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:4]
INFO: [Synth 8-256] done synthesizing module 'if_id' (2#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:4]
INFO: [Synth 8-638] synthesizing module 'id' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:131]
INFO: [Synth 8-226] default block is never used [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:184]
INFO: [Synth 8-256] done synthesizing module 'id' (3#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:4]
INFO: [Synth 8-638] synthesizing module 'id_ex' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (4#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ex' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:4]
WARNING: [Synth 8-151] case item 5'b00110 is unreachable [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:72]
INFO: [Synth 8-256] done synthesizing module 'ex' (5#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:4]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:112]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (6#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:112]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:48]
INFO: [Synth 8-256] done synthesizing module 'mem' (7#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:154]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (8#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:154]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v:5]
INFO: [Synth 8-256] done synthesizing module 'regfile' (9#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v:5]
INFO: [Synth 8-638] synthesizing module 'ctrl' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (10#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'cache' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:4]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\99486\Desktop\architecture\risc-v\risc-v\risc-v.srcs\sources_1\new\inst.mem' is read successfully [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:30]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_reg" dissolved into registers
WARNING: [Synth 8-3848] Net Tx in module/entity cache does not have driver. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:22]
INFO: [Synth 8-256] done synthesizing module 'cache' (11#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:4]
WARNING: [Synth 8-350] instance 'cache0' of module 'cache' requires 15 connections, but only 14 given [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:289]
INFO: [Synth 8-256] done synthesizing module 'risc32i' (12#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:5]
WARNING: [Synth 8-350] instance 'risc32i0' of module 'risc32i' requires 4 connections, but only 2 given [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:13]
INFO: [Synth 8-256] done synthesizing module 'sopc' (13#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:4]
INFO: [Synth 8-256] done synthesizing module 'sopc_tb' (14#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v:4]
WARNING: [Synth 8-3331] design cache has unconnected port Tx
WARNING: [Synth 8-3331] design cache has unconnected port flush
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[10]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design cache has unconnected port Rx
WARNING: [Synth 8-3331] design ctrl has unconnected port rst
WARNING: [Synth 8-3331] design regfile has unconnected port stall[4]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[3]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[2]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[1]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[5]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[4]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[3]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port wait_reg_i
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[2]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1211.684 ; gain = 373.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin risc32i0:Rx to constant 0 [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1211.684 ; gain = 373.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:26 ; elapsed = 00:01:17 . Memory (MB): peak = 1490.762 ; gain = 652.605
39 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:17 . Memory (MB): peak = 1490.762 ; gain = 652.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 18:33:42 2018...
