<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4593" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4593{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4593{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4593{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4593{left:190px;bottom:959px;letter-spacing:-0.11px;}
#t5_4593{left:513px;bottom:959px;}
#t6_4593{left:529px;bottom:959px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7_4593{left:513px;bottom:944px;}
#t8_4593{left:529px;bottom:944px;letter-spacing:-0.13px;}
#t9_4593{left:513px;bottom:929px;}
#ta_4593{left:529px;bottom:929px;letter-spacing:-0.13px;}
#tb_4593{left:513px;bottom:914px;}
#tc_4593{left:529px;bottom:914px;letter-spacing:-0.13px;}
#td_4593{left:513px;bottom:898px;}
#te_4593{left:529px;bottom:898px;letter-spacing:-0.13px;}
#tf_4593{left:513px;bottom:883px;}
#tg_4593{left:529px;bottom:883px;letter-spacing:-0.13px;}
#th_4593{left:513px;bottom:859px;letter-spacing:-0.11px;}
#ti_4593{left:513px;bottom:842px;letter-spacing:-0.12px;}
#tj_4593{left:513px;bottom:820px;letter-spacing:-0.11px;}
#tk_4593{left:513px;bottom:804px;letter-spacing:-0.12px;}
#tl_4593{left:513px;bottom:779px;letter-spacing:-0.11px;}
#tm_4593{left:513px;bottom:762px;letter-spacing:-0.12px;}
#tn_4593{left:513px;bottom:741px;letter-spacing:-0.11px;}
#to_4593{left:513px;bottom:724px;letter-spacing:-0.12px;}
#tp_4593{left:190px;bottom:700px;letter-spacing:-0.14px;}
#tq_4593{left:513px;bottom:700px;letter-spacing:-0.14px;}
#tr_4593{left:86px;bottom:675px;letter-spacing:-0.13px;}
#ts_4593{left:143px;bottom:675px;letter-spacing:-0.17px;}
#tt_4593{left:190px;bottom:675px;letter-spacing:-0.15px;}
#tu_4593{left:420px;bottom:675px;letter-spacing:-0.14px;}
#tv_4593{left:513px;bottom:675px;letter-spacing:-0.11px;}
#tw_4593{left:513px;bottom:654px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#tx_4593{left:513px;bottom:637px;letter-spacing:-0.11px;}
#ty_4593{left:513px;bottom:620px;letter-spacing:-0.12px;}
#tz_4593{left:190px;bottom:596px;letter-spacing:-0.11px;}
#t10_4593{left:513px;bottom:596px;}
#t11_4593{left:529px;bottom:596px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_4593{left:513px;bottom:580px;}
#t13_4593{left:529px;bottom:580px;letter-spacing:-0.13px;}
#t14_4593{left:513px;bottom:565px;}
#t15_4593{left:529px;bottom:565px;letter-spacing:-0.13px;}
#t16_4593{left:513px;bottom:550px;}
#t17_4593{left:529px;bottom:550px;letter-spacing:-0.13px;}
#t18_4593{left:513px;bottom:535px;}
#t19_4593{left:529px;bottom:535px;letter-spacing:-0.13px;}
#t1a_4593{left:513px;bottom:519px;}
#t1b_4593{left:529px;bottom:519px;letter-spacing:-0.13px;}
#t1c_4593{left:513px;bottom:504px;}
#t1d_4593{left:529px;bottom:504px;letter-spacing:-0.13px;}
#t1e_4593{left:513px;bottom:480px;letter-spacing:-0.11px;}
#t1f_4593{left:513px;bottom:463px;letter-spacing:-0.12px;}
#t1g_4593{left:513px;bottom:441px;letter-spacing:-0.11px;}
#t1h_4593{left:513px;bottom:425px;letter-spacing:-0.12px;}
#t1i_4593{left:513px;bottom:400px;letter-spacing:-0.11px;}
#t1j_4593{left:513px;bottom:383px;letter-spacing:-0.12px;}
#t1k_4593{left:513px;bottom:362px;letter-spacing:-0.11px;}
#t1l_4593{left:513px;bottom:345px;letter-spacing:-0.12px;}
#t1m_4593{left:190px;bottom:321px;letter-spacing:-0.14px;}
#t1n_4593{left:513px;bottom:321px;letter-spacing:-0.14px;}
#t1o_4593{left:87px;bottom:296px;letter-spacing:-0.16px;}
#t1p_4593{left:143px;bottom:296px;letter-spacing:-0.16px;}
#t1q_4593{left:190px;bottom:296px;letter-spacing:-0.16px;}
#t1r_4593{left:420px;bottom:296px;letter-spacing:-0.14px;}
#t1s_4593{left:513px;bottom:296px;letter-spacing:-0.13px;}
#t1t_4593{left:513px;bottom:275px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_4593{left:87px;bottom:250px;letter-spacing:-0.17px;}
#t1v_4593{left:143px;bottom:250px;letter-spacing:-0.17px;}
#t1w_4593{left:190px;bottom:250px;letter-spacing:-0.15px;}
#t1x_4593{left:420px;bottom:250px;letter-spacing:-0.15px;}
#t1y_4593{left:513px;bottom:250px;letter-spacing:-0.12px;}
#t1z_4593{left:513px;bottom:229px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t20_4593{left:87px;bottom:205px;letter-spacing:-0.16px;}
#t21_4593{left:143px;bottom:205px;letter-spacing:-0.17px;}
#t22_4593{left:190px;bottom:205px;letter-spacing:-0.15px;}
#t23_4593{left:420px;bottom:205px;letter-spacing:-0.15px;}
#t24_4593{left:513px;bottom:205px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t25_4593{left:190px;bottom:180px;letter-spacing:-0.21px;}
#t26_4593{left:420px;bottom:180px;letter-spacing:-0.15px;}
#t27_4593{left:513px;bottom:180px;letter-spacing:-0.12px;}
#t28_4593{left:82px;bottom:156px;letter-spacing:-0.17px;}
#t29_4593{left:143px;bottom:156px;letter-spacing:-0.17px;}
#t2a_4593{left:190px;bottom:156px;letter-spacing:-0.14px;}
#t2b_4593{left:420px;bottom:156px;letter-spacing:-0.15px;}
#t2c_4593{left:513px;bottom:156px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2d_4593{left:82px;bottom:131px;letter-spacing:-0.16px;}
#t2e_4593{left:143px;bottom:131px;letter-spacing:-0.17px;}
#t2f_4593{left:190px;bottom:131px;letter-spacing:-0.13px;}
#t2g_4593{left:420px;bottom:131px;letter-spacing:-0.15px;}
#t2h_4593{left:513px;bottom:131px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2i_4593{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2j_4593{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2k_4593{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t2l_4593{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t2m_4593{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2n_4593{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t2o_4593{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t2p_4593{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2q_4593{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t2r_4593{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_4593{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4593{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4593{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4593{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4593{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4593" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4593Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4593" style="-webkit-user-select: none;"><object width="935" height="1210" data="4593/4593.svg" type="image/svg+xml" id="pdf4593" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4593" class="t s1_4593">Vol. 4 </span><span id="t2_4593" class="t s1_4593">2-71 </span>
<span id="t3_4593" class="t s2_4593">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4593" class="t s3_4593">2:0 </span><span id="t5_4593" class="t s3_4593">• </span><span id="t6_4593" class="t s3_4593">101B: 100 MHz (FSB 400) </span>
<span id="t7_4593" class="t s3_4593">• </span><span id="t8_4593" class="t s3_4593">001B: 133 MHz (FSB 533) </span>
<span id="t9_4593" class="t s3_4593">• </span><span id="ta_4593" class="t s3_4593">011B: 167 MHz (FSB 667) </span>
<span id="tb_4593" class="t s3_4593">• </span><span id="tc_4593" class="t s3_4593">010B: 200 MHz (FSB 800) </span>
<span id="td_4593" class="t s3_4593">• </span><span id="te_4593" class="t s3_4593">000B: 267 MHz (FSB 1067) </span>
<span id="tf_4593" class="t s3_4593">• </span><span id="tg_4593" class="t s3_4593">100B: 333 MHz (FSB 1333) </span>
<span id="th_4593" class="t s3_4593">133.33 MHz should be utilized if performing calculation </span>
<span id="ti_4593" class="t s3_4593">with System Bus Speed when encoding is 001B. </span>
<span id="tj_4593" class="t s3_4593">166.67 MHz should be utilized if performing calculation </span>
<span id="tk_4593" class="t s3_4593">with System Bus Speed when encoding is 011B. </span>
<span id="tl_4593" class="t s3_4593">266.67 MHz should be utilized if performing calculation </span>
<span id="tm_4593" class="t s3_4593">with System Bus Speed when encoding is 000B. </span>
<span id="tn_4593" class="t s3_4593">333.33 MHz should be utilized if performing calculation </span>
<span id="to_4593" class="t s3_4593">with System Bus Speed when encoding is 100B. </span>
<span id="tp_4593" class="t s3_4593">63:3 </span><span id="tq_4593" class="t s3_4593">Reserved </span>
<span id="tr_4593" class="t s3_4593">CDH </span><span id="ts_4593" class="t s3_4593">205 </span><span id="tt_4593" class="t s3_4593">MSR_FSB_FREQ </span><span id="tu_4593" class="t s3_4593">Shared </span><span id="tv_4593" class="t s3_4593">Scaleable Bus Speed (R/O) </span>
<span id="tw_4593" class="t s3_4593">This field indicates the intended scaleable bus clock speed </span>
<span id="tx_4593" class="t s3_4593">for processors based on Enhanced Intel Core </span>
<span id="ty_4593" class="t s3_4593">microarchitecture. </span>
<span id="tz_4593" class="t s3_4593">2:0 </span><span id="t10_4593" class="t s3_4593">• </span><span id="t11_4593" class="t s3_4593">101B: 100 MHz (FSB 400) </span>
<span id="t12_4593" class="t s3_4593">• </span><span id="t13_4593" class="t s3_4593">001B: 133 MHz (FSB 533) </span>
<span id="t14_4593" class="t s3_4593">• </span><span id="t15_4593" class="t s3_4593">011B: 167 MHz (FSB 667) </span>
<span id="t16_4593" class="t s3_4593">• </span><span id="t17_4593" class="t s3_4593">010B: 200 MHz (FSB 800) </span>
<span id="t18_4593" class="t s3_4593">• </span><span id="t19_4593" class="t s3_4593">000B: 267 MHz (FSB 1067) </span>
<span id="t1a_4593" class="t s3_4593">• </span><span id="t1b_4593" class="t s3_4593">100B: 333 MHz (FSB 1333) </span>
<span id="t1c_4593" class="t s3_4593">• </span><span id="t1d_4593" class="t s3_4593">110B: 400 MHz (FSB 1600) </span>
<span id="t1e_4593" class="t s3_4593">133.33 MHz should be utilized if performing calculation </span>
<span id="t1f_4593" class="t s3_4593">with System Bus Speed when encoding is 001B. </span>
<span id="t1g_4593" class="t s3_4593">166.67 MHz should be utilized if performing calculation </span>
<span id="t1h_4593" class="t s3_4593">with System Bus Speed when encoding is 011B. </span>
<span id="t1i_4593" class="t s3_4593">266.67 MHz should be utilized if performing calculation </span>
<span id="t1j_4593" class="t s3_4593">with System Bus Speed when encoding is 110B. </span>
<span id="t1k_4593" class="t s3_4593">333.33 MHz should be utilized if performing calculation </span>
<span id="t1l_4593" class="t s3_4593">with System Bus Speed when encoding is 111B. </span>
<span id="t1m_4593" class="t s3_4593">63:3 </span><span id="t1n_4593" class="t s3_4593">Reserved </span>
<span id="t1o_4593" class="t s3_4593">E7H </span><span id="t1p_4593" class="t s3_4593">231 </span><span id="t1q_4593" class="t s3_4593">IA32_MPERF </span><span id="t1r_4593" class="t s3_4593">Unique </span><span id="t1s_4593" class="t s3_4593">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t1t_4593" class="t s3_4593">See Table 2-2. </span>
<span id="t1u_4593" class="t s3_4593">E8H </span><span id="t1v_4593" class="t s3_4593">232 </span><span id="t1w_4593" class="t s3_4593">IA32_APERF </span><span id="t1x_4593" class="t s3_4593">Unique </span><span id="t1y_4593" class="t s3_4593">Actual Performance Frequency Clock Count (R/W) </span>
<span id="t1z_4593" class="t s3_4593">See Table 2-2. </span>
<span id="t20_4593" class="t s3_4593">FEH </span><span id="t21_4593" class="t s3_4593">254 </span><span id="t22_4593" class="t s3_4593">IA32_MTRRCAP </span><span id="t23_4593" class="t s3_4593">Unique </span><span id="t24_4593" class="t s3_4593">See Table 2-2. </span>
<span id="t25_4593" class="t s3_4593">11 </span><span id="t26_4593" class="t s3_4593">Unique </span><span id="t27_4593" class="t s3_4593">SMRR Capability Using MSR 0A0H and 0A1H (R) </span>
<span id="t28_4593" class="t s3_4593">174H </span><span id="t29_4593" class="t s3_4593">372 </span><span id="t2a_4593" class="t s3_4593">IA32_SYSENTER_CS </span><span id="t2b_4593" class="t s3_4593">Unique </span><span id="t2c_4593" class="t s3_4593">See Table 2-2. </span>
<span id="t2d_4593" class="t s3_4593">175H </span><span id="t2e_4593" class="t s3_4593">373 </span><span id="t2f_4593" class="t s3_4593">IA32_SYSENTER_ESP </span><span id="t2g_4593" class="t s3_4593">Unique </span><span id="t2h_4593" class="t s3_4593">See Table 2-2. </span>
<span id="t2i_4593" class="t s4_4593">Table 2-3. </span><span id="t2j_4593" class="t s4_4593">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t2k_4593" class="t s5_4593">Register </span>
<span id="t2l_4593" class="t s5_4593">Address </span><span id="t2m_4593" class="t s5_4593">Register Name / Bit Fields </span>
<span id="t2n_4593" class="t s5_4593">Shared/ </span>
<span id="t2o_4593" class="t s5_4593">Unique </span><span id="t2p_4593" class="t s5_4593">Bit Description </span>
<span id="t2q_4593" class="t s5_4593">Hex </span><span id="t2r_4593" class="t s5_4593">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
