# https://github.com/intel/intel-xpu-backend-for-triton/issues/3935
python/test/unit/intel/test_block_load.py::test_block_load_dpas_layout[True-int8-128-8]
