{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 22:27:06 2019 " "Info: Processing started: Sat Jan 05 22:27:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult10b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult10b-bhv " "Info: Found design unit 1: mult10b-bhv" {  } { { "mult10b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult10b.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mult10b " "Info: Found entity 1: mult10b" {  } { { "mult10b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult10b.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2total.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or2total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2total-one " "Info: Found design unit 1: or2total-one" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or2total " "Info: Found entity 1: or2total" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total_run.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file total_run.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total_run-totalrun " "Info: Found design unit 1: total_run-totalrun" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 total_run " "Info: Found entity 1: total_run" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drivetime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file drivetime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drivetime-one " "Info: Found design unit 1: drivetime-one" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 drivetime " "Info: Found entity 1: drivetime" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_controller-control " "Info: Found design unit 1: state_controller-control" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 state_controller " "Info: Found entity 1: state_controller" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "starting_price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file starting_price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 starting_price-start " "Info: Found design unit 1: starting_price-start" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 starting_price " "Info: Found entity 1: starting_price" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file settime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 settime-time " "Info: Found design unit 1: settime-time" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 settime " "Info: Found entity 1: settime" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SetInit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SetInit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetInit-set " "Info: Found design unit 1: SetInit-set" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SetInit " "Info: Found entity 1: SetInit" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_price-price " "Info: Found design unit 1: set_price-price" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_price " "Info: Found entity 1: set_price" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "remove_jitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file remove_jitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remove_jitter-bhv " "Info: Found design unit 1: remove_jitter-bhv" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 remove_jitter " "Info: Found entity 1: remove_jitter" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file unit_price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_price-unit " "Info: Found design unit 1: unit_price-unit" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 unit_price " "Info: Found entity 1: unit_price" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hl-one " "Info: Found design unit 1: hl-one" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hl " "Info: Found entity 1: hl" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file licheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licheng-one " "Info: Found design unit 1: licheng-one" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 licheng " "Info: Found entity 1: licheng" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-one " "Info: Found design unit 1: main-one" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-one " "Info: Found design unit 1: delay-one" {  } { { "delay.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/delay.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "delay.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/delay.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file displaytime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaytime-one " "Info: Found design unit 1: displaytime-one" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 displaytime " "Info: Found entity 1: displaytime" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydistance.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file displaydistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaydistance-one " "Info: Found design unit 1: displaydistance-one" {  } { { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 displaydistance " "Info: Found entity 1: displaydistance" {  } { { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayprice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file displayprice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayprice-one " "Info: Found design unit 1: displayprice-one" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 displayprice " "Info: Found entity 1: displayprice" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countplus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file countplus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countplus-one " "Info: Found design unit 1: countplus-one" {  } { { "countplus.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/countplus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 countplus " "Info: Found entity 1: countplus" {  } { { "countplus.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/countplus.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separateprice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file separateprice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separateprice-one " "Info: Found design unit 1: separateprice-one" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 separateprice " "Info: Found entity 1: separateprice" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separatetime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file separatetime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separatetime-one " "Info: Found design unit 1: separatetime-one" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 separatetime " "Info: Found entity 1: separatetime" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lingcheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lingcheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lingcheng-one " "Info: Found design unit 1: lingcheng-one" {  } { { "lingcheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/lingcheng.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lingcheng " "Info: Found entity 1: lingcheng" {  } { { "lingcheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/lingcheng.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4b D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd " "Warning: Entity \"mult4b\" obtained from \"D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4b-one " "Info: Found design unit 1: mult4b-one" {  } { { "mult4b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mult4b " "Info: Found entity 1: mult4b" {  } { { "mult4b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setprice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file setprice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setprice-setprice " "Info: Found design unit 1: setprice-setprice" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 setprice " "Info: Found entity 1: setprice" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or5price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or5price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or5price-one " "Info: Found design unit 1: or5price-one" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or5price " "Info: Found entity 1: or5price" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2time.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or2time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2time-one " "Info: Found design unit 1: or2time-one" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or2time " "Info: Found entity 1: or2time" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bee.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bee-one " "Info: Found design unit 1: bee-one" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bee " "Info: Found entity 1: bee" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "net9 main.vhd(384) " "Warning (10036): Verilog HDL or VHDL warning at main.vhd(384): object \"net9\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "net20 main.vhd(388) " "Warning (10541): VHDL Signal Declaration warning at main.vhd(388): used implicit default value for signal \"net20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 388 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hl hl:u1 " "Info: Elaborating entity \"hl\" for hierarchy \"hl:u1\"" {  } { { "main.vhd" "u1" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 418 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load hl.vhd(29) " "Warning (10492): VHDL Process Statement warning at hl.vhd(29): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ceout hl.vhd(26) " "Warning (10631): VHDL Process Statement warning at hl.vhd(26): inferring latch(es) for signal or variable \"ceout\", which holds its previous value in one or more paths through the process" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ceout hl.vhd(26) " "Info (10041): Inferred latch for \"ceout\" at hl.vhd(26)" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "licheng licheng:u2 " "Info: Elaborating entity \"licheng\" for hierarchy \"licheng:u2\"" {  } { { "main.vhd" "u2" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load licheng.vhd(43) " "Warning (10492): VHDL Process Statement warning at licheng.vhd(43): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce licheng.vhd(45) " "Warning (10492): VHDL Process Statement warning at licheng.vhd(45): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:u3 " "Info: Elaborating entity \"delay\" for hierarchy \"delay:u3\"" {  } { { "main.vhd" "u3" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 420 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load delay.vhd(32) " "Warning (10492): VHDL Process Statement warning at delay.vhd(32): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/delay.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_run total_run:u4 " "Info: Elaborating entity \"total_run\" for hierarchy \"total_run:u4\"" {  } { { "main.vhd" "u4" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 421 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load total_run.vhd(37) " "Warning (10492): VHDL Process Statement warning at total_run.vhd(37): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce total_run.vhd(39) " "Warning (10492): VHDL Process Statement warning at total_run.vhd(39): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drivetime drivetime:u5 " "Info: Elaborating entity \"drivetime\" for hierarchy \"drivetime:u5\"" {  } { { "main.vhd" "u5" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 422 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load drivetime.vhd(31) " "Warning (10492): VHDL Process Statement warning at drivetime.vhd(31): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countplus countplus:u6 " "Info: Elaborating entity \"countplus\" for hierarchy \"countplus:u6\"" {  } { { "main.vhd" "u6" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 423 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load countplus.vhd(28) " "Warning (10492): VHDL Process Statement warning at countplus.vhd(28): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countplus.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/countplus.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separatetime separatetime:u8 " "Info: Elaborating entity \"separatetime\" for hierarchy \"separatetime:u8\"" {  } { { "main.vhd" "u8" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load separatetime.vhd(26) " "Warning (10492): VHDL Process Statement warning at separatetime.vhd(26): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce separatetime.vhd(28) " "Warning (10492): VHDL Process Statement warning at separatetime.vhd(28): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytime displaytime:u9 " "Info: Elaborating entity \"displaytime\" for hierarchy \"displaytime:u9\"" {  } { { "main.vhd" "u9" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load displaytime.vhd(34) " "Warning (10492): VHDL Process Statement warning at displaytime.vhd(34): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separateprice separateprice:u10 " "Info: Elaborating entity \"separateprice\" for hierarchy \"separateprice:u10\"" {  } { { "main.vhd" "u10" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dout separateprice.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at separateprice.vhd(12): used implicit default value for signal \"dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load separateprice.vhd(27) " "Warning (10492): VHDL Process Statement warning at separateprice.vhd(27): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce separateprice.vhd(29) " "Warning (10492): VHDL Process Statement warning at separateprice.vhd(29): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydistance displaydistance:u11 " "Info: Elaborating entity \"displaydistance\" for hierarchy \"displaydistance:u11\"" {  } { { "main.vhd" "u11" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 428 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load displaydistance.vhd(31) " "Warning (10492): VHDL Process Statement warning at displaydistance.vhd(31): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_controller state_controller:u12 " "Info: Elaborating entity \"state_controller\" for hierarchy \"state_controller:u12\"" {  } { { "main.vhd" "u12" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(50) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(50): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(53) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(53): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(56) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(56): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(65) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(65): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_start state_controller.vhd(36) " "Warning (10631): VHDL Process Statement warning at state_controller.vhd(36): inferring latch(es) for signal or variable \"state_start\", which holds its previous value in one or more paths through the process" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state state_controller.vhd(36) " "Warning (10631): VHDL Process Statement warning at state_controller.vhd(36): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.beyond_starting_price state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.beyond_starting_price\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.within_starting_price state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.within_starting_price\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stop state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.stop\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start_reset state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.start_reset\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_start state_controller.vhd(36) " "Info (10041): Inferred latch for \"state_start\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lingcheng lingcheng:u13 " "Info: Elaborating entity \"lingcheng\" for hierarchy \"lingcheng:u13\"" {  } { { "main.vhd" "u13" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "starting_price starting_price:u14 " "Info: Elaborating entity \"starting_price\" for hierarchy \"starting_price:u14\"" {  } { { "main.vhd" "u14" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 431 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_starting_price starting_price.vhd(36) " "Warning (10492): VHDL Process Statement warning at starting_price.vhd(36): signal \"day_starting_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "night_starting_price starting_price.vhd(38) " "Warning (10492): VHDL Process Statement warning at starting_price.vhd(38): signal \"night_starting_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total_price starting_price.vhd(29) " "Warning (10631): VHDL Process Statement warning at starting_price.vhd(29): inferring latch(es) for signal or variable \"total_price\", which holds its previous value in one or more paths through the process" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[0\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[0\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[1\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[1\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[2\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[2\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[3\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[3\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[4\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[4\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[5\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[5\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[6\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[6\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[7\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[7\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[8\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[8\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[9\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[9\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[10\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[10\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[11\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[11\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[12\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[12\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[13\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[13\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_price unit_price:u15 " "Info: Elaborating entity \"unit_price\" for hierarchy \"unit_price:u15\"" {  } { { "main.vhd" "u15" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "state_pricing unit_price.vhd(54) " "Warning (10812): VHDL warning at unit_price.vhd(54): sensitivity list already contains state_pricing" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 54 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2total or2total:u16 " "Info: Elaborating entity \"or2total\" for hierarchy \"or2total:u16\"" {  } { { "main.vhd" "u16" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 433 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or2total.vhd(26) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(26): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or2total.vhd(28) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(28): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or2total.vhd(30) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(30): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "price or2total.vhd(31) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(31): signal \"price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total or2total.vhd(23) " "Warning (10631): VHDL Process Statement warning at or2total.vhd(23): inferring latch(es) for signal or variable \"total\", which holds its previous value in one or more paths through the process" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[0\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[1\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[2\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[3\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[4\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[4\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[5\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[5\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[6\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[6\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[7\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[7\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[8\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[8\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[9\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[9\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[10\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[10\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[11\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[11\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[12\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[12\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[13\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[13\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayprice displayprice:u18 " "Info: Elaborating entity \"displayprice\" for hierarchy \"displayprice:u18\"" {  } { { "main.vhd" "u18" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load displayprice.vhd(33) " "Warning (10492): VHDL Process Statement warning at displayprice.vhd(33): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_jitter remove_jitter:u19 " "Info: Elaborating entity \"remove_jitter\" for hierarchy \"remove_jitter:u19\"" {  } { { "main.vhd" "u19" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N remove_jitter.vhd(24) " "Warning (10540): VHDL Signal Declaration warning at remove_jitter.vhd(24): used explicit default value for signal \"N\" because signal was never assigned a value" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetInit SetInit:u24 " "Info: Elaborating entity \"SetInit\" for hierarchy \"SetInit:u24\"" {  } { { "main.vhd" "u24" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 442 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "settime settime:u25 " "Info: Elaborating entity \"settime\" for hierarchy \"settime:u25\"" {  } { { "main.vhd" "u25" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ten settime.vhd(34) " "Warning (10540): VHDL Signal Declaration warning at settime.vhd(34): used explicit default value for signal \"ten\" because signal was never assigned a value" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sixty settime.vhd(35) " "Warning (10540): VHDL Signal Declaration warning at settime.vhd(35): used explicit default value for signal \"sixty\" because signal was never assigned a value" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "six_hundreds settime.vhd(36) " "Warning (10540): VHDL Signal Declaration warning at settime.vhd(36): used explicit default value for signal \"six_hundreds\" because signal was never assigned a value" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult10b settime:u25\|mult10b:u25_2 " "Info: Elaborating entity \"mult10b\" for hierarchy \"settime:u25\|mult10b:u25_2\"" {  } { { "settime.vhd" "u25_2" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4b settime:u25\|mult10b:u25_2\|mult4b:u25_1 " "Info: Elaborating entity \"mult4b\" for hierarchy \"settime:u25\|mult10b:u25_2\|mult4b:u25_1\"" {  } { { "mult10b.vhd" "u25_1" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult10b.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 mult4b.vhd(22) " "Warning (10492): VHDL Process Statement warning at mult4b.vhd(22): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult4b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_price set_price:u26 " "Info: Elaborating entity \"set_price\" for hierarchy \"set_price:u26\"" {  } { { "main.vhd" "u26" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setprice setprice:u27 " "Info: Elaborating entity \"setprice\" for hierarchy \"setprice:u27\"" {  } { { "main.vhd" "u27" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 445 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ten setprice.vhd(46) " "Warning (10540): VHDL Signal Declaration warning at setprice.vhd(46): used explicit default value for signal \"ten\" because signal was never assigned a value" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hundred setprice.vhd(47) " "Warning (10540): VHDL Signal Declaration warning at setprice.vhd(47): used explicit default value for signal \"hundred\" because signal was never assigned a value" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thousand setprice.vhd(48) " "Warning (10540): VHDL Signal Declaration warning at setprice.vhd(48): used explicit default value for signal \"thousand\" because signal was never assigned a value" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or5price or5price:u28 " "Info: Elaborating entity \"or5price\" for hierarchy \"or5price:u28\"" {  } { { "main.vhd" "u28" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 446 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(26) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(26): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(28) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(28): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(30) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(30): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(32) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(32): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(34) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(34): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "price or5price.vhd(23) " "Warning (10631): VHDL Process Statement warning at or5price.vhd(23): inferring latch(es) for signal or variable \"price\", which holds its previous value in one or more paths through the process" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[0\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[0\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[1\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[1\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[2\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[2\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[3\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[3\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[4\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[4\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[5\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[5\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[6\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[6\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[7\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[7\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[8\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[8\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[9\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[9\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[10\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[10\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[11\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[11\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[12\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[12\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[13\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[13\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2time or2time:u29 " "Info: Elaborating entity \"or2time\" for hierarchy \"or2time:u29\"" {  } { { "main.vhd" "u29" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timesel or2time.vhd(32) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(32): signal \"timesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vffentemp or2time.vhd(33) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(33): signal \"vffentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vsfentemp or2time.vhd(34) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(34): signal \"vsfentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vfhtemp or2time.vhd(35) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(35): signal \"vfhtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vshtemp or2time.vhd(36) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(36): signal \"vshtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rffentemp or2time.vhd(37) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(37): signal \"rffentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rsfentemp or2time.vhd(38) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(38): signal \"rsfentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rfhtemp or2time.vhd(39) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(39): signal \"rfhtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rshtemp or2time.vhd(40) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(40): signal \"rshtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vffentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vffentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vsfentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vsfentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vfhtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vfhtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vshtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vshtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rffentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rffentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsfentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rsfentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfhtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rfhtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rshtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rshtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rffen or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rffen\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsfen or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rsfen\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfh or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rfh\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsh or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rsh\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bee bee:u30 " "Info: Elaborating entity \"bee\" for hierarchy \"bee:u30\"" {  } { { "main.vhd" "u30" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bee_pulse bee.vhd(21) " "Warning (10631): VHDL Process Statement warning at bee.vhd(21): inferring latch(es) for signal or variable \"bee_pulse\", which holds its previous value in one or more paths through the process" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bee_pulse bee.vhd(21) " "Info (10041): Inferred latch for \"bee_pulse\" at bee.vhd(21)" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.start_reset_180 " "Warning: Latch state_controller:u12\|next_state.start_reset_180 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.stop " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.stop" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[13\] " "Warning: Latch or2total:u16\|total\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[13\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.stop_161 " "Warning: Latch state_controller:u12\|next_state.stop_161 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|COM~1 " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|COM~1" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.beyond_starting_price_123 " "Warning: Latch state_controller:u12\|next_state.beyond_starting_price_123 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.beyond_starting_price " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.beyond_starting_price" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.within_starting_price_142 " "Warning: Latch state_controller:u12\|next_state.within_starting_price_142 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.within_starting_price " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.within_starting_price" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[0\] " "Warning: Latch starting_price:u14\|total_price\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[1\] " "Warning: Latch starting_price:u14\|total_price\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[2\] " "Warning: Latch starting_price:u14\|total_price\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[3\] " "Warning: Latch starting_price:u14\|total_price\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[4\] " "Warning: Latch starting_price:u14\|total_price\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[5\] " "Warning: Latch starting_price:u14\|total_price\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[6\] " "Warning: Latch starting_price:u14\|total_price\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[7\] " "Warning: Latch starting_price:u14\|total_price\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[12\] " "Warning: Latch or2total:u16\|total\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[12\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[11\] " "Warning: Latch or2total:u16\|total\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[11\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[11\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[10\] " "Warning: Latch or2total:u16\|total\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[10\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[10\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[9\] " "Warning: Latch or2total:u16\|total\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[9\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[8\] " "Warning: Latch or2total:u16\|total\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[8\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[8\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[7\] " "Warning: Latch or2total:u16\|total\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[7\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[7\] " "Warning: Latch or5price:u28\|price\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[6\] " "Warning: Latch or2total:u16\|total\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[6\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[6\] " "Warning: Latch or5price:u28\|price\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[5\] " "Warning: Latch or2total:u16\|total\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[5\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[5\] " "Warning: Latch or5price:u28\|price\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[4\] " "Warning: Latch or2total:u16\|total\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[4\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[4\] " "Warning: Latch or5price:u28\|price\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[3\] " "Warning: Latch or2total:u16\|total\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[3\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[3\] " "Warning: Latch or5price:u28\|price\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[2\] " "Warning: Latch or2total:u16\|total\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[2\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[2\] " "Warning: Latch or5price:u28\|price\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[1\] " "Warning: Latch or2total:u16\|total\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[1\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[1\] " "Warning: Latch or5price:u28\|price\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[0\] " "Warning: Latch or2total:u16\|total\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[0\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[0\] " "Warning: Latch or5price:u28\|price\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outpdistance\[7\] GND " "Warning (13410): Pin \"outpdistance\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } } { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 35 -1 0 } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2487 " "Info: Implemented 2487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2445 " "Info: Implemented 2445 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 22:27:18 2019 " "Info: Processing ended: Sat Jan 05 22:27:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
