
ADAS_BluePill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008364  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08008478  08008478  00018478  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800893c  0800893c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800893c  0800893c  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800893c  0800893c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800893c  0800893c  0001893c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008940  08008940  00018940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008944  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  200001d8  08008b1c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  08008b1c  000204b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d147  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002868  00000000  00000000  0002d38b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e50  00000000  00000000  0002fbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ae8  00000000  00000000  00030a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a394  00000000  00000000  00031530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000120f7  00000000  00000000  0004b8c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008d09e  00000000  00000000  0005d9bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b2c  00000000  00000000  000eaa5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000ef588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800845c 	.word	0x0800845c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800845c 	.word	0x0800845c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__gesf2>:
 8000b28:	f04f 3cff 	mov.w	ip, #4294967295
 8000b2c:	e006      	b.n	8000b3c <__cmpsf2+0x4>
 8000b2e:	bf00      	nop

08000b30 <__lesf2>:
 8000b30:	f04f 0c01 	mov.w	ip, #1
 8000b34:	e002      	b.n	8000b3c <__cmpsf2+0x4>
 8000b36:	bf00      	nop

08000b38 <__cmpsf2>:
 8000b38:	f04f 0c01 	mov.w	ip, #1
 8000b3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b4c:	bf18      	it	ne
 8000b4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b52:	d011      	beq.n	8000b78 <__cmpsf2+0x40>
 8000b54:	b001      	add	sp, #4
 8000b56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b5a:	bf18      	it	ne
 8000b5c:	ea90 0f01 	teqne	r0, r1
 8000b60:	bf58      	it	pl
 8000b62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000b66:	bf88      	it	hi
 8000b68:	17c8      	asrhi	r0, r1, #31
 8000b6a:	bf38      	it	cc
 8000b6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000b70:	bf18      	it	ne
 8000b72:	f040 0001 	orrne.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b7c:	d102      	bne.n	8000b84 <__cmpsf2+0x4c>
 8000b7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b82:	d105      	bne.n	8000b90 <__cmpsf2+0x58>
 8000b84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b88:	d1e4      	bne.n	8000b54 <__cmpsf2+0x1c>
 8000b8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b8e:	d0e1      	beq.n	8000b54 <__cmpsf2+0x1c>
 8000b90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_cfrcmple>:
 8000b98:	4684      	mov	ip, r0
 8000b9a:	4608      	mov	r0, r1
 8000b9c:	4661      	mov	r1, ip
 8000b9e:	e7ff      	b.n	8000ba0 <__aeabi_cfcmpeq>

08000ba0 <__aeabi_cfcmpeq>:
 8000ba0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ba2:	f7ff ffc9 	bl	8000b38 <__cmpsf2>
 8000ba6:	2800      	cmp	r0, #0
 8000ba8:	bf48      	it	mi
 8000baa:	f110 0f00 	cmnmi.w	r0, #0
 8000bae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000bb0 <__aeabi_fcmpeq>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff fff4 	bl	8000ba0 <__aeabi_cfcmpeq>
 8000bb8:	bf0c      	ite	eq
 8000bba:	2001      	moveq	r0, #1
 8000bbc:	2000      	movne	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_fcmplt>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffea 	bl	8000ba0 <__aeabi_cfcmpeq>
 8000bcc:	bf34      	ite	cc
 8000bce:	2001      	movcc	r0, #1
 8000bd0:	2000      	movcs	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_fcmple>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffe0 	bl	8000ba0 <__aeabi_cfcmpeq>
 8000be0:	bf94      	ite	ls
 8000be2:	2001      	movls	r0, #1
 8000be4:	2000      	movhi	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_fcmpge>:
 8000bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf0:	f7ff ffd2 	bl	8000b98 <__aeabi_cfrcmple>
 8000bf4:	bf94      	ite	ls
 8000bf6:	2001      	movls	r0, #1
 8000bf8:	2000      	movhi	r0, #0
 8000bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfe:	bf00      	nop

08000c00 <__aeabi_fcmpgt>:
 8000c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c04:	f7ff ffc8 	bl	8000b98 <__aeabi_cfrcmple>
 8000c08:	bf34      	ite	cc
 8000c0a:	2001      	movcc	r0, #1
 8000c0c:	2000      	movcs	r0, #0
 8000c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c12:	bf00      	nop

08000c14 <Buzzer_Init>:
 *      Author: Abdallah Alnemr
 */

#include "Buzzer.h"

void Buzzer_Init(void){
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c1e:	4802      	ldr	r0, [pc, #8]	; (8000c28 <Buzzer_Init+0x14>)
 8000c20:	f002 f9aa 	bl	8002f78 <HAL_GPIO_WritePin>
}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40010c00 	.word	0x40010c00

08000c2c <Buzzer_ON>:

void Buzzer_ON(void){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8000c30:	2201      	movs	r2, #1
 8000c32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c36:	4802      	ldr	r0, [pc, #8]	; (8000c40 <Buzzer_ON+0x14>)
 8000c38:	f002 f99e 	bl	8002f78 <HAL_GPIO_WritePin>
}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40010c00 	.word	0x40010c00

08000c44 <Buzzer_OFF>:

void Buzzer_OFF(void){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c4e:	4802      	ldr	r0, [pc, #8]	; (8000c58 <Buzzer_OFF+0x14>)
 8000c50:	f002 f992 	bl	8002f78 <HAL_GPIO_WritePin>
}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40010c00 	.word	0x40010c00

08000c5c <DC_MOTOR_Init>:
#include "DC_MOTOR.h"
#include "DC_MOTOR_cfg.h"
#include "main.h"

void DC_MOTOR_Init(uint8_t au8_MOTOR_Instance)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b0ac      	sub	sp, #176	; 0xb0
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c66:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c74:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c82:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000c8c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
 8000c9c:	615a      	str	r2, [r3, #20]
 8000c9e:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    uint32_t ARR_Value = 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    uint8_t i = 0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab

	/*--------[ Configure The 2 Direction Control GPIO Pins ]-------*/

    if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOA || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOA)
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	4ab2      	ldr	r2, [pc, #712]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000cb6:	015b      	lsls	r3, r3, #5
 8000cb8:	4413      	add	r3, r2
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4ab1      	ldr	r2, [pc, #708]	; (8000f84 <DC_MOTOR_Init+0x328>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d008      	beq.n	8000cd4 <DC_MOTOR_Init+0x78>
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	4aae      	ldr	r2, [pc, #696]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000cc6:	015b      	lsls	r3, r3, #5
 8000cc8:	4413      	add	r3, r2
 8000cca:	3304      	adds	r3, #4
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4aad      	ldr	r2, [pc, #692]	; (8000f84 <DC_MOTOR_Init+0x328>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d10c      	bne.n	8000cee <DC_MOTOR_Init+0x92>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd4:	4bac      	ldr	r3, [pc, #688]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	4aab      	ldr	r2, [pc, #684]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000cda:	f043 0304 	orr.w	r3, r3, #4
 8000cde:	6193      	str	r3, [r2, #24]
 8000ce0:	4ba9      	ldr	r3, [pc, #676]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	f003 0304 	and.w	r3, r3, #4
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	e058      	b.n	8000da0 <DC_MOTOR_Init+0x144>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOB || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOB)
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4aa3      	ldr	r2, [pc, #652]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000cf2:	015b      	lsls	r3, r3, #5
 8000cf4:	4413      	add	r3, r2
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4aa4      	ldr	r2, [pc, #656]	; (8000f8c <DC_MOTOR_Init+0x330>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d008      	beq.n	8000d10 <DC_MOTOR_Init+0xb4>
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	4a9f      	ldr	r2, [pc, #636]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000d02:	015b      	lsls	r3, r3, #5
 8000d04:	4413      	add	r3, r2
 8000d06:	3304      	adds	r3, #4
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4aa0      	ldr	r2, [pc, #640]	; (8000f8c <DC_MOTOR_Init+0x330>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d10c      	bne.n	8000d2a <DC_MOTOR_Init+0xce>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d10:	4b9d      	ldr	r3, [pc, #628]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	4a9c      	ldr	r2, [pc, #624]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d16:	f043 0308 	orr.w	r3, r3, #8
 8000d1a:	6193      	str	r3, [r2, #24]
 8000d1c:	4b9a      	ldr	r3, [pc, #616]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	f003 0308 	and.w	r3, r3, #8
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	e03a      	b.n	8000da0 <DC_MOTOR_Init+0x144>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOC || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOC)
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	4a94      	ldr	r2, [pc, #592]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000d2e:	015b      	lsls	r3, r3, #5
 8000d30:	4413      	add	r3, r2
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a96      	ldr	r2, [pc, #600]	; (8000f90 <DC_MOTOR_Init+0x334>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d008      	beq.n	8000d4c <DC_MOTOR_Init+0xf0>
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	4a90      	ldr	r2, [pc, #576]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000d3e:	015b      	lsls	r3, r3, #5
 8000d40:	4413      	add	r3, r2
 8000d42:	3304      	adds	r3, #4
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a92      	ldr	r2, [pc, #584]	; (8000f90 <DC_MOTOR_Init+0x334>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d10c      	bne.n	8000d66 <DC_MOTOR_Init+0x10a>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4c:	4b8e      	ldr	r3, [pc, #568]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a8d      	ldr	r2, [pc, #564]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d52:	f043 0310 	orr.w	r3, r3, #16
 8000d56:	6193      	str	r3, [r2, #24]
 8000d58:	4b8b      	ldr	r3, [pc, #556]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f003 0310 	and.w	r3, r3, #16
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	e01c      	b.n	8000da0 <DC_MOTOR_Init+0x144>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOD || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOD)
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	4a85      	ldr	r2, [pc, #532]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000d6a:	015b      	lsls	r3, r3, #5
 8000d6c:	4413      	add	r3, r2
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a88      	ldr	r2, [pc, #544]	; (8000f94 <DC_MOTOR_Init+0x338>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d008      	beq.n	8000d88 <DC_MOTOR_Init+0x12c>
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	4a81      	ldr	r2, [pc, #516]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000d7a:	015b      	lsls	r3, r3, #5
 8000d7c:	4413      	add	r3, r2
 8000d7e:	3304      	adds	r3, #4
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a84      	ldr	r2, [pc, #528]	; (8000f94 <DC_MOTOR_Init+0x338>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d10b      	bne.n	8000da0 <DC_MOTOR_Init+0x144>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d88:	4b7f      	ldr	r3, [pc, #508]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	4a7e      	ldr	r2, [pc, #504]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d8e:	f043 0320 	orr.w	r3, r3, #32
 8000d92:	6193      	str	r3, [r2, #24]
 8000d94:	4b7c      	ldr	r3, [pc, #496]	; (8000f88 <DC_MOTOR_Init+0x32c>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f003 0320 	and.w	r3, r3, #32
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
    }
    /*else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOE || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOE)
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
    }*/
	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN;
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	4a77      	ldr	r2, [pc, #476]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000da4:	015b      	lsls	r3, r3, #5
 8000da6:	4413      	add	r3, r2
 8000da8:	3308      	adds	r3, #8
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db0:	2301      	movs	r3, #1
 8000db2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	2302      	movs	r3, #2
 8000db8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, &GPIO_InitStruct);
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	4a70      	ldr	r2, [pc, #448]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000dc0:	015b      	lsls	r3, r3, #5
 8000dc2:	4413      	add	r3, r2
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8000dca:	4611      	mov	r1, r2
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f001 ff4f 	bl	8002c70 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN;
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	4a6a      	ldr	r2, [pc, #424]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000dd6:	015b      	lsls	r3, r3, #5
 8000dd8:	4413      	add	r3, r2
 8000dda:	330a      	adds	r3, #10
 8000ddc:	881b      	ldrh	r3, [r3, #0]
 8000dde:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de2:	2301      	movs	r3, #1
 8000de4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2302      	movs	r3, #2
 8000dea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, &GPIO_InitStruct);
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	4a63      	ldr	r2, [pc, #396]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000df2:	015b      	lsls	r3, r3, #5
 8000df4:	4413      	add	r3, r2
 8000df6:	3304      	adds	r3, #4
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f001 ff35 	bl	8002c70 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	4a5d      	ldr	r2, [pc, #372]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000e0a:	015b      	lsls	r3, r3, #5
 8000e0c:	4413      	add	r3, r2
 8000e0e:	6818      	ldr	r0, [r3, #0]
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	4a5b      	ldr	r2, [pc, #364]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000e14:	015b      	lsls	r3, r3, #5
 8000e16:	4413      	add	r3, r2
 8000e18:	3308      	adds	r3, #8
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	4619      	mov	r1, r3
 8000e20:	f002 f8aa 	bl	8002f78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	4a56      	ldr	r2, [pc, #344]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000e28:	015b      	lsls	r3, r3, #5
 8000e2a:	4413      	add	r3, r2
 8000e2c:	3304      	adds	r3, #4
 8000e2e:	6818      	ldr	r0, [r3, #0]
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	4a53      	ldr	r2, [pc, #332]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000e34:	015b      	lsls	r3, r3, #5
 8000e36:	4413      	add	r3, r2
 8000e38:	330a      	adds	r3, #10
 8000e3a:	881b      	ldrh	r3, [r3, #0]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f002 f89a 	bl	8002f78 <HAL_GPIO_WritePin>

	/*--------[ Calculate The PSC & ARR Values To Set PWM Resolution And Approx. The F_pwm ]-------*/

	/* Those Equations Sets The PWM Resolution & Approximates The F_pwm */
	ARR_Value = 1;
 8000e44:	2301      	movs	r3, #1
 8000e46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
 8000e50:	e009      	b.n	8000e66 <DC_MOTOR_Init+0x20a>
	{
		ARR_Value *= 2;
 8000e52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8000e5c:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8000e60:	3301      	adds	r3, #1
 8000e62:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	4a45      	ldr	r2, [pc, #276]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000e6a:	015b      	lsls	r3, r3, #5
 8000e6c:	4413      	add	r3, r2
 8000e6e:	331c      	adds	r3, #28
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	f897 20ab 	ldrb.w	r2, [r7, #171]	; 0xab
 8000e76:	429a      	cmp	r2, r3
 8000e78:	d3eb      	bcc.n	8000e52 <DC_MOTOR_Init+0x1f6>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	4a40      	ldr	r2, [pc, #256]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000e7e:	015b      	lsls	r3, r3, #5
 8000e80:	4413      	add	r3, r2
 8000e82:	3314      	adds	r3, #20
 8000e84:	881b      	ldrh	r3, [r3, #0]
 8000e86:	461a      	mov	r2, r3
 8000e88:	4b43      	ldr	r3, [pc, #268]	; (8000f98 <DC_MOTOR_Init+0x33c>)
 8000e8a:	fb02 f303 	mul.w	r3, r2, r3
 8000e8e:	4619      	mov	r1, r3
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	4a3b      	ldr	r2, [pc, #236]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000e94:	015b      	lsls	r3, r3, #5
 8000e96:	4413      	add	r3, r2
 8000e98:	3318      	adds	r3, #24
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8000ea0:	fb02 f303 	mul.w	r3, r2, r3
 8000ea4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ea8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	PSC_Value--;
 8000eac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	ARR_Value -= 2;
 8000eb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000eba:	3b02      	subs	r3, #2
 8000ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	4a2f      	ldr	r2, [pc, #188]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000ec4:	015b      	lsls	r3, r3, #5
 8000ec6:	4413      	add	r3, r2
 8000ec8:	330c      	adds	r3, #12
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	61bb      	str	r3, [r7, #24]
	htim.Init.Prescaler = PSC_Value;
 8000ece:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000ed2:	61fb      	str	r3, [r7, #28]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	623b      	str	r3, [r7, #32]
	htim.Init.Period = ARR_Value;
 8000ed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIM_Base_Init(&htim);
 8000ee6:	f107 0318 	add.w	r3, r7, #24
 8000eea:	4618      	mov	r0, r3
 8000eec:	f002 fc76 	bl	80037dc <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ef4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8000ef8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8000efc:	f107 0318 	add.w	r3, r7, #24
 8000f00:	4611      	mov	r1, r2
 8000f02:	4618      	mov	r0, r3
 8000f04:	f003 f9be 	bl	8004284 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8000f08:	f107 0318 	add.w	r3, r7, #24
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f002 fd07 	bl	8003920 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f12:	2300      	movs	r3, #0
 8000f14:	67fb      	str	r3, [r7, #124]	; 0x7c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8000f1c:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8000f20:	f107 0318 	add.w	r3, r7, #24
 8000f24:	4611      	mov	r1, r2
 8000f26:	4618      	mov	r0, r3
 8000f28:	f003 fe82 	bl	8004c30 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f2c:	2360      	movs	r3, #96	; 0x60
 8000f2e:	663b      	str	r3, [r7, #96]	; 0x60
	sConfigOC.Pulse = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	667b      	str	r3, [r7, #100]	; 0x64
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f34:	2300      	movs	r3, #0
 8000f36:	66bb      	str	r3, [r7, #104]	; 0x68
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	4a10      	ldr	r2, [pc, #64]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000f40:	015b      	lsls	r3, r3, #5
 8000f42:	4413      	add	r3, r2
 8000f44:	3310      	adds	r3, #16
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000f4c:	f107 0318 	add.w	r3, r7, #24
 8000f50:	4618      	mov	r0, r3
 8000f52:	f003 f8d9 	bl	8004108 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 8000f56:	f107 0318 	add.w	r3, r7, #24
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fb70 	bl	8002640 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	4a07      	ldr	r2, [pc, #28]	; (8000f80 <DC_MOTOR_Init+0x324>)
 8000f64:	015b      	lsls	r3, r3, #5
 8000f66:	4413      	add	r3, r2
 8000f68:	3310      	adds	r3, #16
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	f107 0318 	add.w	r3, r7, #24
 8000f70:	4611      	mov	r1, r2
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 fd2c 	bl	80039d0 <HAL_TIM_PWM_Start>
}
 8000f78:	bf00      	nop
 8000f7a:	37b0      	adds	r7, #176	; 0xb0
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	08008524 	.word	0x08008524
 8000f84:	40010800 	.word	0x40010800
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40010c00 	.word	0x40010c00
 8000f90:	40011000 	.word	0x40011000
 8000f94:	40011400 	.word	0x40011400
 8000f98:	000f4240 	.word	0x000f4240

08000f9c <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8_t au8_MOTOR_Instance, uint8_t au8_DIR, uint16_t au16_SPEED)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	71bb      	strb	r3, [r7, #6]
 8000faa:	4613      	mov	r3, r2
 8000fac:	80bb      	strh	r3, [r7, #4]
	/* Write To The 2 Direction Control Pins */
	if(au8_DIR == DIR_CW)
 8000fae:	79bb      	ldrb	r3, [r7, #6]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d11f      	bne.n	8000ff4 <DC_MOTOR_Start+0x58>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 1);
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	4a40      	ldr	r2, [pc, #256]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8000fb8:	015b      	lsls	r3, r3, #5
 8000fba:	4413      	add	r3, r2
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	4a3d      	ldr	r2, [pc, #244]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8000fc2:	015b      	lsls	r3, r3, #5
 8000fc4:	4413      	add	r3, r2
 8000fc6:	3308      	adds	r3, #8
 8000fc8:	881b      	ldrh	r3, [r3, #0]
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f001 ffd3 	bl	8002f78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4a38      	ldr	r2, [pc, #224]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8000fd6:	015b      	lsls	r3, r3, #5
 8000fd8:	4413      	add	r3, r2
 8000fda:	3304      	adds	r3, #4
 8000fdc:	6818      	ldr	r0, [r3, #0]
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4a35      	ldr	r2, [pc, #212]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8000fe2:	015b      	lsls	r3, r3, #5
 8000fe4:	4413      	add	r3, r2
 8000fe6:	330a      	adds	r3, #10
 8000fe8:	881b      	ldrh	r3, [r3, #0]
 8000fea:	2200      	movs	r2, #0
 8000fec:	4619      	mov	r1, r3
 8000fee:	f001 ffc3 	bl	8002f78 <HAL_GPIO_WritePin>
 8000ff2:	e021      	b.n	8001038 <DC_MOTOR_Start+0x9c>
	}
	else if(au8_DIR == DIR_CCW)
 8000ff4:	79bb      	ldrb	r3, [r7, #6]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d11e      	bne.n	8001038 <DC_MOTOR_Start+0x9c>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	4a2e      	ldr	r2, [pc, #184]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8000ffe:	015b      	lsls	r3, r3, #5
 8001000:	4413      	add	r3, r2
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	4a2c      	ldr	r2, [pc, #176]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8001008:	015b      	lsls	r3, r3, #5
 800100a:	4413      	add	r3, r2
 800100c:	3308      	adds	r3, #8
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	2200      	movs	r2, #0
 8001012:	4619      	mov	r1, r3
 8001014:	f001 ffb0 	bl	8002f78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	4a27      	ldr	r2, [pc, #156]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 800101c:	015b      	lsls	r3, r3, #5
 800101e:	4413      	add	r3, r2
 8001020:	3304      	adds	r3, #4
 8001022:	6818      	ldr	r0, [r3, #0]
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	4a24      	ldr	r2, [pc, #144]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8001028:	015b      	lsls	r3, r3, #5
 800102a:	4413      	add	r3, r2
 800102c:	330a      	adds	r3, #10
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	2201      	movs	r2, #1
 8001032:	4619      	mov	r1, r3
 8001034:	f001 ffa0 	bl	8002f78 <HAL_GPIO_WritePin>
	}

	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	4a1f      	ldr	r2, [pc, #124]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 800103c:	015b      	lsls	r3, r3, #5
 800103e:	4413      	add	r3, r2
 8001040:	3310      	adds	r3, #16
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d108      	bne.n	800105a <DC_MOTOR_Start+0xbe>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	4a1b      	ldr	r2, [pc, #108]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	4413      	add	r3, r2
 8001050:	330c      	adds	r3, #12
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	88ba      	ldrh	r2, [r7, #4]
 8001056:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8001058:	e029      	b.n	80010ae <DC_MOTOR_Start+0x112>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4a16      	ldr	r2, [pc, #88]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 800105e:	015b      	lsls	r3, r3, #5
 8001060:	4413      	add	r3, r2
 8001062:	3310      	adds	r3, #16
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2b04      	cmp	r3, #4
 8001068:	d108      	bne.n	800107c <DC_MOTOR_Start+0xe0>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4a12      	ldr	r2, [pc, #72]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 800106e:	015b      	lsls	r3, r3, #5
 8001070:	4413      	add	r3, r2
 8001072:	330c      	adds	r3, #12
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	88ba      	ldrh	r2, [r7, #4]
 8001078:	639a      	str	r2, [r3, #56]	; 0x38
}
 800107a:	e018      	b.n	80010ae <DC_MOTOR_Start+0x112>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	4a0e      	ldr	r2, [pc, #56]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8001080:	015b      	lsls	r3, r3, #5
 8001082:	4413      	add	r3, r2
 8001084:	3310      	adds	r3, #16
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b08      	cmp	r3, #8
 800108a:	d108      	bne.n	800109e <DC_MOTOR_Start+0x102>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	4a0a      	ldr	r2, [pc, #40]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 8001090:	015b      	lsls	r3, r3, #5
 8001092:	4413      	add	r3, r2
 8001094:	330c      	adds	r3, #12
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	88ba      	ldrh	r2, [r7, #4]
 800109a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800109c:	e007      	b.n	80010ae <DC_MOTOR_Start+0x112>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	4a05      	ldr	r2, [pc, #20]	; (80010b8 <DC_MOTOR_Start+0x11c>)
 80010a2:	015b      	lsls	r3, r3, #5
 80010a4:	4413      	add	r3, r2
 80010a6:	330c      	adds	r3, #12
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	88ba      	ldrh	r2, [r7, #4]
 80010ac:	641a      	str	r2, [r3, #64]	; 0x40
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	08008524 	.word	0x08008524

080010bc <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	460a      	mov	r2, r1
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	4613      	mov	r3, r2
 80010ca:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	4a1f      	ldr	r2, [pc, #124]	; (800114c <DC_MOTOR_Set_Speed+0x90>)
 80010d0:	015b      	lsls	r3, r3, #5
 80010d2:	4413      	add	r3, r2
 80010d4:	3310      	adds	r3, #16
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d108      	bne.n	80010ee <DC_MOTOR_Set_Speed+0x32>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	4a1b      	ldr	r2, [pc, #108]	; (800114c <DC_MOTOR_Set_Speed+0x90>)
 80010e0:	015b      	lsls	r3, r3, #5
 80010e2:	4413      	add	r3, r2
 80010e4:	330c      	adds	r3, #12
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	88ba      	ldrh	r2, [r7, #4]
 80010ea:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 80010ec:	e029      	b.n	8001142 <DC_MOTOR_Set_Speed+0x86>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	4a16      	ldr	r2, [pc, #88]	; (800114c <DC_MOTOR_Set_Speed+0x90>)
 80010f2:	015b      	lsls	r3, r3, #5
 80010f4:	4413      	add	r3, r2
 80010f6:	3310      	adds	r3, #16
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d108      	bne.n	8001110 <DC_MOTOR_Set_Speed+0x54>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	4a12      	ldr	r2, [pc, #72]	; (800114c <DC_MOTOR_Set_Speed+0x90>)
 8001102:	015b      	lsls	r3, r3, #5
 8001104:	4413      	add	r3, r2
 8001106:	330c      	adds	r3, #12
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	88ba      	ldrh	r2, [r7, #4]
 800110c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800110e:	e018      	b.n	8001142 <DC_MOTOR_Set_Speed+0x86>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4a0e      	ldr	r2, [pc, #56]	; (800114c <DC_MOTOR_Set_Speed+0x90>)
 8001114:	015b      	lsls	r3, r3, #5
 8001116:	4413      	add	r3, r2
 8001118:	3310      	adds	r3, #16
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b08      	cmp	r3, #8
 800111e:	d108      	bne.n	8001132 <DC_MOTOR_Set_Speed+0x76>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	4a0a      	ldr	r2, [pc, #40]	; (800114c <DC_MOTOR_Set_Speed+0x90>)
 8001124:	015b      	lsls	r3, r3, #5
 8001126:	4413      	add	r3, r2
 8001128:	330c      	adds	r3, #12
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	88ba      	ldrh	r2, [r7, #4]
 800112e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001130:	e007      	b.n	8001142 <DC_MOTOR_Set_Speed+0x86>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	4a05      	ldr	r2, [pc, #20]	; (800114c <DC_MOTOR_Set_Speed+0x90>)
 8001136:	015b      	lsls	r3, r3, #5
 8001138:	4413      	add	r3, r2
 800113a:	330c      	adds	r3, #12
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	88ba      	ldrh	r2, [r7, #4]
 8001140:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	08008524 	.word	0x08008524

08001150 <DC_MOTOR_Stop>:
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
	}
}

void DC_MOTOR_Stop(uint8_t au8_MOTOR_Instance)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
	/* Write To The 2 Direction Control Pins */
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4a2e      	ldr	r2, [pc, #184]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 800115e:	015b      	lsls	r3, r3, #5
 8001160:	4413      	add	r3, r2
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4a2c      	ldr	r2, [pc, #176]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 8001168:	015b      	lsls	r3, r3, #5
 800116a:	4413      	add	r3, r2
 800116c:	3308      	adds	r3, #8
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	2200      	movs	r2, #0
 8001172:	4619      	mov	r1, r3
 8001174:	f001 ff00 	bl	8002f78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4a27      	ldr	r2, [pc, #156]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 800117c:	015b      	lsls	r3, r3, #5
 800117e:	4413      	add	r3, r2
 8001180:	3304      	adds	r3, #4
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	4a24      	ldr	r2, [pc, #144]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 8001188:	015b      	lsls	r3, r3, #5
 800118a:	4413      	add	r3, r2
 800118c:	330a      	adds	r3, #10
 800118e:	881b      	ldrh	r3, [r3, #0]
 8001190:	2200      	movs	r2, #0
 8001192:	4619      	mov	r1, r3
 8001194:	f001 fef0 	bl	8002f78 <HAL_GPIO_WritePin>

	/* Write ZERO To The PWM Ch DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	4a1f      	ldr	r2, [pc, #124]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 800119c:	015b      	lsls	r3, r3, #5
 800119e:	4413      	add	r3, r2
 80011a0:	3310      	adds	r3, #16
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d108      	bne.n	80011ba <DC_MOTOR_Stop+0x6a>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = 0;
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	4a1b      	ldr	r2, [pc, #108]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 80011ac:	015b      	lsls	r3, r3, #5
 80011ae:	4413      	add	r3, r2
 80011b0:	330c      	adds	r3, #12
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2200      	movs	r2, #0
 80011b6:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = 0;
	}
}
 80011b8:	e029      	b.n	800120e <DC_MOTOR_Stop+0xbe>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4a16      	ldr	r2, [pc, #88]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 80011be:	015b      	lsls	r3, r3, #5
 80011c0:	4413      	add	r3, r2
 80011c2:	3310      	adds	r3, #16
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	d108      	bne.n	80011dc <DC_MOTOR_Stop+0x8c>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = 0;
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	4a12      	ldr	r2, [pc, #72]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	4413      	add	r3, r2
 80011d2:	330c      	adds	r3, #12
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2200      	movs	r2, #0
 80011d8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011da:	e018      	b.n	800120e <DC_MOTOR_Stop+0xbe>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	4a0e      	ldr	r2, [pc, #56]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 80011e0:	015b      	lsls	r3, r3, #5
 80011e2:	4413      	add	r3, r2
 80011e4:	3310      	adds	r3, #16
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b08      	cmp	r3, #8
 80011ea:	d108      	bne.n	80011fe <DC_MOTOR_Stop+0xae>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = 0;
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	4a0a      	ldr	r2, [pc, #40]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 80011f0:	015b      	lsls	r3, r3, #5
 80011f2:	4413      	add	r3, r2
 80011f4:	330c      	adds	r3, #12
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2200      	movs	r2, #0
 80011fa:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80011fc:	e007      	b.n	800120e <DC_MOTOR_Stop+0xbe>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = 0;
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4a05      	ldr	r2, [pc, #20]	; (8001218 <DC_MOTOR_Stop+0xc8>)
 8001202:	015b      	lsls	r3, r3, #5
 8001204:	4413      	add	r3, r2
 8001206:	330c      	adds	r3, #12
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2200      	movs	r2, #0
 800120c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	08008524 	.word	0x08008524

0800121c <HCSR04_Init>:
static HCSR04_info gs_HCSR04_info[HCSR04_UNITS] = {0};



void HCSR04_Init(uint8_t au8_HCSR04_Instance, TIM_HandleTypeDef* TMR_Handle)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b094      	sub	sp, #80	; 0x50
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	6039      	str	r1, [r7, #0]
 8001226:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 8001228:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001236:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001244:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = {0};
 800124e:	f107 0318 	add.w	r3, r7, #24
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]

	/*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOA)
 800125c:	79fa      	ldrb	r2, [r7, #7]
 800125e:	4987      	ldr	r1, [pc, #540]	; (800147c <HCSR04_Init+0x260>)
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	440b      	add	r3, r1
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a84      	ldr	r2, [pc, #528]	; (8001480 <HCSR04_Init+0x264>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d10c      	bne.n	800128c <HCSR04_Init+0x70>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b84      	ldr	r3, [pc, #528]	; (8001484 <HCSR04_Init+0x268>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	4a83      	ldr	r2, [pc, #524]	; (8001484 <HCSR04_Init+0x268>)
 8001278:	f043 0304 	orr.w	r3, r3, #4
 800127c:	6193      	str	r3, [r2, #24]
 800127e:	4b81      	ldr	r3, [pc, #516]	; (8001484 <HCSR04_Init+0x268>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	f003 0304 	and.w	r3, r3, #4
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	e046      	b.n	800131a <HCSR04_Init+0xfe>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOB)
 800128c:	79fa      	ldrb	r2, [r7, #7]
 800128e:	497b      	ldr	r1, [pc, #492]	; (800147c <HCSR04_Init+0x260>)
 8001290:	4613      	mov	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	440b      	add	r3, r1
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a7a      	ldr	r2, [pc, #488]	; (8001488 <HCSR04_Init+0x26c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d10c      	bne.n	80012bc <HCSR04_Init+0xa0>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 80012a2:	4b78      	ldr	r3, [pc, #480]	; (8001484 <HCSR04_Init+0x268>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	4a77      	ldr	r2, [pc, #476]	; (8001484 <HCSR04_Init+0x268>)
 80012a8:	f043 0308 	orr.w	r3, r3, #8
 80012ac:	6193      	str	r3, [r2, #24]
 80012ae:	4b75      	ldr	r3, [pc, #468]	; (8001484 <HCSR04_Init+0x268>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	e02e      	b.n	800131a <HCSR04_Init+0xfe>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOC)
 80012bc:	79fa      	ldrb	r2, [r7, #7]
 80012be:	496f      	ldr	r1, [pc, #444]	; (800147c <HCSR04_Init+0x260>)
 80012c0:	4613      	mov	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	440b      	add	r3, r1
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a6f      	ldr	r2, [pc, #444]	; (800148c <HCSR04_Init+0x270>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d10c      	bne.n	80012ec <HCSR04_Init+0xd0>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d2:	4b6c      	ldr	r3, [pc, #432]	; (8001484 <HCSR04_Init+0x268>)
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	4a6b      	ldr	r2, [pc, #428]	; (8001484 <HCSR04_Init+0x268>)
 80012d8:	f043 0310 	orr.w	r3, r3, #16
 80012dc:	6193      	str	r3, [r2, #24]
 80012de:	4b69      	ldr	r3, [pc, #420]	; (8001484 <HCSR04_Init+0x268>)
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	f003 0310 	and.w	r3, r3, #16
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	e016      	b.n	800131a <HCSR04_Init+0xfe>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOD)
 80012ec:	79fa      	ldrb	r2, [r7, #7]
 80012ee:	4963      	ldr	r1, [pc, #396]	; (800147c <HCSR04_Init+0x260>)
 80012f0:	4613      	mov	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	440b      	add	r3, r1
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a64      	ldr	r2, [pc, #400]	; (8001490 <HCSR04_Init+0x274>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d10b      	bne.n	800131a <HCSR04_Init+0xfe>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001302:	4b60      	ldr	r3, [pc, #384]	; (8001484 <HCSR04_Init+0x268>)
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	4a5f      	ldr	r2, [pc, #380]	; (8001484 <HCSR04_Init+0x268>)
 8001308:	f043 0320 	orr.w	r3, r3, #32
 800130c:	6193      	str	r3, [r2, #24]
 800130e:	4b5d      	ldr	r3, [pc, #372]	; (8001484 <HCSR04_Init+0x268>)
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	f003 0320 	and.w	r3, r3, #32
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
    }
    /*else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOE)
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
    }*/
    TRIG_GPIO_InitStruct.Pin = HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN;
 800131a:	79fa      	ldrb	r2, [r7, #7]
 800131c:	4957      	ldr	r1, [pc, #348]	; (800147c <HCSR04_Init+0x260>)
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	440b      	add	r3, r1
 8001328:	3304      	adds	r3, #4
 800132a:	881b      	ldrh	r3, [r3, #0]
 800132c:	643b      	str	r3, [r7, #64]	; 0x40
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132e:	2301      	movs	r3, #1
 8001330:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2302      	movs	r3, #2
 8001338:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_GPIO_Init(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, &TRIG_GPIO_InitStruct);
 800133a:	79fa      	ldrb	r2, [r7, #7]
 800133c:	494f      	ldr	r1, [pc, #316]	; (800147c <HCSR04_Init+0x260>)
 800133e:	4613      	mov	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4413      	add	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	440b      	add	r3, r1
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f001 fc8d 	bl	8002c70 <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	gs_HCSR04_info[au8_HCSR04_Instance].TMR_PSC = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance->PSC;
 8001356:	79fa      	ldrb	r2, [r7, #7]
 8001358:	4948      	ldr	r1, [pc, #288]	; (800147c <HCSR04_Init+0x260>)
 800135a:	4613      	mov	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4413      	add	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	440b      	add	r3, r1
 8001364:	3308      	adds	r3, #8
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	79fa      	ldrb	r2, [r7, #7]
 800136a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800136c:	4849      	ldr	r0, [pc, #292]	; (8001494 <HCSR04_Init+0x278>)
 800136e:	4613      	mov	r3, r2
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	4413      	add	r3, r2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4403      	add	r3, r0
 8001378:	3304      	adds	r3, #4
 800137a:	6019      	str	r1, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance->ARR;
 800137c:	79fa      	ldrb	r2, [r7, #7]
 800137e:	493f      	ldr	r1, [pc, #252]	; (800147c <HCSR04_Init+0x260>)
 8001380:	4613      	mov	r3, r2
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	4413      	add	r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	3308      	adds	r3, #8
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	79fa      	ldrb	r2, [r7, #7]
 8001390:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001392:	4840      	ldr	r0, [pc, #256]	; (8001494 <HCSR04_Init+0x278>)
 8001394:	4613      	mov	r3, r2
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	4413      	add	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	3308      	adds	r3, #8
 80013a0:	6019      	str	r1, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].TMR_OVC = 0;
 80013a2:	79fa      	ldrb	r2, [r7, #7]
 80013a4:	493b      	ldr	r1, [pc, #236]	; (8001494 <HCSR04_Init+0x278>)
 80013a6:	4613      	mov	r3, r2
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	4413      	add	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	440b      	add	r3, r1
 80013b0:	3302      	adds	r3, #2
 80013b2:	2200      	movs	r2, #0
 80013b4:	801a      	strh	r2, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].HTIM = TMR_Handle;
 80013b6:	79fa      	ldrb	r2, [r7, #7]
 80013b8:	4936      	ldr	r1, [pc, #216]	; (8001494 <HCSR04_Init+0x278>)
 80013ba:	4613      	mov	r3, r2
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4413      	add	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	440b      	add	r3, r1
 80013c4:	331c      	adds	r3, #28
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	601a      	str	r2, [r3, #0]
	if(gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR == 0)
 80013ca:	79fa      	ldrb	r2, [r7, #7]
 80013cc:	4931      	ldr	r1, [pc, #196]	; (8001494 <HCSR04_Init+0x278>)
 80013ce:	4613      	mov	r3, r2
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	4413      	add	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	440b      	add	r3, r1
 80013d8:	3308      	adds	r3, #8
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d10a      	bne.n	80013f6 <HCSR04_Init+0x1da>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR = 65535;
 80013e0:	79fa      	ldrb	r2, [r7, #7]
 80013e2:	492c      	ldr	r1, [pc, #176]	; (8001494 <HCSR04_Init+0x278>)
 80013e4:	4613      	mov	r3, r2
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	4413      	add	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	440b      	add	r3, r1
 80013ee:	3308      	adds	r3, #8
 80013f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013f4:	601a      	str	r2, [r3, #0]
	}
	if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_1)
 80013f6:	79fa      	ldrb	r2, [r7, #7]
 80013f8:	4920      	ldr	r1, [pc, #128]	; (800147c <HCSR04_Init+0x260>)
 80013fa:	4613      	mov	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	440b      	add	r3, r1
 8001404:	330c      	adds	r3, #12
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d10a      	bne.n	8001422 <HCSR04_Init+0x206>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 800140c:	79fa      	ldrb	r2, [r7, #7]
 800140e:	4921      	ldr	r1, [pc, #132]	; (8001494 <HCSR04_Init+0x278>)
 8001410:	4613      	mov	r3, r2
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	4413      	add	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	440b      	add	r3, r1
 800141a:	3320      	adds	r3, #32
 800141c:	2201      	movs	r2, #1
 800141e:	701a      	strb	r2, [r3, #0]
 8001420:	e04f      	b.n	80014c2 <HCSR04_Init+0x2a6>
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_2)
 8001422:	79fa      	ldrb	r2, [r7, #7]
 8001424:	4915      	ldr	r1, [pc, #84]	; (800147c <HCSR04_Init+0x260>)
 8001426:	4613      	mov	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	4413      	add	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	440b      	add	r3, r1
 8001430:	330c      	adds	r3, #12
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b04      	cmp	r3, #4
 8001436:	d10a      	bne.n	800144e <HCSR04_Init+0x232>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 8001438:	79fa      	ldrb	r2, [r7, #7]
 800143a:	4916      	ldr	r1, [pc, #88]	; (8001494 <HCSR04_Init+0x278>)
 800143c:	4613      	mov	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	4413      	add	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	440b      	add	r3, r1
 8001446:	3320      	adds	r3, #32
 8001448:	2202      	movs	r2, #2
 800144a:	701a      	strb	r2, [r3, #0]
 800144c:	e039      	b.n	80014c2 <HCSR04_Init+0x2a6>
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_3)
 800144e:	79fa      	ldrb	r2, [r7, #7]
 8001450:	490a      	ldr	r1, [pc, #40]	; (800147c <HCSR04_Init+0x260>)
 8001452:	4613      	mov	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	440b      	add	r3, r1
 800145c:	330c      	adds	r3, #12
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b08      	cmp	r3, #8
 8001462:	d119      	bne.n	8001498 <HCSR04_Init+0x27c>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 8001464:	79fa      	ldrb	r2, [r7, #7]
 8001466:	490b      	ldr	r1, [pc, #44]	; (8001494 <HCSR04_Init+0x278>)
 8001468:	4613      	mov	r3, r2
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	4413      	add	r3, r2
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	440b      	add	r3, r1
 8001472:	3320      	adds	r3, #32
 8001474:	2204      	movs	r2, #4
 8001476:	701a      	strb	r2, [r3, #0]
 8001478:	e023      	b.n	80014c2 <HCSR04_Init+0x2a6>
 800147a:	bf00      	nop
 800147c:	08008564 	.word	0x08008564
 8001480:	40010800 	.word	0x40010800
 8001484:	40021000 	.word	0x40021000
 8001488:	40010c00 	.word	0x40010c00
 800148c:	40011000 	.word	0x40011000
 8001490:	40011400 	.word	0x40011400
 8001494:	200001f4 	.word	0x200001f4
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_4)
 8001498:	79fa      	ldrb	r2, [r7, #7]
 800149a:	4941      	ldr	r1, [pc, #260]	; (80015a0 <HCSR04_Init+0x384>)
 800149c:	4613      	mov	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	440b      	add	r3, r1
 80014a6:	330c      	adds	r3, #12
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2b0c      	cmp	r3, #12
 80014ac:	d109      	bne.n	80014c2 <HCSR04_Init+0x2a6>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 80014ae:	79fa      	ldrb	r2, [r7, #7]
 80014b0:	493c      	ldr	r1, [pc, #240]	; (80015a4 <HCSR04_Init+0x388>)
 80014b2:	4613      	mov	r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	4413      	add	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	440b      	add	r3, r1
 80014bc:	3320      	adds	r3, #32
 80014be:	2208      	movs	r2, #8
 80014c0:	701a      	strb	r2, [r3, #0]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/

	TMR_Handle->Instance = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance;
 80014c2:	79fa      	ldrb	r2, [r7, #7]
 80014c4:	4936      	ldr	r1, [pc, #216]	; (80015a0 <HCSR04_Init+0x384>)
 80014c6:	4613      	mov	r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	4413      	add	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	440b      	add	r3, r1
 80014d0:	3308      	adds	r3, #8
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	601a      	str	r2, [r3, #0]
	TMR_Handle->Init.Prescaler = gs_HCSR04_info[au8_HCSR04_Instance].TMR_PSC;
 80014d8:	79fa      	ldrb	r2, [r7, #7]
 80014da:	4932      	ldr	r1, [pc, #200]	; (80015a4 <HCSR04_Init+0x388>)
 80014dc:	4613      	mov	r3, r2
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	4413      	add	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	440b      	add	r3, r1
 80014e6:	3304      	adds	r3, #4
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	605a      	str	r2, [r3, #4]
	TMR_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
	TMR_Handle->Init.Period = gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR;
 80014f4:	79fa      	ldrb	r2, [r7, #7]
 80014f6:	492b      	ldr	r1, [pc, #172]	; (80015a4 <HCSR04_Init+0x388>)
 80014f8:	4613      	mov	r3, r2
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	4413      	add	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	3308      	adds	r3, #8
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	60da      	str	r2, [r3, #12]
	TMR_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
	TMR_Handle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	2280      	movs	r2, #128	; 0x80
 8001514:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(TMR_Handle);
 8001516:	6838      	ldr	r0, [r7, #0]
 8001518:	f002 f960 	bl	80037dc <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800151c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001520:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIM_ConfigClockSource(TMR_Handle, &sClockSourceConfig);
 8001522:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001526:	4619      	mov	r1, r3
 8001528:	6838      	ldr	r0, [r7, #0]
 800152a:	f002 feab 	bl	8004284 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(TMR_Handle);
 800152e:	6838      	ldr	r0, [r7, #0]
 8001530:	f002 faf0 	bl	8003b14 <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001534:	2300      	movs	r3, #0
 8001536:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001538:	2300      	movs	r3, #0
 800153a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_TIMEx_MasterConfigSynchronization(TMR_Handle, &sMasterConfig);
 800153c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001540:	4619      	mov	r1, r3
 8001542:	6838      	ldr	r0, [r7, #0]
 8001544:	f003 fb74 	bl	8004c30 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001548:	2300      	movs	r3, #0
 800154a:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800154c:	2301      	movs	r3, #1
 800154e:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	623b      	str	r3, [r7, #32]
	sConfigIC.ICFilter = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_IC_ConfigChannel(TMR_Handle, &sConfigIC, HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH);
 8001558:	79fa      	ldrb	r2, [r7, #7]
 800155a:	4911      	ldr	r1, [pc, #68]	; (80015a0 <HCSR04_Init+0x384>)
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	330c      	adds	r3, #12
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	f107 0318 	add.w	r3, r7, #24
 800156e:	4619      	mov	r1, r3
 8001570:	6838      	ldr	r0, [r7, #0]
 8001572:	f002 fd35 	bl	8003fe0 <HAL_TIM_IC_ConfigChannel>

	/*--------[ Start The ICU Channel ]-------*/

	HAL_TIM_Base_Start_IT(TMR_Handle);
 8001576:	6838      	ldr	r0, [r7, #0]
 8001578:	f002 f980 	bl	800387c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(TMR_Handle, HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH);
 800157c:	79fa      	ldrb	r2, [r7, #7]
 800157e:	4908      	ldr	r1, [pc, #32]	; (80015a0 <HCSR04_Init+0x384>)
 8001580:	4613      	mov	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	330c      	adds	r3, #12
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4619      	mov	r1, r3
 8001590:	6838      	ldr	r0, [r7, #0]
 8001592:	f002 fb17 	bl	8003bc4 <HAL_TIM_IC_Start_IT>
}
 8001596:	bf00      	nop
 8001598:	3750      	adds	r7, #80	; 0x50
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	08008564 	.word	0x08008564
 80015a4:	200001f4 	.word	0x200001f4

080015a8 <HCSR04_TMR_OVF_ISR>:


void HCSR04_TMR_OVF_ISR(TIM_HandleTypeDef* htim)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	73fb      	strb	r3, [r7, #15]
	for(i=0; i<HCSR04_UNITS; i++)
 80015b4:	2300      	movs	r3, #0
 80015b6:	73fb      	strb	r3, [r7, #15]
 80015b8:	e023      	b.n	8001602 <HCSR04_TMR_OVF_ISR+0x5a>
	{
		if(htim->Instance == HCSR04_CfgParam[i].TIM_Instance)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6819      	ldr	r1, [r3, #0]
 80015be:	7bfa      	ldrb	r2, [r7, #15]
 80015c0:	4814      	ldr	r0, [pc, #80]	; (8001614 <HCSR04_TMR_OVF_ISR+0x6c>)
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4403      	add	r3, r0
 80015cc:	3308      	adds	r3, #8
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4299      	cmp	r1, r3
 80015d2:	d113      	bne.n	80015fc <HCSR04_TMR_OVF_ISR+0x54>
		{
			gs_HCSR04_info[i].TMR_OVC++;
 80015d4:	7bfa      	ldrb	r2, [r7, #15]
 80015d6:	4910      	ldr	r1, [pc, #64]	; (8001618 <HCSR04_TMR_OVF_ISR+0x70>)
 80015d8:	4613      	mov	r3, r2
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	4413      	add	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	440b      	add	r3, r1
 80015e2:	3302      	adds	r3, #2
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	3301      	adds	r3, #1
 80015e8:	b298      	uxth	r0, r3
 80015ea:	490b      	ldr	r1, [pc, #44]	; (8001618 <HCSR04_TMR_OVF_ISR+0x70>)
 80015ec:	4613      	mov	r3, r2
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	4413      	add	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	3302      	adds	r3, #2
 80015f8:	4602      	mov	r2, r0
 80015fa:	801a      	strh	r2, [r3, #0]
	for(i=0; i<HCSR04_UNITS; i++)
 80015fc:	7bfb      	ldrb	r3, [r7, #15]
 80015fe:	3301      	adds	r3, #1
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	2b03      	cmp	r3, #3
 8001606:	d9d8      	bls.n	80015ba <HCSR04_TMR_OVF_ISR+0x12>
		}
	}
}
 8001608:	bf00      	nop
 800160a:	bf00      	nop
 800160c:	3714      	adds	r7, #20
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	08008564 	.word	0x08008564
 8001618:	200001f4 	.word	0x200001f4
 800161c:	00000000 	.word	0x00000000

08001620 <HCSR04_TMR_IC_ISR>:


void HCSR04_TMR_IC_ISR(TIM_HandleTypeDef* htim)
{
 8001620:	b5b0      	push	{r4, r5, r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	73fb      	strb	r3, [r7, #15]
	uint32_t PS = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	60bb      	str	r3, [r7, #8]
	for(i=0; i<HCSR04_UNITS; i++)
 8001630:	2300      	movs	r3, #0
 8001632:	73fb      	strb	r3, [r7, #15]
 8001634:	e22a      	b.n	8001a8c <HCSR04_TMR_IC_ISR+0x46c>
	{
		if((htim->Instance == HCSR04_CfgParam[i].TIM_Instance) && (htim->Channel == gs_HCSR04_info[i].ACTIV_CH))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6819      	ldr	r1, [r3, #0]
 800163a:	7bfa      	ldrb	r2, [r7, #15]
 800163c:	486b      	ldr	r0, [pc, #428]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 800163e:	4613      	mov	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4403      	add	r3, r0
 8001648:	3308      	adds	r3, #8
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4299      	cmp	r1, r3
 800164e:	f040 821a 	bne.w	8001a86 <HCSR04_TMR_IC_ISR+0x466>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	7f19      	ldrb	r1, [r3, #28]
 8001656:	7bfa      	ldrb	r2, [r7, #15]
 8001658:	4865      	ldr	r0, [pc, #404]	; (80017f0 <HCSR04_TMR_IC_ISR+0x1d0>)
 800165a:	4613      	mov	r3, r2
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	4413      	add	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4403      	add	r3, r0
 8001664:	3320      	adds	r3, #32
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	4299      	cmp	r1, r3
 800166a:	f040 820c 	bne.w	8001a86 <HCSR04_TMR_IC_ISR+0x466>
		{
			if (gs_HCSR04_info[i].EDGE_STATE == 0)
 800166e:	7bfa      	ldrb	r2, [r7, #15]
 8001670:	495f      	ldr	r1, [pc, #380]	; (80017f0 <HCSR04_TMR_IC_ISR+0x1d0>)
 8001672:	4613      	mov	r3, r2
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	f040 80b8 	bne.w	80017f4 <HCSR04_TMR_IC_ISR+0x1d4>
			{
				// Capture T1 & Reverse The ICU Edge Polarity
				gs_HCSR04_info[i].T1 = HAL_TIM_ReadCapturedValue(htim, HCSR04_CfgParam[i].IC_TIM_CH);
 8001684:	7bfa      	ldrb	r2, [r7, #15]
 8001686:	4959      	ldr	r1, [pc, #356]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	440b      	add	r3, r1
 8001692:	330c      	adds	r3, #12
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	7bfc      	ldrb	r4, [r7, #15]
 8001698:	4619      	mov	r1, r3
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f002 feb6 	bl	800440c <HAL_TIM_ReadCapturedValue>
 80016a0:	4602      	mov	r2, r0
 80016a2:	4953      	ldr	r1, [pc, #332]	; (80017f0 <HCSR04_TMR_IC_ISR+0x1d0>)
 80016a4:	4623      	mov	r3, r4
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	4423      	add	r3, r4
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	440b      	add	r3, r1
 80016ae:	330c      	adds	r3, #12
 80016b0:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].EDGE_STATE = 1;
 80016b2:	7bfa      	ldrb	r2, [r7, #15]
 80016b4:	494e      	ldr	r1, [pc, #312]	; (80017f0 <HCSR04_TMR_IC_ISR+0x1d0>)
 80016b6:	4613      	mov	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4413      	add	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	440b      	add	r3, r1
 80016c0:	2201      	movs	r2, #1
 80016c2:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR04_CfgParam[i].IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 80016c4:	7bfa      	ldrb	r2, [r7, #15]
 80016c6:	4949      	ldr	r1, [pc, #292]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 80016c8:	4613      	mov	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	4413      	add	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	440b      	add	r3, r1
 80016d2:	330c      	adds	r3, #12
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d108      	bne.n	80016ec <HCSR04_TMR_IC_ISR+0xcc>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6a1a      	ldr	r2, [r3, #32]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 020a 	bic.w	r2, r2, #10
 80016e8:	621a      	str	r2, [r3, #32]
 80016ea:	e02f      	b.n	800174c <HCSR04_TMR_IC_ISR+0x12c>
 80016ec:	7bfa      	ldrb	r2, [r7, #15]
 80016ee:	493f      	ldr	r1, [pc, #252]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 80016f0:	4613      	mov	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	330c      	adds	r3, #12
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b04      	cmp	r3, #4
 8001700:	d108      	bne.n	8001714 <HCSR04_TMR_IC_ISR+0xf4>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001710:	6213      	str	r3, [r2, #32]
 8001712:	e01b      	b.n	800174c <HCSR04_TMR_IC_ISR+0x12c>
 8001714:	7bfa      	ldrb	r2, [r7, #15]
 8001716:	4935      	ldr	r1, [pc, #212]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	440b      	add	r3, r1
 8001722:	330c      	adds	r3, #12
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2b08      	cmp	r3, #8
 8001728:	d108      	bne.n	800173c <HCSR04_TMR_IC_ISR+0x11c>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6a1b      	ldr	r3, [r3, #32]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001738:	6213      	str	r3, [r2, #32]
 800173a:	e007      	b.n	800174c <HCSR04_TMR_IC_ISR+0x12c>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	6812      	ldr	r2, [r2, #0]
 8001746:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800174a:	6213      	str	r3, [r2, #32]
 800174c:	7bfa      	ldrb	r2, [r7, #15]
 800174e:	4927      	ldr	r1, [pc, #156]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	440b      	add	r3, r1
 800175a:	330c      	adds	r3, #12
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d108      	bne.n	8001774 <HCSR04_TMR_IC_ISR+0x154>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6a1a      	ldr	r2, [r3, #32]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f042 0202 	orr.w	r2, r2, #2
 8001770:	621a      	str	r2, [r3, #32]
 8001772:	e02f      	b.n	80017d4 <HCSR04_TMR_IC_ISR+0x1b4>
 8001774:	7bfa      	ldrb	r2, [r7, #15]
 8001776:	491d      	ldr	r1, [pc, #116]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	440b      	add	r3, r1
 8001782:	330c      	adds	r3, #12
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b04      	cmp	r3, #4
 8001788:	d108      	bne.n	800179c <HCSR04_TMR_IC_ISR+0x17c>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6812      	ldr	r2, [r2, #0]
 8001794:	f043 0320 	orr.w	r3, r3, #32
 8001798:	6213      	str	r3, [r2, #32]
 800179a:	e01b      	b.n	80017d4 <HCSR04_TMR_IC_ISR+0x1b4>
 800179c:	7bfa      	ldrb	r2, [r7, #15]
 800179e:	4913      	ldr	r1, [pc, #76]	; (80017ec <HCSR04_TMR_IC_ISR+0x1cc>)
 80017a0:	4613      	mov	r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	4413      	add	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	440b      	add	r3, r1
 80017aa:	330c      	adds	r3, #12
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d108      	bne.n	80017c4 <HCSR04_TMR_IC_ISR+0x1a4>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017c0:	6213      	str	r3, [r2, #32]
 80017c2:	e007      	b.n	80017d4 <HCSR04_TMR_IC_ISR+0x1b4>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	6a1b      	ldr	r3, [r3, #32]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017d2:	6213      	str	r3, [r2, #32]
				gs_HCSR04_info[i].TMR_OVC = 0;
 80017d4:	7bfa      	ldrb	r2, [r7, #15]
 80017d6:	4906      	ldr	r1, [pc, #24]	; (80017f0 <HCSR04_TMR_IC_ISR+0x1d0>)
 80017d8:	4613      	mov	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	4413      	add	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	3302      	adds	r3, #2
 80017e4:	2200      	movs	r2, #0
 80017e6:	801a      	strh	r2, [r3, #0]
 80017e8:	e14d      	b.n	8001a86 <HCSR04_TMR_IC_ISR+0x466>
 80017ea:	bf00      	nop
 80017ec:	08008564 	.word	0x08008564
 80017f0:	200001f4 	.word	0x200001f4
			}
			else if (gs_HCSR04_info[i].EDGE_STATE == 1)
 80017f4:	7bfa      	ldrb	r2, [r7, #15]
 80017f6:	49ac      	ldr	r1, [pc, #688]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 80017f8:	4613      	mov	r3, r2
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	4413      	add	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	440b      	add	r3, r1
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b01      	cmp	r3, #1
 8001806:	f040 813e 	bne.w	8001a86 <HCSR04_TMR_IC_ISR+0x466>
			{
				// Read The Current ARR & Prescaler Values For The Timer
				PS = HCSR04_CfgParam[i].TIM_Instance->PSC;
 800180a:	7bfa      	ldrb	r2, [r7, #15]
 800180c:	49a7      	ldr	r1, [pc, #668]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 800180e:	4613      	mov	r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4413      	add	r3, r2
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	440b      	add	r3, r1
 8001818:	3308      	adds	r3, #8
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800181e:	60bb      	str	r3, [r7, #8]
				gs_HCSR04_info[i].TMR_ARR = HCSR04_CfgParam[i].TIM_Instance->ARR;
 8001820:	7bfa      	ldrb	r2, [r7, #15]
 8001822:	49a2      	ldr	r1, [pc, #648]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 8001824:	4613      	mov	r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	440b      	add	r3, r1
 800182e:	3308      	adds	r3, #8
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	7bfa      	ldrb	r2, [r7, #15]
 8001834:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001836:	489c      	ldr	r0, [pc, #624]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 8001838:	4613      	mov	r3, r2
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	4413      	add	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4403      	add	r3, r0
 8001842:	3308      	adds	r3, #8
 8001844:	6019      	str	r1, [r3, #0]
				// Capture T2 & Calculate The Distance
				gs_HCSR04_info[i].T2 = HAL_TIM_ReadCapturedValue(htim, HCSR04_CfgParam[i].IC_TIM_CH);
 8001846:	7bfa      	ldrb	r2, [r7, #15]
 8001848:	4998      	ldr	r1, [pc, #608]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 800184a:	4613      	mov	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	4413      	add	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	440b      	add	r3, r1
 8001854:	330c      	adds	r3, #12
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	7bfc      	ldrb	r4, [r7, #15]
 800185a:	4619      	mov	r1, r3
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f002 fdd5 	bl	800440c <HAL_TIM_ReadCapturedValue>
 8001862:	4602      	mov	r2, r0
 8001864:	4990      	ldr	r1, [pc, #576]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 8001866:	4623      	mov	r3, r4
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	4423      	add	r3, r4
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	440b      	add	r3, r1
 8001870:	3310      	adds	r3, #16
 8001872:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].T2 += (gs_HCSR04_info[i].TMR_OVC * (gs_HCSR04_info[i].TMR_ARR+1));
 8001874:	7bfa      	ldrb	r2, [r7, #15]
 8001876:	498c      	ldr	r1, [pc, #560]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 8001878:	4613      	mov	r3, r2
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	4413      	add	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	440b      	add	r3, r1
 8001882:	3310      	adds	r3, #16
 8001884:	6819      	ldr	r1, [r3, #0]
 8001886:	7bfa      	ldrb	r2, [r7, #15]
 8001888:	4887      	ldr	r0, [pc, #540]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 800188a:	4613      	mov	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	4413      	add	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4403      	add	r3, r0
 8001894:	3302      	adds	r3, #2
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	461c      	mov	r4, r3
 800189a:	7bfa      	ldrb	r2, [r7, #15]
 800189c:	4882      	ldr	r0, [pc, #520]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 800189e:	4613      	mov	r3, r2
 80018a0:	00db      	lsls	r3, r3, #3
 80018a2:	4413      	add	r3, r2
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	4403      	add	r3, r0
 80018a8:	3308      	adds	r3, #8
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	3301      	adds	r3, #1
 80018ae:	fb04 f303 	mul.w	r3, r4, r3
 80018b2:	7bfa      	ldrb	r2, [r7, #15]
 80018b4:	4419      	add	r1, r3
 80018b6:	487c      	ldr	r0, [pc, #496]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 80018b8:	4613      	mov	r3, r2
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	4413      	add	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4403      	add	r3, r0
 80018c2:	3310      	adds	r3, #16
 80018c4:	6019      	str	r1, [r3, #0]
				gs_HCSR04_info[i].DIFF = gs_HCSR04_info[i].T2 - gs_HCSR04_info[i].T1;
 80018c6:	7bfa      	ldrb	r2, [r7, #15]
 80018c8:	4977      	ldr	r1, [pc, #476]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 80018ca:	4613      	mov	r3, r2
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	4413      	add	r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	440b      	add	r3, r1
 80018d4:	3310      	adds	r3, #16
 80018d6:	6819      	ldr	r1, [r3, #0]
 80018d8:	7bfa      	ldrb	r2, [r7, #15]
 80018da:	4873      	ldr	r0, [pc, #460]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 80018dc:	4613      	mov	r3, r2
 80018de:	00db      	lsls	r3, r3, #3
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4403      	add	r3, r0
 80018e6:	330c      	adds	r3, #12
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	7bfa      	ldrb	r2, [r7, #15]
 80018ec:	1ac9      	subs	r1, r1, r3
 80018ee:	486e      	ldr	r0, [pc, #440]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 80018f0:	4613      	mov	r3, r2
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4413      	add	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4403      	add	r3, r0
 80018fa:	3314      	adds	r3, #20
 80018fc:	6019      	str	r1, [r3, #0]
				// Write The Distance Value To The Global Struct & Reverse The ICU Edge
				gs_HCSR04_info[i].DISTANCE = (gs_HCSR04_info[i].DIFF * 0.017)/(HCSR04_CfgParam[i].TIM_CLK_MHz/(PS+1));
 80018fe:	7bfa      	ldrb	r2, [r7, #15]
 8001900:	4969      	ldr	r1, [pc, #420]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 8001902:	4613      	mov	r3, r2
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4413      	add	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	3314      	adds	r3, #20
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4618      	mov	r0, r3
 8001912:	f7fe fd67 	bl	80003e4 <__aeabi_ui2d>
 8001916:	a362      	add	r3, pc, #392	; (adr r3, 8001aa0 <HCSR04_TMR_IC_ISR+0x480>)
 8001918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191c:	f7fe fddc 	bl	80004d8 <__aeabi_dmul>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4614      	mov	r4, r2
 8001926:	461d      	mov	r5, r3
 8001928:	7bfa      	ldrb	r2, [r7, #15]
 800192a:	4960      	ldr	r1, [pc, #384]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 800192c:	4613      	mov	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	440b      	add	r3, r1
 8001936:	3310      	adds	r3, #16
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	3301      	adds	r3, #1
 800193e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fd4e 	bl	80003e4 <__aeabi_ui2d>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4620      	mov	r0, r4
 800194e:	4629      	mov	r1, r5
 8001950:	f7fe feec 	bl	800072c <__aeabi_ddiv>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	7bfc      	ldrb	r4, [r7, #15]
 800195a:	4610      	mov	r0, r2
 800195c:	4619      	mov	r1, r3
 800195e:	f7ff f893 	bl	8000a88 <__aeabi_d2f>
 8001962:	4602      	mov	r2, r0
 8001964:	4950      	ldr	r1, [pc, #320]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 8001966:	4623      	mov	r3, r4
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	4423      	add	r3, r4
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	440b      	add	r3, r1
 8001970:	3318      	adds	r3, #24
 8001972:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].EDGE_STATE = 0;
 8001974:	7bfa      	ldrb	r2, [r7, #15]
 8001976:	494c      	ldr	r1, [pc, #304]	; (8001aa8 <HCSR04_TMR_IC_ISR+0x488>)
 8001978:	4613      	mov	r3, r2
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4413      	add	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	2200      	movs	r2, #0
 8001984:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR04_CfgParam[i].IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001986:	7bfa      	ldrb	r2, [r7, #15]
 8001988:	4948      	ldr	r1, [pc, #288]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 800198a:	4613      	mov	r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	440b      	add	r3, r1
 8001994:	330c      	adds	r3, #12
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d108      	bne.n	80019ae <HCSR04_TMR_IC_ISR+0x38e>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	6a1a      	ldr	r2, [r3, #32]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 020a 	bic.w	r2, r2, #10
 80019aa:	621a      	str	r2, [r3, #32]
 80019ac:	e02f      	b.n	8001a0e <HCSR04_TMR_IC_ISR+0x3ee>
 80019ae:	7bfa      	ldrb	r2, [r7, #15]
 80019b0:	493e      	ldr	r1, [pc, #248]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 80019b2:	4613      	mov	r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	4413      	add	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	440b      	add	r3, r1
 80019bc:	330c      	adds	r3, #12
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d108      	bne.n	80019d6 <HCSR04_TMR_IC_ISR+0x3b6>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6a1b      	ldr	r3, [r3, #32]
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6812      	ldr	r2, [r2, #0]
 80019ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80019d2:	6213      	str	r3, [r2, #32]
 80019d4:	e01b      	b.n	8001a0e <HCSR04_TMR_IC_ISR+0x3ee>
 80019d6:	7bfa      	ldrb	r2, [r7, #15]
 80019d8:	4934      	ldr	r1, [pc, #208]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 80019da:	4613      	mov	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	330c      	adds	r3, #12
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b08      	cmp	r3, #8
 80019ea:	d108      	bne.n	80019fe <HCSR04_TMR_IC_ISR+0x3de>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6a1b      	ldr	r3, [r3, #32]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6812      	ldr	r2, [r2, #0]
 80019f6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80019fa:	6213      	str	r3, [r2, #32]
 80019fc:	e007      	b.n	8001a0e <HCSR04_TMR_IC_ISR+0x3ee>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a0c:	6213      	str	r3, [r2, #32]
 8001a0e:	7bfa      	ldrb	r2, [r7, #15]
 8001a10:	4926      	ldr	r1, [pc, #152]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 8001a12:	4613      	mov	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	4413      	add	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	330c      	adds	r3, #12
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d106      	bne.n	8001a32 <HCSR04_TMR_IC_ISR+0x412>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	6a12      	ldr	r2, [r2, #32]
 8001a2e:	621a      	str	r2, [r3, #32]
 8001a30:	e029      	b.n	8001a86 <HCSR04_TMR_IC_ISR+0x466>
 8001a32:	7bfa      	ldrb	r2, [r7, #15]
 8001a34:	491d      	ldr	r1, [pc, #116]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 8001a36:	4613      	mov	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4413      	add	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	330c      	adds	r3, #12
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d106      	bne.n	8001a56 <HCSR04_TMR_IC_ISR+0x436>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	6812      	ldr	r2, [r2, #0]
 8001a50:	6a1b      	ldr	r3, [r3, #32]
 8001a52:	6213      	str	r3, [r2, #32]
 8001a54:	e017      	b.n	8001a86 <HCSR04_TMR_IC_ISR+0x466>
 8001a56:	7bfa      	ldrb	r2, [r7, #15]
 8001a58:	4914      	ldr	r1, [pc, #80]	; (8001aac <HCSR04_TMR_IC_ISR+0x48c>)
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	440b      	add	r3, r1
 8001a64:	330c      	adds	r3, #12
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b08      	cmp	r3, #8
 8001a6a:	d106      	bne.n	8001a7a <HCSR04_TMR_IC_ISR+0x45a>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	6812      	ldr	r2, [r2, #0]
 8001a74:	6a1b      	ldr	r3, [r3, #32]
 8001a76:	6213      	str	r3, [r2, #32]
 8001a78:	e005      	b.n	8001a86 <HCSR04_TMR_IC_ISR+0x466>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	6213      	str	r3, [r2, #32]
	for(i=0; i<HCSR04_UNITS; i++)
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	73fb      	strb	r3, [r7, #15]
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	2b03      	cmp	r3, #3
 8001a90:	f67f add1 	bls.w	8001636 <HCSR04_TMR_IC_ISR+0x16>
			}
		}
	}
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	b020c49c 	.word	0xb020c49c
 8001aa4:	3f916872 	.word	0x3f916872
 8001aa8:	200001f4 	.word	0x200001f4
 8001aac:	08008564 	.word	0x08008564

08001ab0 <HCSR04_Read>:

float HCSR04_Read(uint8_t au8_HCSR04_Instance)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
	/* float Distance_meters = gs_HCSR04_info[au8_HCSR04_Instance].DISTANCE;

	float Distance_centimeters = Distance_meters * 100.0; */

	return gs_HCSR04_info[au8_HCSR04_Instance].DISTANCE;
 8001aba:	79fa      	ldrb	r2, [r7, #7]
 8001abc:	4906      	ldr	r1, [pc, #24]	; (8001ad8 <HCSR04_Read+0x28>)
 8001abe:	4613      	mov	r3, r2
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	4413      	add	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	440b      	add	r3, r1
 8001ac8:	3318      	adds	r3, #24
 8001aca:	681b      	ldr	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	200001f4 	.word	0x200001f4

08001adc <HCSR04_Trigger>:

void HCSR04_Trigger(uint8_t au8_HCSR04_Instance)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN, 1);
 8001ae6:	79fa      	ldrb	r2, [r7, #7]
 8001ae8:	4923      	ldr	r1, [pc, #140]	; (8001b78 <HCSR04_Trigger+0x9c>)
 8001aea:	4613      	mov	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	440b      	add	r3, r1
 8001af4:	6818      	ldr	r0, [r3, #0]
 8001af6:	79fa      	ldrb	r2, [r7, #7]
 8001af8:	491f      	ldr	r1, [pc, #124]	; (8001b78 <HCSR04_Trigger+0x9c>)
 8001afa:	4613      	mov	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	440b      	add	r3, r1
 8001b04:	3304      	adds	r3, #4
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	f001 fa34 	bl	8002f78 <HAL_GPIO_WritePin>
	DELAY_US(2);
 8001b10:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <HCSR04_Trigger+0xa0>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <HCSR04_Trigger+0xa4>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a1a      	ldr	r2, [pc, #104]	; (8001b84 <HCSR04_Trigger+0xa8>)
 8001b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b20:	0c9b      	lsrs	r3, r3, #18
 8001b22:	005a      	lsls	r2, r3, #1
 8001b24:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <HCSR04_Trigger+0xa4>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4916      	ldr	r1, [pc, #88]	; (8001b84 <HCSR04_Trigger+0xa8>)
 8001b2a:	fba1 1303 	umull	r1, r3, r1, r3
 8001b2e:	0c9b      	lsrs	r3, r3, #18
 8001b30:	085b      	lsrs	r3, r3, #1
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	60bb      	str	r3, [r7, #8]
 8001b36:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <HCSR04_Trigger+0xa0>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d8f8      	bhi.n	8001b36 <HCSR04_Trigger+0x5a>
	HAL_GPIO_WritePin(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN, 0);
 8001b44:	79fa      	ldrb	r2, [r7, #7]
 8001b46:	490c      	ldr	r1, [pc, #48]	; (8001b78 <HCSR04_Trigger+0x9c>)
 8001b48:	4613      	mov	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	440b      	add	r3, r1
 8001b52:	6818      	ldr	r0, [r3, #0]
 8001b54:	79fa      	ldrb	r2, [r7, #7]
 8001b56:	4908      	ldr	r1, [pc, #32]	; (8001b78 <HCSR04_Trigger+0x9c>)
 8001b58:	4613      	mov	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	3304      	adds	r3, #4
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	2200      	movs	r2, #0
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f001 fa05 	bl	8002f78 <HAL_GPIO_WritePin>
}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	08008564 	.word	0x08008564
 8001b7c:	e000e010 	.word	0xe000e010
 8001b80:	20000004 	.word	0x20000004
 8001b84:	431bde83 	.word	0x431bde83

08001b88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b088      	sub	sp, #32
 8001b8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8e:	f107 0310 	add.w	r3, r7, #16
 8001b92:	2200      	movs	r2, #0
 8001b94:	601a      	str	r2, [r3, #0]
 8001b96:	605a      	str	r2, [r3, #4]
 8001b98:	609a      	str	r2, [r3, #8]
 8001b9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b9c:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a27      	ldr	r2, [pc, #156]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001ba2:	f043 0320 	orr.w	r3, r3, #32
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b25      	ldr	r3, [pc, #148]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb4:	4b22      	ldr	r3, [pc, #136]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a21      	ldr	r2, [pc, #132]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b1f      	ldr	r3, [pc, #124]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bcc:	4b1c      	ldr	r3, [pc, #112]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	4a1b      	ldr	r2, [pc, #108]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001bd2:	f043 0308 	orr.w	r3, r3, #8
 8001bd6:	6193      	str	r3, [r2, #24]
 8001bd8:	4b19      	ldr	r3, [pc, #100]	; (8001c40 <MX_GPIO_Init+0xb8>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	f003 0308 	and.w	r3, r3, #8
 8001be0:	607b      	str	r3, [r7, #4]
 8001be2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L298_IN1_Pin|L298_IN2_Pin|Trigger3_Pin|Trigger4_Pin
 8001be4:	2200      	movs	r2, #0
 8001be6:	f243 4133 	movw	r1, #13363	; 0x3433
 8001bea:	4816      	ldr	r0, [pc, #88]	; (8001c44 <MX_GPIO_Init+0xbc>)
 8001bec:	f001 f9c4 	bl	8002f78 <HAL_GPIO_WritePin>
                          |Buzzer_Pin|L298_IN3_Pin|L298_IN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Trigger1_Pin|Trigger2_Pin, GPIO_PIN_RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001bf6:	4814      	ldr	r0, [pc, #80]	; (8001c48 <MX_GPIO_Init+0xc0>)
 8001bf8:	f001 f9be 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = L298_IN1_Pin|L298_IN2_Pin|Trigger3_Pin|Trigger4_Pin
 8001bfc:	f243 4333 	movw	r3, #13363	; 0x3433
 8001c00:	613b      	str	r3, [r7, #16]
                          |Buzzer_Pin|L298_IN3_Pin|L298_IN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c02:	2301      	movs	r3, #1
 8001c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0e:	f107 0310 	add.w	r3, r7, #16
 8001c12:	4619      	mov	r1, r3
 8001c14:	480b      	ldr	r0, [pc, #44]	; (8001c44 <MX_GPIO_Init+0xbc>)
 8001c16:	f001 f82b 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Trigger1_Pin|Trigger2_Pin;
 8001c1a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c20:	2301      	movs	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	f107 0310 	add.w	r3, r7, #16
 8001c30:	4619      	mov	r1, r3
 8001c32:	4805      	ldr	r0, [pc, #20]	; (8001c48 <MX_GPIO_Init+0xc0>)
 8001c34:	f001 f81c 	bl	8002c70 <HAL_GPIO_Init>

}
 8001c38:	bf00      	nop
 8001c3a:	3720      	adds	r7, #32
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40010c00 	.word	0x40010c00
 8001c48:	40010800 	.word	0x40010800

08001c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c52:	f000 fdc9 	bl	80027e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c56:	f000 f8c1 	bl	8001ddc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  Sys_Init();
 8001c5a:	f000 f905 	bl	8001e68 <Sys_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c5e:	f7ff ff93 	bl	8001b88 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001c62:	f000 fd1d 	bl	80026a0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  UART_Receiving_Init();
 8001c66:	f000 f9bd 	bl	8001fe4 <UART_Receiving_Init>

  /*Local variables begin*/
  float Front_Distance = 0.0, Right_Distance = 0.0, Left_Distance = 0.0, Safe_Distance = 0.0;
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	f04f 0300 	mov.w	r3, #0
 8001c80:	603b      	str	r3, [r7, #0]
  /*Local variables end*/

  UART_SendString("UART is ready for sending & receiving...\r\n");
 8001c82:	484d      	ldr	r0, [pc, #308]	; (8001db8 <main+0x16c>)
 8001c84:	f000 fa6c 	bl	8002160 <UART_SendString>
  HAL_Delay(100);
 8001c88:	2064      	movs	r0, #100	; 0x64
 8001c8a:	f000 fe0f 	bl	80028ac <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	switch (current_state) {
 8001c8e:	4b4b      	ldr	r3, [pc, #300]	; (8001dbc <main+0x170>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b06      	cmp	r3, #6
 8001c94:	f200 808d 	bhi.w	8001db2 <main+0x166>
 8001c98:	a201      	add	r2, pc, #4	; (adr r2, 8001ca0 <main+0x54>)
 8001c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9e:	bf00      	nop
 8001ca0:	08001cbd 	.word	0x08001cbd
 8001ca4:	08001cd7 	.word	0x08001cd7
 8001ca8:	08001cf1 	.word	0x08001cf1
 8001cac:	08001d0b 	.word	0x08001d0b
 8001cb0:	08001d25 	.word	0x08001d25
 8001cb4:	08001d31 	.word	0x08001d31
 8001cb8:	08001d6d 	.word	0x08001d6d
		case Forward:
			UART_SendString("Moving forward\n");
 8001cbc:	4840      	ldr	r0, [pc, #256]	; (8001dc0 <main+0x174>)
 8001cbe:	f000 fa4f 	bl	8002160 <UART_SendString>
			move_forward();
 8001cc2:	f000 f931 	bl	8001f28 <move_forward>
			HAL_Delay(500);
 8001cc6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cca:	f000 fdef 	bl	80028ac <HAL_Delay>
			current_state = Stop;
 8001cce:	4b3b      	ldr	r3, [pc, #236]	; (8001dbc <main+0x170>)
 8001cd0:	2204      	movs	r2, #4
 8001cd2:	701a      	strb	r2, [r3, #0]
			break;
 8001cd4:	e06e      	b.n	8001db4 <main+0x168>

		case Backward:
			UART_SendString("Moving backward\n");
 8001cd6:	483b      	ldr	r0, [pc, #236]	; (8001dc4 <main+0x178>)
 8001cd8:	f000 fa42 	bl	8002160 <UART_SendString>
			move_backward();
 8001cdc:	f000 f934 	bl	8001f48 <move_backward>
			HAL_Delay(500);
 8001ce0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ce4:	f000 fde2 	bl	80028ac <HAL_Delay>
			current_state = Stop;
 8001ce8:	4b34      	ldr	r3, [pc, #208]	; (8001dbc <main+0x170>)
 8001cea:	2204      	movs	r2, #4
 8001cec:	701a      	strb	r2, [r3, #0]
			break;
 8001cee:	e061      	b.n	8001db4 <main+0x168>

		case Right:
			UART_SendString("Moving right\n");
 8001cf0:	4835      	ldr	r0, [pc, #212]	; (8001dc8 <main+0x17c>)
 8001cf2:	f000 fa35 	bl	8002160 <UART_SendString>
			move_right();
 8001cf6:	f000 f937 	bl	8001f68 <move_right>
			HAL_Delay(500);
 8001cfa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cfe:	f000 fdd5 	bl	80028ac <HAL_Delay>
			current_state = Stop;
 8001d02:	4b2e      	ldr	r3, [pc, #184]	; (8001dbc <main+0x170>)
 8001d04:	2204      	movs	r2, #4
 8001d06:	701a      	strb	r2, [r3, #0]
			break;
 8001d08:	e054      	b.n	8001db4 <main+0x168>

		case Left:
			UART_SendString("Moving left\n");
 8001d0a:	4830      	ldr	r0, [pc, #192]	; (8001dcc <main+0x180>)
 8001d0c:	f000 fa28 	bl	8002160 <UART_SendString>
			move_left();
 8001d10:	f000 f93a 	bl	8001f88 <move_left>
			HAL_Delay(500);
 8001d14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d18:	f000 fdc8 	bl	80028ac <HAL_Delay>
			current_state = Stop;
 8001d1c:	4b27      	ldr	r3, [pc, #156]	; (8001dbc <main+0x170>)
 8001d1e:	2204      	movs	r2, #4
 8001d20:	701a      	strb	r2, [r3, #0]
			break;
 8001d22:	e047      	b.n	8001db4 <main+0x168>

		case Stop:
			stop();
 8001d24:	f000 f940 	bl	8001fa8 <stop>
			UART_SendString("Stopped\n");
 8001d28:	4829      	ldr	r0, [pc, #164]	; (8001dd0 <main+0x184>)
 8001d2a:	f000 fa19 	bl	8002160 <UART_SendString>
			break;
 8001d2e:	e041      	b.n	8001db4 <main+0x168>

		case Obstacle_Avoidance:
			Right_Distance = HCSR04_Read(HCSR04_SENSOR1);
 8001d30:	2000      	movs	r0, #0
 8001d32:	f7ff febd 	bl	8001ab0 <HCSR04_Read>
 8001d36:	60b8      	str	r0, [r7, #8]

			Front_Distance = HCSR04_Read(HCSR04_SENSOR2);
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f7ff feb9 	bl	8001ab0 <HCSR04_Read>
 8001d3e:	60f8      	str	r0, [r7, #12]
			UART_SendString("Front Distance: ");
 8001d40:	4824      	ldr	r0, [pc, #144]	; (8001dd4 <main+0x188>)
 8001d42:	f000 fa0d 	bl	8002160 <UART_SendString>
			UART_SendFloat(Front_Distance);
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 fa28 	bl	800219c <UART_SendFloat>
			UART_SendString("\n");
 8001d4c:	4822      	ldr	r0, [pc, #136]	; (8001dd8 <main+0x18c>)
 8001d4e:	f000 fa07 	bl	8002160 <UART_SendString>

			Left_Distance = HCSR04_Read(HCSR04_SENSOR3);
 8001d52:	2002      	movs	r0, #2
 8001d54:	f7ff feac 	bl	8001ab0 <HCSR04_Read>
 8001d58:	6078      	str	r0, [r7, #4]

			ObdtacleAvoidance_Logic(Front_Distance, Right_Distance, Left_Distance);
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	68b9      	ldr	r1, [r7, #8]
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	f000 f952 	bl	8002008 <ObdtacleAvoidance_Logic>
			HAL_Delay(10);
 8001d64:	200a      	movs	r0, #10
 8001d66:	f000 fda1 	bl	80028ac <HAL_Delay>
			break;
 8001d6a:	e023      	b.n	8001db4 <main+0x168>

		case Blind_Spot:
			Right_Distance = HCSR04_Read(HCSR04_SENSOR1);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7ff fe9f 	bl	8001ab0 <HCSR04_Read>
 8001d72:	60b8      	str	r0, [r7, #8]
			Left_Distance = HCSR04_Read(HCSR04_SENSOR3);
 8001d74:	2002      	movs	r0, #2
 8001d76:	f7ff fe9b 	bl	8001ab0 <HCSR04_Read>
 8001d7a:	6078      	str	r0, [r7, #4]
			Safe_Distance = HCSR04_Read(HCSR04_SENSOR4);
 8001d7c:	2003      	movs	r0, #3
 8001d7e:	f7ff fe97 	bl	8001ab0 <HCSR04_Read>
 8001d82:	6038      	str	r0, [r7, #0]
			UART_SendString("Front Distance: ");
 8001d84:	4813      	ldr	r0, [pc, #76]	; (8001dd4 <main+0x188>)
 8001d86:	f000 f9eb 	bl	8002160 <UART_SendString>
			UART_SendFloat(Safe_Distance);
 8001d8a:	6838      	ldr	r0, [r7, #0]
 8001d8c:	f000 fa06 	bl	800219c <UART_SendFloat>
			UART_SendString("\n");
 8001d90:	4811      	ldr	r0, [pc, #68]	; (8001dd8 <main+0x18c>)
 8001d92:	f000 f9e5 	bl	8002160 <UART_SendString>

			SafeDistance_Logic(Safe_Distance);
 8001d96:	6838      	ldr	r0, [r7, #0]
 8001d98:	f000 f99e 	bl	80020d8 <SafeDistance_Logic>
			HAL_Delay(50);
 8001d9c:	2032      	movs	r0, #50	; 0x32
 8001d9e:	f000 fd85 	bl	80028ac <HAL_Delay>

			BlindSpot_Logic(Right_Distance, Left_Distance);
 8001da2:	6879      	ldr	r1, [r7, #4]
 8001da4:	68b8      	ldr	r0, [r7, #8]
 8001da6:	f000 f9bb 	bl	8002120 <BlindSpot_Logic>
			HAL_Delay(50);
 8001daa:	2032      	movs	r0, #50	; 0x32
 8001dac:	f000 fd7e 	bl	80028ac <HAL_Delay>

			break;
 8001db0:	e000      	b.n	8001db4 <main+0x168>

		default:
			break;
 8001db2:	bf00      	nop
	switch (current_state) {
 8001db4:	e76b      	b.n	8001c8e <main+0x42>
 8001db6:	bf00      	nop
 8001db8:	08008478 	.word	0x08008478
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	080084a4 	.word	0x080084a4
 8001dc4:	080084b4 	.word	0x080084b4
 8001dc8:	080084c8 	.word	0x080084c8
 8001dcc:	080084d8 	.word	0x080084d8
 8001dd0:	080084e8 	.word	0x080084e8
 8001dd4:	080084f4 	.word	0x080084f4
 8001dd8:	08008508 	.word	0x08008508

08001ddc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b090      	sub	sp, #64	; 0x40
 8001de0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001de2:	f107 0318 	add.w	r3, r7, #24
 8001de6:	2228      	movs	r2, #40	; 0x28
 8001de8:	2100      	movs	r1, #0
 8001dea:	4618      	mov	r0, r3
 8001dec:	f004 fa4b 	bl	8006286 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001df0:	1d3b      	adds	r3, r7, #4
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
 8001dfc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e06:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e10:	2302      	movs	r3, #2
 8001e12:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e1a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e20:	f107 0318 	add.w	r3, r7, #24
 8001e24:	4618      	mov	r0, r3
 8001e26:	f001 f8bf 	bl	8002fa8 <HAL_RCC_OscConfig>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001e30:	f000 fa32 	bl	8002298 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e34:	230f      	movs	r3, #15
 8001e36:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	2102      	movs	r1, #2
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f001 fb2c 	bl	80034ac <HAL_RCC_ClockConfig>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001e5a:	f000 fa1d 	bl	8002298 <Error_Handler>
  }
}
 8001e5e:	bf00      	nop
 8001e60:	3740      	adds	r7, #64	; 0x40
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <Sys_Init>:

/* USER CODE BEGIN 4 */
static void Sys_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	HCSR04_Init(HCSR04_SENSOR1, &htim4);
 8001e6c:	4911      	ldr	r1, [pc, #68]	; (8001eb4 <Sys_Init+0x4c>)
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f7ff f9d4 	bl	800121c <HCSR04_Init>
	HCSR04_Init(HCSR04_SENSOR2, &htim4);
 8001e74:	490f      	ldr	r1, [pc, #60]	; (8001eb4 <Sys_Init+0x4c>)
 8001e76:	2001      	movs	r0, #1
 8001e78:	f7ff f9d0 	bl	800121c <HCSR04_Init>
	HCSR04_Init(HCSR04_SENSOR3, &htim3);
 8001e7c:	490e      	ldr	r1, [pc, #56]	; (8001eb8 <Sys_Init+0x50>)
 8001e7e:	2002      	movs	r0, #2
 8001e80:	f7ff f9cc 	bl	800121c <HCSR04_Init>
	HCSR04_Init(HCSR04_SENSOR4, &htim3);
 8001e84:	490c      	ldr	r1, [pc, #48]	; (8001eb8 <Sys_Init+0x50>)
 8001e86:	2003      	movs	r0, #3
 8001e88:	f7ff f9c8 	bl	800121c <HCSR04_Init>
    DC_MOTOR_Init(DC_MOTOR1);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7fe fee5 	bl	8000c5c <DC_MOTOR_Init>
    DC_MOTOR_Init(DC_MOTOR2);
 8001e92:	2001      	movs	r0, #1
 8001e94:	f7fe fee2 	bl	8000c5c <DC_MOTOR_Init>
    DC_MOTOR_Start(DC_MOTOR1, DIR_CCW, MIN_SPEED);
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f7ff f87d 	bl	8000f9c <DC_MOTOR_Start>
    DC_MOTOR_Start(DC_MOTOR2, DIR_CW, MIN_SPEED);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	2001      	movs	r0, #1
 8001ea8:	f7ff f878 	bl	8000f9c <DC_MOTOR_Start>
    Buzzer_Init();
 8001eac:	f7fe feb2 	bl	8000c14 <Buzzer_Init>
}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	200002cc 	.word	0x200002cc
 8001eb8:	20000284 	.word	0x20000284

08001ebc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
	HCSR04_TMR_IC_ISR(htim);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff fbab 	bl	8001620 <HCSR04_TMR_IC_ISR>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
	HCSR04_TMR_OVF_ISR(htim);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7ff fb64 	bl	80015a8 <HCSR04_TMR_OVF_ISR>
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <SysTick_CallBack>:

void SysTick_CallBack(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	TRIG_Ticks++;
 8001eec:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <SysTick_CallBack+0x3c>)
 8001eee:	881b      	ldrh	r3, [r3, #0]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	; (8001f24 <SysTick_CallBack+0x3c>)
 8001ef6:	801a      	strh	r2, [r3, #0]
    if(TRIG_Ticks >= 10) // Each 10msec
 8001ef8:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <SysTick_CallBack+0x3c>)
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	2b09      	cmp	r3, #9
 8001efe:	d90e      	bls.n	8001f1e <SysTick_CallBack+0x36>
    {
    	HCSR04_Trigger(HCSR04_SENSOR1);
 8001f00:	2000      	movs	r0, #0
 8001f02:	f7ff fdeb 	bl	8001adc <HCSR04_Trigger>
    	HCSR04_Trigger(HCSR04_SENSOR2);
 8001f06:	2001      	movs	r0, #1
 8001f08:	f7ff fde8 	bl	8001adc <HCSR04_Trigger>
    	HCSR04_Trigger(HCSR04_SENSOR3);
 8001f0c:	2002      	movs	r0, #2
 8001f0e:	f7ff fde5 	bl	8001adc <HCSR04_Trigger>
    	HCSR04_Trigger(HCSR04_SENSOR4);
 8001f12:	2003      	movs	r0, #3
 8001f14:	f7ff fde2 	bl	8001adc <HCSR04_Trigger>
    	TRIG_Ticks = 0;
 8001f18:	4b02      	ldr	r3, [pc, #8]	; (8001f24 <SysTick_CallBack+0x3c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	801a      	strh	r2, [r3, #0]
    }
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000314 	.word	0x20000314

08001f28 <move_forward>:

void move_forward(void){
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CCW, MAX_SPEED);
 8001f2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f30:	2101      	movs	r1, #1
 8001f32:	2000      	movs	r0, #0
 8001f34:	f7ff f832 	bl	8000f9c <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CW, MAX_SPEED);
 8001f38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2001      	movs	r0, #1
 8001f40:	f7ff f82c 	bl	8000f9c <DC_MOTOR_Start>
}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <move_backward>:


void move_backward(void){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CW, MAX_SPEED);
 8001f4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f50:	2100      	movs	r1, #0
 8001f52:	2000      	movs	r0, #0
 8001f54:	f7ff f822 	bl	8000f9c <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CCW, MAX_SPEED);
 8001f58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	2001      	movs	r0, #1
 8001f60:	f7ff f81c 	bl	8000f9c <DC_MOTOR_Start>
}
 8001f64:	bf00      	nop
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <move_right>:


void move_right(void){
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CCW, MAX_SPEED);
 8001f6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f70:	2101      	movs	r1, #1
 8001f72:	2000      	movs	r0, #0
 8001f74:	f7ff f812 	bl	8000f9c <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CCW, MAX_SPEED);
 8001f78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	2001      	movs	r0, #1
 8001f80:	f7ff f80c 	bl	8000f9c <DC_MOTOR_Start>
}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <move_left>:


void move_left(void){
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CW, MAX_SPEED);
 8001f8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f90:	2100      	movs	r1, #0
 8001f92:	2000      	movs	r0, #0
 8001f94:	f7ff f802 	bl	8000f9c <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CW, MAX_SPEED);
 8001f98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	2001      	movs	r0, #1
 8001fa0:	f7fe fffc 	bl	8000f9c <DC_MOTOR_Start>
}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <stop>:


void stop(void){
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	DC_MOTOR_Stop(DC_MOTOR1);
 8001fac:	2000      	movs	r0, #0
 8001fae:	f7ff f8cf 	bl	8001150 <DC_MOTOR_Stop>
	DC_MOTOR_Stop(DC_MOTOR2);
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	f7ff f8cc 	bl	8001150 <DC_MOTOR_Stop>
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <Speed_Control>:

void Speed_Control(uint16_t Speed){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	80fb      	strh	r3, [r7, #6]
	DC_MOTOR_Set_Speed(DC_MOTOR1, Speed);
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f7ff f876 	bl	80010bc <DC_MOTOR_Set_Speed>
	DC_MOTOR_Set_Speed(DC_MOTOR2, Speed);
 8001fd0:	88fb      	ldrh	r3, [r7, #6]
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	f7ff f871 	bl	80010bc <DC_MOTOR_Set_Speed>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
	...

08001fe4 <UART_Receiving_Init>:

void UART_Receiving_Init(void){
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	 if (HAL_UART_Receive_IT(&huart1, &RX_Data, 1) != HAL_OK) {
 8001fe8:	2201      	movs	r2, #1
 8001fea:	4905      	ldr	r1, [pc, #20]	; (8002000 <UART_Receiving_Init+0x1c>)
 8001fec:	4805      	ldr	r0, [pc, #20]	; (8002004 <UART_Receiving_Init+0x20>)
 8001fee:	f002 ff6e 	bl	8004ece <HAL_UART_Receive_IT>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <UART_Receiving_Init+0x18>
		  Error_Handler();
 8001ff8:	f000 f94e 	bl	8002298 <Error_Handler>
	  }
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000316 	.word	0x20000316
 8002004:	2000031c 	.word	0x2000031c

08002008 <ObdtacleAvoidance_Logic>:

void ObdtacleAvoidance_Logic(float Front_Distance, float Right_Distance, float Left_Distance){
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
	// Perform obstacle avoidance logic
	if (Right_Distance < THRESHOLD_DISTANCE || Front_Distance < THRESHOLD_DISTANCE || Left_Distance < THRESHOLD_DISTANCE) {
 8002014:	492f      	ldr	r1, [pc, #188]	; (80020d4 <ObdtacleAvoidance_Logic+0xcc>)
 8002016:	68b8      	ldr	r0, [r7, #8]
 8002018:	f7fe fdd4 	bl	8000bc4 <__aeabi_fcmplt>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10d      	bne.n	800203e <ObdtacleAvoidance_Logic+0x36>
 8002022:	492c      	ldr	r1, [pc, #176]	; (80020d4 <ObdtacleAvoidance_Logic+0xcc>)
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f7fe fdcd 	bl	8000bc4 <__aeabi_fcmplt>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d106      	bne.n	800203e <ObdtacleAvoidance_Logic+0x36>
 8002030:	4928      	ldr	r1, [pc, #160]	; (80020d4 <ObdtacleAvoidance_Logic+0xcc>)
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7fe fdc6 	bl	8000bc4 <__aeabi_fcmplt>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d042      	beq.n	80020c4 <ObdtacleAvoidance_Logic+0xbc>
		// Obstacle detected
		// Choose appropriate avoidance maneuver
		if (Right_Distance < Front_Distance && Right_Distance < Left_Distance) {
 800203e:	68f9      	ldr	r1, [r7, #12]
 8002040:	68b8      	ldr	r0, [r7, #8]
 8002042:	f7fe fdbf 	bl	8000bc4 <__aeabi_fcmplt>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d009      	beq.n	8002060 <ObdtacleAvoidance_Logic+0x58>
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	68b8      	ldr	r0, [r7, #8]
 8002050:	f7fe fdb8 	bl	8000bc4 <__aeabi_fcmplt>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d002      	beq.n	8002060 <ObdtacleAvoidance_Logic+0x58>
			// Obstacle is closer to sensor 1
//			UART_SendString("Object detected on the right\n");
//			UART_SendString("Moving left\n");
			move_left();
 800205a:	f7ff ff95 	bl	8001f88 <move_left>
 800205e:	e030      	b.n	80020c2 <ObdtacleAvoidance_Logic+0xba>
		} else if (Front_Distance < Right_Distance && Front_Distance < Left_Distance) {
 8002060:	68b9      	ldr	r1, [r7, #8]
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f7fe fdae 	bl	8000bc4 <__aeabi_fcmplt>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d026      	beq.n	80020bc <ObdtacleAvoidance_Logic+0xb4>
 800206e:	6879      	ldr	r1, [r7, #4]
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f7fe fda7 	bl	8000bc4 <__aeabi_fcmplt>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d01f      	beq.n	80020bc <ObdtacleAvoidance_Logic+0xb4>
			// Obstacle is closer to sensor 2
//			UART_SendString("Object detected on the forward\n");
//			UART_SendString("Moving backward\n");
			stop();
 800207c:	f7ff ff94 	bl	8001fa8 <stop>
			move_backward();
 8002080:	f7ff ff62 	bl	8001f48 <move_backward>
			HAL_Delay(50);
 8002084:	2032      	movs	r0, #50	; 0x32
 8002086:	f000 fc11 	bl	80028ac <HAL_Delay>

			if (Right_Distance < Left_Distance) {
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	68b8      	ldr	r0, [r7, #8]
 800208e:	f7fe fd99 	bl	8000bc4 <__aeabi_fcmplt>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <ObdtacleAvoidance_Logic+0xa2>
//				UART_SendString("Object detected on the right\n");
//				UART_SendString("Moving left\n");
				move_left();
 8002098:	f7ff ff76 	bl	8001f88 <move_left>
				HAL_Delay(500);
 800209c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020a0:	f000 fc04 	bl	80028ac <HAL_Delay>
				move_forward();
 80020a4:	f7ff ff40 	bl	8001f28 <move_forward>
			if (Right_Distance < Left_Distance) {
 80020a8:	e00b      	b.n	80020c2 <ObdtacleAvoidance_Logic+0xba>
			} else {
//				UART_SendString("Object detected on the left\n");
//				UART_SendString("Moving right\n");
				move_right();
 80020aa:	f7ff ff5d 	bl	8001f68 <move_right>
				HAL_Delay(500);
 80020ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020b2:	f000 fbfb 	bl	80028ac <HAL_Delay>
				move_forward();
 80020b6:	f7ff ff37 	bl	8001f28 <move_forward>
			if (Right_Distance < Left_Distance) {
 80020ba:	e002      	b.n	80020c2 <ObdtacleAvoidance_Logic+0xba>
			}
		} else {
			// Obstacle is closer to sensor 3
//			UART_SendString("Object detected on the left\n");
//			UART_SendString("Moving right\n");
			move_right();
 80020bc:	f7ff ff54 	bl	8001f68 <move_right>
		if (Right_Distance < Front_Distance && Right_Distance < Left_Distance) {
 80020c0:	e003      	b.n	80020ca <ObdtacleAvoidance_Logic+0xc2>
 80020c2:	e002      	b.n	80020ca <ObdtacleAvoidance_Logic+0xc2>
	} else {
		// No obstacle detected
//		UART_SendString("No objects detected\n");
//		UART_SendString("Moving forward\n");
//		HAL_Delay(10);
		move_forward();
 80020c4:	f7ff ff30 	bl	8001f28 <move_forward>
	}
}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	41700000 	.word	0x41700000

080020d8 <SafeDistance_Logic>:

void SafeDistance_Logic(float Safe_Distance){
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	//For safe distance detection
	if(Safe_Distance < SAFE_DISTANCE){
 80020e0:	490d      	ldr	r1, [pc, #52]	; (8002118 <SafeDistance_Logic+0x40>)
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7fe fd6e 	bl	8000bc4 <__aeabi_fcmplt>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d004      	beq.n	80020f8 <SafeDistance_Logic+0x20>
		Speed_Control(0XFFF);
 80020ee:	f640 70ff 	movw	r0, #4095	; 0xfff
 80020f2:	f7ff ff63 	bl	8001fbc <Speed_Control>
		UART_SendString("Stopped\n");*/
	} else {
		move_backward();
		//UART_SendString("Moving forward\n");
	}
}
 80020f6:	e00b      	b.n	8002110 <SafeDistance_Logic+0x38>
	} else if (Safe_Distance < THRESHOLD_DISTANCE) {
 80020f8:	4908      	ldr	r1, [pc, #32]	; (800211c <SafeDistance_Logic+0x44>)
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7fe fd62 	bl	8000bc4 <__aeabi_fcmplt>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d002      	beq.n	800210c <SafeDistance_Logic+0x34>
		stop();
 8002106:	f7ff ff4f 	bl	8001fa8 <stop>
}
 800210a:	e001      	b.n	8002110 <SafeDistance_Logic+0x38>
		move_backward();
 800210c:	f7ff ff1c 	bl	8001f48 <move_backward>
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	41a00000 	.word	0x41a00000
 800211c:	41700000 	.word	0x41700000

08002120 <BlindSpot_Logic>:

void BlindSpot_Logic(float Right_Distance, float Left_Distance){
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
	//For blind spot detection
	if (Right_Distance < BLINDSPOT_DISTANCE || Left_Distance < BLINDSPOT_DISTANCE) {
 800212a:	490c      	ldr	r1, [pc, #48]	; (800215c <BlindSpot_Logic+0x3c>)
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f7fe fd49 	bl	8000bc4 <__aeabi_fcmplt>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d106      	bne.n	8002146 <BlindSpot_Logic+0x26>
 8002138:	4908      	ldr	r1, [pc, #32]	; (800215c <BlindSpot_Logic+0x3c>)
 800213a:	6838      	ldr	r0, [r7, #0]
 800213c:	f7fe fd42 	bl	8000bc4 <__aeabi_fcmplt>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d002      	beq.n	800214c <BlindSpot_Logic+0x2c>
		Buzzer_ON();
 8002146:	f7fe fd71 	bl	8000c2c <Buzzer_ON>
 800214a:	e002      	b.n	8002152 <BlindSpot_Logic+0x32>
		//ART_SendString("Be careful!! Your blind spot is not safe\n");
	} else {
		Buzzer_OFF();
 800214c:	f7fe fd7a 	bl	8000c44 <Buzzer_OFF>
		//UART_SendString("Your blind spot is safe\n");
	}
}
 8002150:	bf00      	nop
 8002152:	bf00      	nop
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	41c80000 	.word	0x41c80000

08002160 <UART_SendString>:

//Function to send string over UART
void UART_SendString(char *string){
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
	uint16_t length = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	81fb      	strh	r3, [r7, #14]
	while(string[length] != '\0'){
 800216c:	e002      	b.n	8002174 <UART_SendString+0x14>
		length++;
 800216e:	89fb      	ldrh	r3, [r7, #14]
 8002170:	3301      	adds	r3, #1
 8002172:	81fb      	strh	r3, [r7, #14]
	while(string[length] != '\0'){
 8002174:	89fb      	ldrh	r3, [r7, #14]
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1f6      	bne.n	800216e <UART_SendString+0xe>
	}

	HAL_UART_Transmit(&huart1, (uint8_t *)string, length, HAL_MAX_DELAY);
 8002180:	89fa      	ldrh	r2, [r7, #14]
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	4803      	ldr	r0, [pc, #12]	; (8002198 <UART_SendString+0x38>)
 800218a:	f002 fe0e 	bl	8004daa <HAL_UART_Transmit>
}
 800218e:	bf00      	nop
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	2000031c 	.word	0x2000031c

0800219c <UART_SendFloat>:

void UART_SendFloat(float num){
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
    char buffer[20];               // Buffer to hold the string representation of the float
    sprintf(buffer, "%.2f", num);  // Convert float to string with 2 decimal places
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7fe f93f 	bl	8000428 <__aeabi_f2d>
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	f107 000c 	add.w	r0, r7, #12
 80021b2:	4906      	ldr	r1, [pc, #24]	; (80021cc <UART_SendFloat+0x30>)
 80021b4:	f004 f804 	bl	80061c0 <siprintf>
    UART_SendString(buffer);       // Send the string via UART
 80021b8:	f107 030c 	add.w	r3, r7, #12
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff ffcf 	bl	8002160 <UART_SendString>
}
 80021c2:	bf00      	nop
 80021c4:	3720      	adds	r7, #32
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	0800850c 	.word	0x0800850c

080021d0 <HAL_UART_RxCpltCallback>:

//Auto Called when receiving a new data over UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a2a      	ldr	r2, [pc, #168]	; (8002288 <HAL_UART_RxCpltCallback+0xb8>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d14d      	bne.n	800227e <HAL_UART_RxCpltCallback+0xae>
    	//new_data_flag = 1;
        HAL_UART_Receive_IT(&huart1, &RX_Data, 1);
 80021e2:	2201      	movs	r2, #1
 80021e4:	4929      	ldr	r1, [pc, #164]	; (800228c <HAL_UART_RxCpltCallback+0xbc>)
 80021e6:	482a      	ldr	r0, [pc, #168]	; (8002290 <HAL_UART_RxCpltCallback+0xc0>)
 80021e8:	f002 fe71 	bl	8004ece <HAL_UART_Receive_IT>
		switch (RX_Data) {
 80021ec:	4b27      	ldr	r3, [pc, #156]	; (800228c <HAL_UART_RxCpltCallback+0xbc>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	3b42      	subs	r3, #66	; 0x42
 80021f2:	2b11      	cmp	r3, #17
 80021f4:	d842      	bhi.n	800227c <HAL_UART_RxCpltCallback+0xac>
 80021f6:	a201      	add	r2, pc, #4	; (adr r2, 80021fc <HAL_UART_RxCpltCallback+0x2c>)
 80021f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021fc:	0800224d 	.word	0x0800224d
 8002200:	0800227d 	.word	0x0800227d
 8002204:	08002275 	.word	0x08002275
 8002208:	0800227d 	.word	0x0800227d
 800220c:	08002245 	.word	0x08002245
 8002210:	0800227d 	.word	0x0800227d
 8002214:	0800227d 	.word	0x0800227d
 8002218:	0800227d 	.word	0x0800227d
 800221c:	0800227d 	.word	0x0800227d
 8002220:	0800227d 	.word	0x0800227d
 8002224:	0800225d 	.word	0x0800225d
 8002228:	0800227d 	.word	0x0800227d
 800222c:	0800227d 	.word	0x0800227d
 8002230:	0800226d 	.word	0x0800226d
 8002234:	0800227d 	.word	0x0800227d
 8002238:	0800227d 	.word	0x0800227d
 800223c:	08002255 	.word	0x08002255
 8002240:	08002265 	.word	0x08002265
			case FORWARD:
				current_state = Forward;
 8002244:	4b13      	ldr	r3, [pc, #76]	; (8002294 <HAL_UART_RxCpltCallback+0xc4>)
 8002246:	2200      	movs	r2, #0
 8002248:	701a      	strb	r2, [r3, #0]
				break;
 800224a:	e018      	b.n	800227e <HAL_UART_RxCpltCallback+0xae>

			case BACKWARD:
				current_state = Backward;
 800224c:	4b11      	ldr	r3, [pc, #68]	; (8002294 <HAL_UART_RxCpltCallback+0xc4>)
 800224e:	2201      	movs	r2, #1
 8002250:	701a      	strb	r2, [r3, #0]
				break;
 8002252:	e014      	b.n	800227e <HAL_UART_RxCpltCallback+0xae>

			case RIGHT:
				current_state = Right;
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <HAL_UART_RxCpltCallback+0xc4>)
 8002256:	2202      	movs	r2, #2
 8002258:	701a      	strb	r2, [r3, #0]
				break;
 800225a:	e010      	b.n	800227e <HAL_UART_RxCpltCallback+0xae>

			case LEFT:
				current_state = Left;
 800225c:	4b0d      	ldr	r3, [pc, #52]	; (8002294 <HAL_UART_RxCpltCallback+0xc4>)
 800225e:	2203      	movs	r2, #3
 8002260:	701a      	strb	r2, [r3, #0]
				break;
 8002262:	e00c      	b.n	800227e <HAL_UART_RxCpltCallback+0xae>

			case STOP:
				current_state = Stop;
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <HAL_UART_RxCpltCallback+0xc4>)
 8002266:	2204      	movs	r2, #4
 8002268:	701a      	strb	r2, [r3, #0]
				break;
 800226a:	e008      	b.n	800227e <HAL_UART_RxCpltCallback+0xae>

			case OBSTACLE_AVOIDANCE:
				current_state = Obstacle_Avoidance;
 800226c:	4b09      	ldr	r3, [pc, #36]	; (8002294 <HAL_UART_RxCpltCallback+0xc4>)
 800226e:	2205      	movs	r2, #5
 8002270:	701a      	strb	r2, [r3, #0]
				break;
 8002272:	e004      	b.n	800227e <HAL_UART_RxCpltCallback+0xae>

			case BLIND_SPOT_SAFE_DISTANCE:
				current_state = Blind_Spot;
 8002274:	4b07      	ldr	r3, [pc, #28]	; (8002294 <HAL_UART_RxCpltCallback+0xc4>)
 8002276:	2206      	movs	r2, #6
 8002278:	701a      	strb	r2, [r3, #0]
				break;
 800227a:	e000      	b.n	800227e <HAL_UART_RxCpltCallback+0xae>

			default:
				break;
 800227c:	bf00      	nop
		}

    }
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40013800 	.word	0x40013800
 800228c:	20000316 	.word	0x20000316
 8002290:	2000031c 	.word	0x2000031c
 8002294:	20000000 	.word	0x20000000

08002298 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800229c:	b672      	cpsid	i
}
 800229e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022a0:	e7fe      	b.n	80022a0 <Error_Handler+0x8>
	...

080022a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022aa:	4b15      	ldr	r3, [pc, #84]	; (8002300 <HAL_MspInit+0x5c>)
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	4a14      	ldr	r2, [pc, #80]	; (8002300 <HAL_MspInit+0x5c>)
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	6193      	str	r3, [r2, #24]
 80022b6:	4b12      	ldr	r3, [pc, #72]	; (8002300 <HAL_MspInit+0x5c>)
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022c2:	4b0f      	ldr	r3, [pc, #60]	; (8002300 <HAL_MspInit+0x5c>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	4a0e      	ldr	r2, [pc, #56]	; (8002300 <HAL_MspInit+0x5c>)
 80022c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022cc:	61d3      	str	r3, [r2, #28]
 80022ce:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <HAL_MspInit+0x5c>)
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80022da:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <HAL_MspInit+0x60>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	4a04      	ldr	r2, [pc, #16]	; (8002304 <HAL_MspInit+0x60>)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022f6:	bf00      	nop
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr
 8002300:	40021000 	.word	0x40021000
 8002304:	40010000 	.word	0x40010000

08002308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800230c:	e7fe      	b.n	800230c <NMI_Handler+0x4>

0800230e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002312:	e7fe      	b.n	8002312 <HardFault_Handler+0x4>

08002314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002318:	e7fe      	b.n	8002318 <MemManage_Handler+0x4>

0800231a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800231a:	b480      	push	{r7}
 800231c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800231e:	e7fe      	b.n	800231e <BusFault_Handler+0x4>

08002320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002324:	e7fe      	b.n	8002324 <UsageFault_Handler+0x4>

08002326 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr

08002332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr

0800233e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr

0800234a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800234e:	f000 fa91 	bl	8002874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTick_CallBack();
 8002352:	f7ff fdc9 	bl	8001ee8 <SysTick_CallBack>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002360:	4802      	ldr	r0, [pc, #8]	; (800236c <TIM3_IRQHandler+0x10>)
 8002362:	f001 fd35 	bl	8003dd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000284 	.word	0x20000284

08002370 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <TIM4_IRQHandler+0x10>)
 8002376:	f001 fd2b 	bl	8003dd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200002cc 	.word	0x200002cc

08002384 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <USART1_IRQHandler+0x10>)
 800238a:	f002 fdd1 	bl	8004f30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	2000031c 	.word	0x2000031c

08002398 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  return 1;
 800239c:	2301      	movs	r3, #1
}
 800239e:	4618      	mov	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <_kill>:

int _kill(int pid, int sig)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023b0:	f003 ffbc 	bl	800632c <__errno>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2216      	movs	r2, #22
 80023b8:	601a      	str	r2, [r3, #0]
  return -1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <_exit>:

void _exit (int status)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023ce:	f04f 31ff 	mov.w	r1, #4294967295
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff ffe7 	bl	80023a6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023d8:	e7fe      	b.n	80023d8 <_exit+0x12>

080023da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b086      	sub	sp, #24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
 80023ea:	e00a      	b.n	8002402 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023ec:	f3af 8000 	nop.w
 80023f0:	4601      	mov	r1, r0
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	1c5a      	adds	r2, r3, #1
 80023f6:	60ba      	str	r2, [r7, #8]
 80023f8:	b2ca      	uxtb	r2, r1
 80023fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	3301      	adds	r3, #1
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	429a      	cmp	r2, r3
 8002408:	dbf0      	blt.n	80023ec <_read+0x12>
  }

  return len;
 800240a:	687b      	ldr	r3, [r7, #4]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	e009      	b.n	800243a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	60ba      	str	r2, [r7, #8]
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	3301      	adds	r3, #1
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	429a      	cmp	r2, r3
 8002440:	dbf1      	blt.n	8002426 <_write+0x12>
  }
  return len;
 8002442:	687b      	ldr	r3, [r7, #4]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_close>:

int _close(int file)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002454:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002458:	4618      	mov	r0, r3
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr

08002462 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
 800246a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002472:	605a      	str	r2, [r3, #4]
  return 0;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <_isatty>:

int _isatty(int file)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002488:	2301      	movs	r3, #1
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr

08002494 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr

080024ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b4:	4a14      	ldr	r2, [pc, #80]	; (8002508 <_sbrk+0x5c>)
 80024b6:	4b15      	ldr	r3, [pc, #84]	; (800250c <_sbrk+0x60>)
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024c0:	4b13      	ldr	r3, [pc, #76]	; (8002510 <_sbrk+0x64>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d102      	bne.n	80024ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c8:	4b11      	ldr	r3, [pc, #68]	; (8002510 <_sbrk+0x64>)
 80024ca:	4a12      	ldr	r2, [pc, #72]	; (8002514 <_sbrk+0x68>)
 80024cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ce:	4b10      	ldr	r3, [pc, #64]	; (8002510 <_sbrk+0x64>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4413      	add	r3, r2
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d207      	bcs.n	80024ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024dc:	f003 ff26 	bl	800632c <__errno>
 80024e0:	4603      	mov	r3, r0
 80024e2:	220c      	movs	r2, #12
 80024e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ea:	e009      	b.n	8002500 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ec:	4b08      	ldr	r3, [pc, #32]	; (8002510 <_sbrk+0x64>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024f2:	4b07      	ldr	r3, [pc, #28]	; (8002510 <_sbrk+0x64>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	4a05      	ldr	r2, [pc, #20]	; (8002510 <_sbrk+0x64>)
 80024fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fe:	68fb      	ldr	r3, [r7, #12]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20005000 	.word	0x20005000
 800250c:	00000400 	.word	0x00000400
 8002510:	20000318 	.word	0x20000318
 8002514:	200004b0 	.word	0x200004b0

08002518 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <HAL_TIM_Base_MspInit>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08c      	sub	sp, #48	; 0x30
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0320 	add.w	r3, r7, #32
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002542:	d10c      	bne.n	800255e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002544:	4b39      	ldr	r3, [pc, #228]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	4a38      	ldr	r2, [pc, #224]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	61d3      	str	r3, [r2, #28]
 8002550:	4b36      	ldr	r3, [pc, #216]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	61fb      	str	r3, [r7, #28]
 800255a:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800255c:	e062      	b.n	8002624 <HAL_TIM_Base_MspInit+0x100>
  else if(tim_baseHandle->Instance==TIM3)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a33      	ldr	r2, [pc, #204]	; (8002630 <HAL_TIM_Base_MspInit+0x10c>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d12c      	bne.n	80025c2 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002568:	4b30      	ldr	r3, [pc, #192]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	4a2f      	ldr	r2, [pc, #188]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 800256e:	f043 0302 	orr.w	r3, r3, #2
 8002572:	61d3      	str	r3, [r2, #28]
 8002574:	4b2d      	ldr	r3, [pc, #180]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 8002576:	69db      	ldr	r3, [r3, #28]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	61bb      	str	r3, [r7, #24]
 800257e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002580:	4b2a      	ldr	r3, [pc, #168]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	4a29      	ldr	r2, [pc, #164]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 8002586:	f043 0304 	orr.w	r3, r3, #4
 800258a:	6193      	str	r3, [r2, #24]
 800258c:	4b27      	ldr	r3, [pc, #156]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	f003 0304 	and.w	r3, r3, #4
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Echo3_Pin|Echo4_Pin;
 8002598:	23c0      	movs	r3, #192	; 0xc0
 800259a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259c:	2300      	movs	r3, #0
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a4:	f107 0320 	add.w	r3, r7, #32
 80025a8:	4619      	mov	r1, r3
 80025aa:	4822      	ldr	r0, [pc, #136]	; (8002634 <HAL_TIM_Base_MspInit+0x110>)
 80025ac:	f000 fb60 	bl	8002c70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80025b0:	2200      	movs	r2, #0
 80025b2:	2100      	movs	r1, #0
 80025b4:	201d      	movs	r0, #29
 80025b6:	f000 fa74 	bl	8002aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80025ba:	201d      	movs	r0, #29
 80025bc:	f000 fa8d 	bl	8002ada <HAL_NVIC_EnableIRQ>
}
 80025c0:	e030      	b.n	8002624 <HAL_TIM_Base_MspInit+0x100>
  else if(tim_baseHandle->Instance==TIM4)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <HAL_TIM_Base_MspInit+0x114>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d12b      	bne.n	8002624 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025cc:	4b17      	ldr	r3, [pc, #92]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	4a16      	ldr	r2, [pc, #88]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 80025d2:	f043 0304 	orr.w	r3, r3, #4
 80025d6:	61d3      	str	r3, [r2, #28]
 80025d8:	4b14      	ldr	r3, [pc, #80]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 80025da:	69db      	ldr	r3, [r3, #28]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e4:	4b11      	ldr	r3, [pc, #68]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	4a10      	ldr	r2, [pc, #64]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 80025ea:	f043 0308 	orr.w	r3, r3, #8
 80025ee:	6193      	str	r3, [r2, #24]
 80025f0:	4b0e      	ldr	r3, [pc, #56]	; (800262c <HAL_TIM_Base_MspInit+0x108>)
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	f003 0308 	and.w	r3, r3, #8
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Echo1_Pin|Echo2_Pin;
 80025fc:	23c0      	movs	r3, #192	; 0xc0
 80025fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002600:	2300      	movs	r3, #0
 8002602:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002608:	f107 0320 	add.w	r3, r7, #32
 800260c:	4619      	mov	r1, r3
 800260e:	480b      	ldr	r0, [pc, #44]	; (800263c <HAL_TIM_Base_MspInit+0x118>)
 8002610:	f000 fb2e 	bl	8002c70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002614:	2200      	movs	r2, #0
 8002616:	2100      	movs	r1, #0
 8002618:	201e      	movs	r0, #30
 800261a:	f000 fa42 	bl	8002aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800261e:	201e      	movs	r0, #30
 8002620:	f000 fa5b 	bl	8002ada <HAL_NVIC_EnableIRQ>
}
 8002624:	bf00      	nop
 8002626:	3730      	adds	r7, #48	; 0x30
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40021000 	.word	0x40021000
 8002630:	40000400 	.word	0x40000400
 8002634:	40010800 	.word	0x40010800
 8002638:	40000800 	.word	0x40000800
 800263c:	40010c00 	.word	0x40010c00

08002640 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	605a      	str	r2, [r3, #4]
 8002652:	609a      	str	r2, [r3, #8]
 8002654:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800265e:	d117      	bne.n	8002690 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002660:	4b0d      	ldr	r3, [pc, #52]	; (8002698 <HAL_TIM_MspPostInit+0x58>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	4a0c      	ldr	r2, [pc, #48]	; (8002698 <HAL_TIM_MspPostInit+0x58>)
 8002666:	f043 0304 	orr.w	r3, r3, #4
 800266a:	6193      	str	r3, [r2, #24]
 800266c:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <HAL_TIM_MspPostInit+0x58>)
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = L298_ENA_Pin|L298_ENB_Pin;
 8002678:	2306      	movs	r3, #6
 800267a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267c:	2302      	movs	r3, #2
 800267e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002680:	2302      	movs	r3, #2
 8002682:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002684:	f107 0310 	add.w	r3, r7, #16
 8002688:	4619      	mov	r1, r3
 800268a:	4804      	ldr	r0, [pc, #16]	; (800269c <HAL_TIM_MspPostInit+0x5c>)
 800268c:	f000 faf0 	bl	8002c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002690:	bf00      	nop
 8002692:	3720      	adds	r7, #32
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40021000 	.word	0x40021000
 800269c:	40010800 	.word	0x40010800

080026a0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026a4:	4b11      	ldr	r3, [pc, #68]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026a6:	4a12      	ldr	r2, [pc, #72]	; (80026f0 <MX_USART1_UART_Init+0x50>)
 80026a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80026aa:	4b10      	ldr	r3, [pc, #64]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80026b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026b2:	4b0e      	ldr	r3, [pc, #56]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026b8:	4b0c      	ldr	r3, [pc, #48]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026be:	4b0b      	ldr	r3, [pc, #44]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026c4:	4b09      	ldr	r3, [pc, #36]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026c6:	220c      	movs	r2, #12
 80026c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ca:	4b08      	ldr	r3, [pc, #32]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d0:	4b06      	ldr	r3, [pc, #24]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026d6:	4805      	ldr	r0, [pc, #20]	; (80026ec <MX_USART1_UART_Init+0x4c>)
 80026d8:	f002 fb1a 	bl	8004d10 <HAL_UART_Init>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80026e2:	f7ff fdd9 	bl	8002298 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	2000031c 	.word	0x2000031c
 80026f0:	40013800 	.word	0x40013800

080026f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026fc:	f107 0310 	add.w	r3, r7, #16
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a20      	ldr	r2, [pc, #128]	; (8002790 <HAL_UART_MspInit+0x9c>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d139      	bne.n	8002788 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002714:	4b1f      	ldr	r3, [pc, #124]	; (8002794 <HAL_UART_MspInit+0xa0>)
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	4a1e      	ldr	r2, [pc, #120]	; (8002794 <HAL_UART_MspInit+0xa0>)
 800271a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800271e:	6193      	str	r3, [r2, #24]
 8002720:	4b1c      	ldr	r3, [pc, #112]	; (8002794 <HAL_UART_MspInit+0xa0>)
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272c:	4b19      	ldr	r3, [pc, #100]	; (8002794 <HAL_UART_MspInit+0xa0>)
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	4a18      	ldr	r2, [pc, #96]	; (8002794 <HAL_UART_MspInit+0xa0>)
 8002732:	f043 0304 	orr.w	r3, r3, #4
 8002736:	6193      	str	r3, [r2, #24]
 8002738:	4b16      	ldr	r3, [pc, #88]	; (8002794 <HAL_UART_MspInit+0xa0>)
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002744:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002748:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800274e:	2303      	movs	r3, #3
 8002750:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002752:	f107 0310 	add.w	r3, r7, #16
 8002756:	4619      	mov	r1, r3
 8002758:	480f      	ldr	r0, [pc, #60]	; (8002798 <HAL_UART_MspInit+0xa4>)
 800275a:	f000 fa89 	bl	8002c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800275e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002762:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002768:	2300      	movs	r3, #0
 800276a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800276c:	f107 0310 	add.w	r3, r7, #16
 8002770:	4619      	mov	r1, r3
 8002772:	4809      	ldr	r0, [pc, #36]	; (8002798 <HAL_UART_MspInit+0xa4>)
 8002774:	f000 fa7c 	bl	8002c70 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002778:	2200      	movs	r2, #0
 800277a:	2100      	movs	r1, #0
 800277c:	2025      	movs	r0, #37	; 0x25
 800277e:	f000 f990 	bl	8002aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002782:	2025      	movs	r0, #37	; 0x25
 8002784:	f000 f9a9 	bl	8002ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002788:	bf00      	nop
 800278a:	3720      	adds	r7, #32
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40013800 	.word	0x40013800
 8002794:	40021000 	.word	0x40021000
 8002798:	40010800 	.word	0x40010800

0800279c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800279c:	480c      	ldr	r0, [pc, #48]	; (80027d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800279e:	490d      	ldr	r1, [pc, #52]	; (80027d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027a0:	4a0d      	ldr	r2, [pc, #52]	; (80027d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a4:	e002      	b.n	80027ac <LoopCopyDataInit>

080027a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027aa:	3304      	adds	r3, #4

080027ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027b0:	d3f9      	bcc.n	80027a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027b2:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027b4:	4c0a      	ldr	r4, [pc, #40]	; (80027e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80027b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b8:	e001      	b.n	80027be <LoopFillZerobss>

080027ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027bc:	3204      	adds	r2, #4

080027be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027c0:	d3fb      	bcc.n	80027ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027c2:	f7ff fea9 	bl	8002518 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027c6:	f003 fdb7 	bl	8006338 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027ca:	f7ff fa3f 	bl	8001c4c <main>
  bx lr
 80027ce:	4770      	bx	lr
  ldr r0, =_sdata
 80027d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80027d8:	08008944 	.word	0x08008944
  ldr r2, =_sbss
 80027dc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80027e0:	200004b0 	.word	0x200004b0

080027e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027e4:	e7fe      	b.n	80027e4 <ADC1_2_IRQHandler>
	...

080027e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027ec:	4b08      	ldr	r3, [pc, #32]	; (8002810 <HAL_Init+0x28>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a07      	ldr	r2, [pc, #28]	; (8002810 <HAL_Init+0x28>)
 80027f2:	f043 0310 	orr.w	r3, r3, #16
 80027f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f8:	2003      	movs	r0, #3
 80027fa:	f000 f947 	bl	8002a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027fe:	200f      	movs	r0, #15
 8002800:	f000 f808 	bl	8002814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002804:	f7ff fd4e 	bl	80022a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40022000 	.word	0x40022000

08002814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800281c:	4b12      	ldr	r3, [pc, #72]	; (8002868 <HAL_InitTick+0x54>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b12      	ldr	r3, [pc, #72]	; (800286c <HAL_InitTick+0x58>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	4619      	mov	r1, r3
 8002826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800282a:	fbb3 f3f1 	udiv	r3, r3, r1
 800282e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f95f 	bl	8002af6 <HAL_SYSTICK_Config>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e00e      	b.n	8002860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b0f      	cmp	r3, #15
 8002846:	d80a      	bhi.n	800285e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002848:	2200      	movs	r2, #0
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	f04f 30ff 	mov.w	r0, #4294967295
 8002850:	f000 f927 	bl	8002aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002854:	4a06      	ldr	r2, [pc, #24]	; (8002870 <HAL_InitTick+0x5c>)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800285a:	2300      	movs	r3, #0
 800285c:	e000      	b.n	8002860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
}
 8002860:	4618      	mov	r0, r3
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000004 	.word	0x20000004
 800286c:	2000000c 	.word	0x2000000c
 8002870:	20000008 	.word	0x20000008

08002874 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002878:	4b05      	ldr	r3, [pc, #20]	; (8002890 <HAL_IncTick+0x1c>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	4b05      	ldr	r3, [pc, #20]	; (8002894 <HAL_IncTick+0x20>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4413      	add	r3, r2
 8002884:	4a03      	ldr	r2, [pc, #12]	; (8002894 <HAL_IncTick+0x20>)
 8002886:	6013      	str	r3, [r2, #0]
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr
 8002890:	2000000c 	.word	0x2000000c
 8002894:	20000360 	.word	0x20000360

08002898 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return uwTick;
 800289c:	4b02      	ldr	r3, [pc, #8]	; (80028a8 <HAL_GetTick+0x10>)
 800289e:	681b      	ldr	r3, [r3, #0]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr
 80028a8:	20000360 	.word	0x20000360

080028ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b4:	f7ff fff0 	bl	8002898 <HAL_GetTick>
 80028b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c4:	d005      	beq.n	80028d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028c6:	4b0a      	ldr	r3, [pc, #40]	; (80028f0 <HAL_Delay+0x44>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	461a      	mov	r2, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4413      	add	r3, r2
 80028d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028d2:	bf00      	nop
 80028d4:	f7ff ffe0 	bl	8002898 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	68fa      	ldr	r2, [r7, #12]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d8f7      	bhi.n	80028d4 <HAL_Delay+0x28>
  {
  }
}
 80028e4:	bf00      	nop
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	2000000c 	.word	0x2000000c

080028f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002904:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <__NVIC_SetPriorityGrouping+0x44>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002910:	4013      	ands	r3, r2
 8002912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800291c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002926:	4a04      	ldr	r2, [pc, #16]	; (8002938 <__NVIC_SetPriorityGrouping+0x44>)
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	60d3      	str	r3, [r2, #12]
}
 800292c:	bf00      	nop
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	bc80      	pop	{r7}
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	e000ed00 	.word	0xe000ed00

0800293c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002940:	4b04      	ldr	r3, [pc, #16]	; (8002954 <__NVIC_GetPriorityGrouping+0x18>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	0a1b      	lsrs	r3, r3, #8
 8002946:	f003 0307 	and.w	r3, r3, #7
}
 800294a:	4618      	mov	r0, r3
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002966:	2b00      	cmp	r3, #0
 8002968:	db0b      	blt.n	8002982 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800296a:	79fb      	ldrb	r3, [r7, #7]
 800296c:	f003 021f 	and.w	r2, r3, #31
 8002970:	4906      	ldr	r1, [pc, #24]	; (800298c <__NVIC_EnableIRQ+0x34>)
 8002972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002976:	095b      	lsrs	r3, r3, #5
 8002978:	2001      	movs	r0, #1
 800297a:	fa00 f202 	lsl.w	r2, r0, r2
 800297e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	e000e100 	.word	0xe000e100

08002990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	6039      	str	r1, [r7, #0]
 800299a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	db0a      	blt.n	80029ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	490c      	ldr	r1, [pc, #48]	; (80029dc <__NVIC_SetPriority+0x4c>)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	0112      	lsls	r2, r2, #4
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	440b      	add	r3, r1
 80029b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b8:	e00a      	b.n	80029d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	4908      	ldr	r1, [pc, #32]	; (80029e0 <__NVIC_SetPriority+0x50>)
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	3b04      	subs	r3, #4
 80029c8:	0112      	lsls	r2, r2, #4
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	440b      	add	r3, r1
 80029ce:	761a      	strb	r2, [r3, #24]
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	e000e100 	.word	0xe000e100
 80029e0:	e000ed00 	.word	0xe000ed00

080029e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b089      	sub	sp, #36	; 0x24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f1c3 0307 	rsb	r3, r3, #7
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	bf28      	it	cs
 8002a02:	2304      	movcs	r3, #4
 8002a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d902      	bls.n	8002a14 <NVIC_EncodePriority+0x30>
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3b03      	subs	r3, #3
 8002a12:	e000      	b.n	8002a16 <NVIC_EncodePriority+0x32>
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a18:	f04f 32ff 	mov.w	r2, #4294967295
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	43da      	mvns	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	401a      	ands	r2, r3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	fa01 f303 	lsl.w	r3, r1, r3
 8002a36:	43d9      	mvns	r1, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a3c:	4313      	orrs	r3, r2
         );
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3724      	adds	r7, #36	; 0x24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a58:	d301      	bcc.n	8002a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e00f      	b.n	8002a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a5e:	4a0a      	ldr	r2, [pc, #40]	; (8002a88 <SysTick_Config+0x40>)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a66:	210f      	movs	r1, #15
 8002a68:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6c:	f7ff ff90 	bl	8002990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <SysTick_Config+0x40>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a76:	4b04      	ldr	r3, [pc, #16]	; (8002a88 <SysTick_Config+0x40>)
 8002a78:	2207      	movs	r2, #7
 8002a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	e000e010 	.word	0xe000e010

08002a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ff2d 	bl	80028f4 <__NVIC_SetPriorityGrouping>
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b086      	sub	sp, #24
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
 8002aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ab4:	f7ff ff42 	bl	800293c <__NVIC_GetPriorityGrouping>
 8002ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	68b9      	ldr	r1, [r7, #8]
 8002abe:	6978      	ldr	r0, [r7, #20]
 8002ac0:	f7ff ff90 	bl	80029e4 <NVIC_EncodePriority>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aca:	4611      	mov	r1, r2
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff ff5f 	bl	8002990 <__NVIC_SetPriority>
}
 8002ad2:	bf00      	nop
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff ff35 	bl	8002958 <__NVIC_EnableIRQ>
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b082      	sub	sp, #8
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff ffa2 	bl	8002a48 <SysTick_Config>
 8002b04:	4603      	mov	r3, r0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b085      	sub	sp, #20
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d008      	beq.n	8002b36 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2204      	movs	r2, #4
 8002b28:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e020      	b.n	8002b78 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 020e 	bic.w	r2, r2, #14
 8002b44:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0201 	bic.w	r2, r2, #1
 8002b54:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5e:	2101      	movs	r1, #1
 8002b60:	fa01 f202 	lsl.w	r2, r1, r2
 8002b64:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr
	...

08002b84 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d005      	beq.n	8002ba6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2204      	movs	r2, #4
 8002b9e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	73fb      	strb	r3, [r7, #15]
 8002ba4:	e051      	b.n	8002c4a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 020e 	bic.w	r2, r2, #14
 8002bb4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0201 	bic.w	r2, r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a22      	ldr	r2, [pc, #136]	; (8002c54 <HAL_DMA_Abort_IT+0xd0>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d029      	beq.n	8002c24 <HAL_DMA_Abort_IT+0xa0>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a20      	ldr	r2, [pc, #128]	; (8002c58 <HAL_DMA_Abort_IT+0xd4>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d022      	beq.n	8002c20 <HAL_DMA_Abort_IT+0x9c>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a1f      	ldr	r2, [pc, #124]	; (8002c5c <HAL_DMA_Abort_IT+0xd8>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d01a      	beq.n	8002c1a <HAL_DMA_Abort_IT+0x96>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a1d      	ldr	r2, [pc, #116]	; (8002c60 <HAL_DMA_Abort_IT+0xdc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d012      	beq.n	8002c14 <HAL_DMA_Abort_IT+0x90>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a1c      	ldr	r2, [pc, #112]	; (8002c64 <HAL_DMA_Abort_IT+0xe0>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d00a      	beq.n	8002c0e <HAL_DMA_Abort_IT+0x8a>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a1a      	ldr	r2, [pc, #104]	; (8002c68 <HAL_DMA_Abort_IT+0xe4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d102      	bne.n	8002c08 <HAL_DMA_Abort_IT+0x84>
 8002c02:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c06:	e00e      	b.n	8002c26 <HAL_DMA_Abort_IT+0xa2>
 8002c08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c0c:	e00b      	b.n	8002c26 <HAL_DMA_Abort_IT+0xa2>
 8002c0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c12:	e008      	b.n	8002c26 <HAL_DMA_Abort_IT+0xa2>
 8002c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c18:	e005      	b.n	8002c26 <HAL_DMA_Abort_IT+0xa2>
 8002c1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c1e:	e002      	b.n	8002c26 <HAL_DMA_Abort_IT+0xa2>
 8002c20:	2310      	movs	r3, #16
 8002c22:	e000      	b.n	8002c26 <HAL_DMA_Abort_IT+0xa2>
 8002c24:	2301      	movs	r3, #1
 8002c26:	4a11      	ldr	r2, [pc, #68]	; (8002c6c <HAL_DMA_Abort_IT+0xe8>)
 8002c28:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	4798      	blx	r3
    } 
  }
  return status;
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40020008 	.word	0x40020008
 8002c58:	4002001c 	.word	0x4002001c
 8002c5c:	40020030 	.word	0x40020030
 8002c60:	40020044 	.word	0x40020044
 8002c64:	40020058 	.word	0x40020058
 8002c68:	4002006c 	.word	0x4002006c
 8002c6c:	40020000 	.word	0x40020000

08002c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b08b      	sub	sp, #44	; 0x2c
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c82:	e169      	b.n	8002f58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c84:	2201      	movs	r2, #1
 8002c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	4013      	ands	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	f040 8158 	bne.w	8002f52 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4a9a      	ldr	r2, [pc, #616]	; (8002f10 <HAL_GPIO_Init+0x2a0>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d05e      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cac:	4a98      	ldr	r2, [pc, #608]	; (8002f10 <HAL_GPIO_Init+0x2a0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d875      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cb2:	4a98      	ldr	r2, [pc, #608]	; (8002f14 <HAL_GPIO_Init+0x2a4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d058      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cb8:	4a96      	ldr	r2, [pc, #600]	; (8002f14 <HAL_GPIO_Init+0x2a4>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d86f      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cbe:	4a96      	ldr	r2, [pc, #600]	; (8002f18 <HAL_GPIO_Init+0x2a8>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d052      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cc4:	4a94      	ldr	r2, [pc, #592]	; (8002f18 <HAL_GPIO_Init+0x2a8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d869      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cca:	4a94      	ldr	r2, [pc, #592]	; (8002f1c <HAL_GPIO_Init+0x2ac>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d04c      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cd0:	4a92      	ldr	r2, [pc, #584]	; (8002f1c <HAL_GPIO_Init+0x2ac>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d863      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cd6:	4a92      	ldr	r2, [pc, #584]	; (8002f20 <HAL_GPIO_Init+0x2b0>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d046      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cdc:	4a90      	ldr	r2, [pc, #576]	; (8002f20 <HAL_GPIO_Init+0x2b0>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d85d      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002ce2:	2b12      	cmp	r3, #18
 8002ce4:	d82a      	bhi.n	8002d3c <HAL_GPIO_Init+0xcc>
 8002ce6:	2b12      	cmp	r3, #18
 8002ce8:	d859      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cea:	a201      	add	r2, pc, #4	; (adr r2, 8002cf0 <HAL_GPIO_Init+0x80>)
 8002cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf0:	08002d6b 	.word	0x08002d6b
 8002cf4:	08002d45 	.word	0x08002d45
 8002cf8:	08002d57 	.word	0x08002d57
 8002cfc:	08002d99 	.word	0x08002d99
 8002d00:	08002d9f 	.word	0x08002d9f
 8002d04:	08002d9f 	.word	0x08002d9f
 8002d08:	08002d9f 	.word	0x08002d9f
 8002d0c:	08002d9f 	.word	0x08002d9f
 8002d10:	08002d9f 	.word	0x08002d9f
 8002d14:	08002d9f 	.word	0x08002d9f
 8002d18:	08002d9f 	.word	0x08002d9f
 8002d1c:	08002d9f 	.word	0x08002d9f
 8002d20:	08002d9f 	.word	0x08002d9f
 8002d24:	08002d9f 	.word	0x08002d9f
 8002d28:	08002d9f 	.word	0x08002d9f
 8002d2c:	08002d9f 	.word	0x08002d9f
 8002d30:	08002d9f 	.word	0x08002d9f
 8002d34:	08002d4d 	.word	0x08002d4d
 8002d38:	08002d61 	.word	0x08002d61
 8002d3c:	4a79      	ldr	r2, [pc, #484]	; (8002f24 <HAL_GPIO_Init+0x2b4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d013      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d42:	e02c      	b.n	8002d9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	623b      	str	r3, [r7, #32]
          break;
 8002d4a:	e029      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	3304      	adds	r3, #4
 8002d52:	623b      	str	r3, [r7, #32]
          break;
 8002d54:	e024      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	3308      	adds	r3, #8
 8002d5c:	623b      	str	r3, [r7, #32]
          break;
 8002d5e:	e01f      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	330c      	adds	r3, #12
 8002d66:	623b      	str	r3, [r7, #32]
          break;
 8002d68:	e01a      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d72:	2304      	movs	r3, #4
 8002d74:	623b      	str	r3, [r7, #32]
          break;
 8002d76:	e013      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d105      	bne.n	8002d8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d80:	2308      	movs	r3, #8
 8002d82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	69fa      	ldr	r2, [r7, #28]
 8002d88:	611a      	str	r2, [r3, #16]
          break;
 8002d8a:	e009      	b.n	8002da0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d8c:	2308      	movs	r3, #8
 8002d8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69fa      	ldr	r2, [r7, #28]
 8002d94:	615a      	str	r2, [r3, #20]
          break;
 8002d96:	e003      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	623b      	str	r3, [r7, #32]
          break;
 8002d9c:	e000      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          break;
 8002d9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	2bff      	cmp	r3, #255	; 0xff
 8002da4:	d801      	bhi.n	8002daa <HAL_GPIO_Init+0x13a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	e001      	b.n	8002dae <HAL_GPIO_Init+0x13e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3304      	adds	r3, #4
 8002dae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	2bff      	cmp	r3, #255	; 0xff
 8002db4:	d802      	bhi.n	8002dbc <HAL_GPIO_Init+0x14c>
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	e002      	b.n	8002dc2 <HAL_GPIO_Init+0x152>
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbe:	3b08      	subs	r3, #8
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	210f      	movs	r1, #15
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	401a      	ands	r2, r3
 8002dd4:	6a39      	ldr	r1, [r7, #32]
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80b1 	beq.w	8002f52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002df0:	4b4d      	ldr	r3, [pc, #308]	; (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	4a4c      	ldr	r2, [pc, #304]	; (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6193      	str	r3, [r2, #24]
 8002dfc:	4b4a      	ldr	r3, [pc, #296]	; (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e08:	4a48      	ldr	r2, [pc, #288]	; (8002f2c <HAL_GPIO_Init+0x2bc>)
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	089b      	lsrs	r3, r3, #2
 8002e0e:	3302      	adds	r3, #2
 8002e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	220f      	movs	r2, #15
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a40      	ldr	r2, [pc, #256]	; (8002f30 <HAL_GPIO_Init+0x2c0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d013      	beq.n	8002e5c <HAL_GPIO_Init+0x1ec>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a3f      	ldr	r2, [pc, #252]	; (8002f34 <HAL_GPIO_Init+0x2c4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d00d      	beq.n	8002e58 <HAL_GPIO_Init+0x1e8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a3e      	ldr	r2, [pc, #248]	; (8002f38 <HAL_GPIO_Init+0x2c8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d007      	beq.n	8002e54 <HAL_GPIO_Init+0x1e4>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a3d      	ldr	r2, [pc, #244]	; (8002f3c <HAL_GPIO_Init+0x2cc>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d101      	bne.n	8002e50 <HAL_GPIO_Init+0x1e0>
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e006      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e50:	2304      	movs	r3, #4
 8002e52:	e004      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e002      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e60:	f002 0203 	and.w	r2, r2, #3
 8002e64:	0092      	lsls	r2, r2, #2
 8002e66:	4093      	lsls	r3, r2
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e6e:	492f      	ldr	r1, [pc, #188]	; (8002f2c <HAL_GPIO_Init+0x2bc>)
 8002e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e72:	089b      	lsrs	r3, r3, #2
 8002e74:	3302      	adds	r3, #2
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d006      	beq.n	8002e96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e88:	4b2d      	ldr	r3, [pc, #180]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	492c      	ldr	r1, [pc, #176]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	600b      	str	r3, [r1, #0]
 8002e94:	e006      	b.n	8002ea4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e96:	4b2a      	ldr	r3, [pc, #168]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	4928      	ldr	r1, [pc, #160]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d006      	beq.n	8002ebe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002eb0:	4b23      	ldr	r3, [pc, #140]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	4922      	ldr	r1, [pc, #136]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	604b      	str	r3, [r1, #4]
 8002ebc:	e006      	b.n	8002ecc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ebe:	4b20      	ldr	r3, [pc, #128]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	491e      	ldr	r1, [pc, #120]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d006      	beq.n	8002ee6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ed8:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	4918      	ldr	r1, [pc, #96]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	608b      	str	r3, [r1, #8]
 8002ee4:	e006      	b.n	8002ef4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ee6:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	4914      	ldr	r1, [pc, #80]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d021      	beq.n	8002f44 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f00:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002f02:	68da      	ldr	r2, [r3, #12]
 8002f04:	490e      	ldr	r1, [pc, #56]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	60cb      	str	r3, [r1, #12]
 8002f0c:	e021      	b.n	8002f52 <HAL_GPIO_Init+0x2e2>
 8002f0e:	bf00      	nop
 8002f10:	10320000 	.word	0x10320000
 8002f14:	10310000 	.word	0x10310000
 8002f18:	10220000 	.word	0x10220000
 8002f1c:	10210000 	.word	0x10210000
 8002f20:	10120000 	.word	0x10120000
 8002f24:	10110000 	.word	0x10110000
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40010000 	.word	0x40010000
 8002f30:	40010800 	.word	0x40010800
 8002f34:	40010c00 	.word	0x40010c00
 8002f38:	40011000 	.word	0x40011000
 8002f3c:	40011400 	.word	0x40011400
 8002f40:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f44:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <HAL_GPIO_Init+0x304>)
 8002f46:	68da      	ldr	r2, [r3, #12]
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	4909      	ldr	r1, [pc, #36]	; (8002f74 <HAL_GPIO_Init+0x304>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f54:	3301      	adds	r3, #1
 8002f56:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f47f ae8e 	bne.w	8002c84 <HAL_GPIO_Init+0x14>
  }
}
 8002f68:	bf00      	nop
 8002f6a:	bf00      	nop
 8002f6c:	372c      	adds	r7, #44	; 0x2c
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr
 8002f74:	40010400 	.word	0x40010400

08002f78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	807b      	strh	r3, [r7, #2]
 8002f84:	4613      	mov	r3, r2
 8002f86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f88:	787b      	ldrb	r3, [r7, #1]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f8e:	887a      	ldrh	r2, [r7, #2]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f94:	e003      	b.n	8002f9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f96:	887b      	ldrh	r3, [r7, #2]
 8002f98:	041a      	lsls	r2, r3, #16
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	611a      	str	r2, [r3, #16]
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc80      	pop	{r7}
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e272      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f000 8087 	beq.w	80030d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fc8:	4b92      	ldr	r3, [pc, #584]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 030c 	and.w	r3, r3, #12
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	d00c      	beq.n	8002fee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fd4:	4b8f      	ldr	r3, [pc, #572]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 030c 	and.w	r3, r3, #12
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d112      	bne.n	8003006 <HAL_RCC_OscConfig+0x5e>
 8002fe0:	4b8c      	ldr	r3, [pc, #560]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fec:	d10b      	bne.n	8003006 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fee:	4b89      	ldr	r3, [pc, #548]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d06c      	beq.n	80030d4 <HAL_RCC_OscConfig+0x12c>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d168      	bne.n	80030d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e24c      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300e:	d106      	bne.n	800301e <HAL_RCC_OscConfig+0x76>
 8003010:	4b80      	ldr	r3, [pc, #512]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a7f      	ldr	r2, [pc, #508]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003016:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	e02e      	b.n	800307c <HAL_RCC_OscConfig+0xd4>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d10c      	bne.n	8003040 <HAL_RCC_OscConfig+0x98>
 8003026:	4b7b      	ldr	r3, [pc, #492]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a7a      	ldr	r2, [pc, #488]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800302c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	4b78      	ldr	r3, [pc, #480]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a77      	ldr	r2, [pc, #476]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003038:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	e01d      	b.n	800307c <HAL_RCC_OscConfig+0xd4>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003048:	d10c      	bne.n	8003064 <HAL_RCC_OscConfig+0xbc>
 800304a:	4b72      	ldr	r3, [pc, #456]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a71      	ldr	r2, [pc, #452]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	4b6f      	ldr	r3, [pc, #444]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a6e      	ldr	r2, [pc, #440]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800305c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	e00b      	b.n	800307c <HAL_RCC_OscConfig+0xd4>
 8003064:	4b6b      	ldr	r3, [pc, #428]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a6a      	ldr	r2, [pc, #424]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800306a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	4b68      	ldr	r3, [pc, #416]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a67      	ldr	r2, [pc, #412]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003076:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800307a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d013      	beq.n	80030ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003084:	f7ff fc08 	bl	8002898 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800308c:	f7ff fc04 	bl	8002898 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	; 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e200      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309e:	4b5d      	ldr	r3, [pc, #372]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0f0      	beq.n	800308c <HAL_RCC_OscConfig+0xe4>
 80030aa:	e014      	b.n	80030d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7ff fbf4 	bl	8002898 <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b4:	f7ff fbf0 	bl	8002898 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b64      	cmp	r3, #100	; 0x64
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e1ec      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030c6:	4b53      	ldr	r3, [pc, #332]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f0      	bne.n	80030b4 <HAL_RCC_OscConfig+0x10c>
 80030d2:	e000      	b.n	80030d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d063      	beq.n	80031aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030e2:	4b4c      	ldr	r3, [pc, #304]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f003 030c 	and.w	r3, r3, #12
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00b      	beq.n	8003106 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030ee:	4b49      	ldr	r3, [pc, #292]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	d11c      	bne.n	8003134 <HAL_RCC_OscConfig+0x18c>
 80030fa:	4b46      	ldr	r3, [pc, #280]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d116      	bne.n	8003134 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003106:	4b43      	ldr	r3, [pc, #268]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d005      	beq.n	800311e <HAL_RCC_OscConfig+0x176>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d001      	beq.n	800311e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e1c0      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311e:	4b3d      	ldr	r3, [pc, #244]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	4939      	ldr	r1, [pc, #228]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003132:	e03a      	b.n	80031aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d020      	beq.n	800317e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800313c:	4b36      	ldr	r3, [pc, #216]	; (8003218 <HAL_RCC_OscConfig+0x270>)
 800313e:	2201      	movs	r2, #1
 8003140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003142:	f7ff fba9 	bl	8002898 <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003148:	e008      	b.n	800315c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800314a:	f7ff fba5 	bl	8002898 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e1a1      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315c:	4b2d      	ldr	r3, [pc, #180]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0f0      	beq.n	800314a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003168:	4b2a      	ldr	r3, [pc, #168]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	00db      	lsls	r3, r3, #3
 8003176:	4927      	ldr	r1, [pc, #156]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003178:	4313      	orrs	r3, r2
 800317a:	600b      	str	r3, [r1, #0]
 800317c:	e015      	b.n	80031aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800317e:	4b26      	ldr	r3, [pc, #152]	; (8003218 <HAL_RCC_OscConfig+0x270>)
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003184:	f7ff fb88 	bl	8002898 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800318c:	f7ff fb84 	bl	8002898 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e180      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800319e:	4b1d      	ldr	r3, [pc, #116]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f0      	bne.n	800318c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0308 	and.w	r3, r3, #8
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d03a      	beq.n	800322c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d019      	beq.n	80031f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031be:	4b17      	ldr	r3, [pc, #92]	; (800321c <HAL_RCC_OscConfig+0x274>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c4:	f7ff fb68 	bl	8002898 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031cc:	f7ff fb64 	bl	8002898 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e160      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031de:	4b0d      	ldr	r3, [pc, #52]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d0f0      	beq.n	80031cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031ea:	2001      	movs	r0, #1
 80031ec:	f000 fad8 	bl	80037a0 <RCC_Delay>
 80031f0:	e01c      	b.n	800322c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031f2:	4b0a      	ldr	r3, [pc, #40]	; (800321c <HAL_RCC_OscConfig+0x274>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f8:	f7ff fb4e 	bl	8002898 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031fe:	e00f      	b.n	8003220 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003200:	f7ff fb4a 	bl	8002898 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d908      	bls.n	8003220 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e146      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
 8003212:	bf00      	nop
 8003214:	40021000 	.word	0x40021000
 8003218:	42420000 	.word	0x42420000
 800321c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003220:	4b92      	ldr	r3, [pc, #584]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1e9      	bne.n	8003200 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 80a6 	beq.w	8003386 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800323a:	2300      	movs	r3, #0
 800323c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800323e:	4b8b      	ldr	r3, [pc, #556]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10d      	bne.n	8003266 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800324a:	4b88      	ldr	r3, [pc, #544]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	4a87      	ldr	r2, [pc, #540]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003254:	61d3      	str	r3, [r2, #28]
 8003256:	4b85      	ldr	r3, [pc, #532]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325e:	60bb      	str	r3, [r7, #8]
 8003260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003262:	2301      	movs	r3, #1
 8003264:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003266:	4b82      	ldr	r3, [pc, #520]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326e:	2b00      	cmp	r3, #0
 8003270:	d118      	bne.n	80032a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003272:	4b7f      	ldr	r3, [pc, #508]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a7e      	ldr	r2, [pc, #504]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 8003278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800327c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327e:	f7ff fb0b 	bl	8002898 <HAL_GetTick>
 8003282:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003284:	e008      	b.n	8003298 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003286:	f7ff fb07 	bl	8002898 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b64      	cmp	r3, #100	; 0x64
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e103      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003298:	4b75      	ldr	r3, [pc, #468]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0f0      	beq.n	8003286 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d106      	bne.n	80032ba <HAL_RCC_OscConfig+0x312>
 80032ac:	4b6f      	ldr	r3, [pc, #444]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	4a6e      	ldr	r2, [pc, #440]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032b2:	f043 0301 	orr.w	r3, r3, #1
 80032b6:	6213      	str	r3, [r2, #32]
 80032b8:	e02d      	b.n	8003316 <HAL_RCC_OscConfig+0x36e>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10c      	bne.n	80032dc <HAL_RCC_OscConfig+0x334>
 80032c2:	4b6a      	ldr	r3, [pc, #424]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	4a69      	ldr	r2, [pc, #420]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032c8:	f023 0301 	bic.w	r3, r3, #1
 80032cc:	6213      	str	r3, [r2, #32]
 80032ce:	4b67      	ldr	r3, [pc, #412]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	4a66      	ldr	r2, [pc, #408]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	f023 0304 	bic.w	r3, r3, #4
 80032d8:	6213      	str	r3, [r2, #32]
 80032da:	e01c      	b.n	8003316 <HAL_RCC_OscConfig+0x36e>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	2b05      	cmp	r3, #5
 80032e2:	d10c      	bne.n	80032fe <HAL_RCC_OscConfig+0x356>
 80032e4:	4b61      	ldr	r3, [pc, #388]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	4a60      	ldr	r2, [pc, #384]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032ea:	f043 0304 	orr.w	r3, r3, #4
 80032ee:	6213      	str	r3, [r2, #32]
 80032f0:	4b5e      	ldr	r3, [pc, #376]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	4a5d      	ldr	r2, [pc, #372]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032f6:	f043 0301 	orr.w	r3, r3, #1
 80032fa:	6213      	str	r3, [r2, #32]
 80032fc:	e00b      	b.n	8003316 <HAL_RCC_OscConfig+0x36e>
 80032fe:	4b5b      	ldr	r3, [pc, #364]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	4a5a      	ldr	r2, [pc, #360]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003304:	f023 0301 	bic.w	r3, r3, #1
 8003308:	6213      	str	r3, [r2, #32]
 800330a:	4b58      	ldr	r3, [pc, #352]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	4a57      	ldr	r2, [pc, #348]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003310:	f023 0304 	bic.w	r3, r3, #4
 8003314:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d015      	beq.n	800334a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331e:	f7ff fabb 	bl	8002898 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003324:	e00a      	b.n	800333c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003326:	f7ff fab7 	bl	8002898 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	f241 3288 	movw	r2, #5000	; 0x1388
 8003334:	4293      	cmp	r3, r2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e0b1      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800333c:	4b4b      	ldr	r3, [pc, #300]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0ee      	beq.n	8003326 <HAL_RCC_OscConfig+0x37e>
 8003348:	e014      	b.n	8003374 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800334a:	f7ff faa5 	bl	8002898 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003350:	e00a      	b.n	8003368 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003352:	f7ff faa1 	bl	8002898 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003360:	4293      	cmp	r3, r2
 8003362:	d901      	bls.n	8003368 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e09b      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003368:	4b40      	ldr	r3, [pc, #256]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1ee      	bne.n	8003352 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d105      	bne.n	8003386 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800337a:	4b3c      	ldr	r3, [pc, #240]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	4a3b      	ldr	r2, [pc, #236]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003380:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003384:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	2b00      	cmp	r3, #0
 800338c:	f000 8087 	beq.w	800349e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003390:	4b36      	ldr	r3, [pc, #216]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 030c 	and.w	r3, r3, #12
 8003398:	2b08      	cmp	r3, #8
 800339a:	d061      	beq.n	8003460 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d146      	bne.n	8003432 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a4:	4b33      	ldr	r3, [pc, #204]	; (8003474 <HAL_RCC_OscConfig+0x4cc>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033aa:	f7ff fa75 	bl	8002898 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b2:	f7ff fa71 	bl	8002898 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e06d      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c4:	4b29      	ldr	r3, [pc, #164]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1f0      	bne.n	80033b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d8:	d108      	bne.n	80033ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033da:	4b24      	ldr	r3, [pc, #144]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	4921      	ldr	r1, [pc, #132]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ec:	4b1f      	ldr	r3, [pc, #124]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a19      	ldr	r1, [r3, #32]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	430b      	orrs	r3, r1
 80033fe:	491b      	ldr	r1, [pc, #108]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003400:	4313      	orrs	r3, r2
 8003402:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003404:	4b1b      	ldr	r3, [pc, #108]	; (8003474 <HAL_RCC_OscConfig+0x4cc>)
 8003406:	2201      	movs	r2, #1
 8003408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340a:	f7ff fa45 	bl	8002898 <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003412:	f7ff fa41 	bl	8002898 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e03d      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003424:	4b11      	ldr	r3, [pc, #68]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0f0      	beq.n	8003412 <HAL_RCC_OscConfig+0x46a>
 8003430:	e035      	b.n	800349e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003432:	4b10      	ldr	r3, [pc, #64]	; (8003474 <HAL_RCC_OscConfig+0x4cc>)
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003438:	f7ff fa2e 	bl	8002898 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003440:	f7ff fa2a 	bl	8002898 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e026      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003452:	4b06      	ldr	r3, [pc, #24]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f0      	bne.n	8003440 <HAL_RCC_OscConfig+0x498>
 800345e:	e01e      	b.n	800349e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d107      	bne.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e019      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
 800346c:	40021000 	.word	0x40021000
 8003470:	40007000 	.word	0x40007000
 8003474:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003478:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <HAL_RCC_OscConfig+0x500>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	429a      	cmp	r2, r3
 800348a:	d106      	bne.n	800349a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003496:	429a      	cmp	r2, r3
 8003498:	d001      	beq.n	800349e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40021000 	.word	0x40021000

080034ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0d0      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034c0:	4b6a      	ldr	r3, [pc, #424]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d910      	bls.n	80034f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ce:	4b67      	ldr	r3, [pc, #412]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 0207 	bic.w	r2, r3, #7
 80034d6:	4965      	ldr	r1, [pc, #404]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	4313      	orrs	r3, r2
 80034dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	4b63      	ldr	r3, [pc, #396]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d001      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0b8      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d020      	beq.n	800353e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003508:	4b59      	ldr	r3, [pc, #356]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	4a58      	ldr	r2, [pc, #352]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003512:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003520:	4b53      	ldr	r3, [pc, #332]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	4a52      	ldr	r2, [pc, #328]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003526:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800352a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b50      	ldr	r3, [pc, #320]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	494d      	ldr	r1, [pc, #308]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800353a:	4313      	orrs	r3, r2
 800353c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d040      	beq.n	80035cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003552:	4b47      	ldr	r3, [pc, #284]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d115      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e07f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d107      	bne.n	800357a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800356a:	4b41      	ldr	r3, [pc, #260]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d109      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e073      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800357a:	4b3d      	ldr	r3, [pc, #244]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e06b      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800358a:	4b39      	ldr	r3, [pc, #228]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f023 0203 	bic.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	4936      	ldr	r1, [pc, #216]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003598:	4313      	orrs	r3, r2
 800359a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800359c:	f7ff f97c 	bl	8002898 <HAL_GetTick>
 80035a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a2:	e00a      	b.n	80035ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a4:	f7ff f978 	bl	8002898 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e053      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ba:	4b2d      	ldr	r3, [pc, #180]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 020c 	and.w	r2, r3, #12
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d1eb      	bne.n	80035a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035cc:	4b27      	ldr	r3, [pc, #156]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d210      	bcs.n	80035fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035da:	4b24      	ldr	r3, [pc, #144]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 0207 	bic.w	r2, r3, #7
 80035e2:	4922      	ldr	r1, [pc, #136]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b20      	ldr	r3, [pc, #128]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e032      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003608:	4b19      	ldr	r3, [pc, #100]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4916      	ldr	r1, [pc, #88]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003616:	4313      	orrs	r3, r2
 8003618:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003626:	4b12      	ldr	r3, [pc, #72]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	490e      	ldr	r1, [pc, #56]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	4313      	orrs	r3, r2
 8003638:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800363a:	f000 f821 	bl	8003680 <HAL_RCC_GetSysClockFreq>
 800363e:	4602      	mov	r2, r0
 8003640:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	490a      	ldr	r1, [pc, #40]	; (8003674 <HAL_RCC_ClockConfig+0x1c8>)
 800364c:	5ccb      	ldrb	r3, [r1, r3]
 800364e:	fa22 f303 	lsr.w	r3, r2, r3
 8003652:	4a09      	ldr	r2, [pc, #36]	; (8003678 <HAL_RCC_ClockConfig+0x1cc>)
 8003654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003656:	4b09      	ldr	r3, [pc, #36]	; (800367c <HAL_RCC_ClockConfig+0x1d0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7ff f8da 	bl	8002814 <HAL_InitTick>

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40022000 	.word	0x40022000
 8003670:	40021000 	.word	0x40021000
 8003674:	080085b4 	.word	0x080085b4
 8003678:	20000004 	.word	0x20000004
 800367c:	20000008 	.word	0x20000008

08003680 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003680:	b490      	push	{r4, r7}
 8003682:	b08a      	sub	sp, #40	; 0x28
 8003684:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003686:	4b29      	ldr	r3, [pc, #164]	; (800372c <HAL_RCC_GetSysClockFreq+0xac>)
 8003688:	1d3c      	adds	r4, r7, #4
 800368a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800368c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003690:	f240 2301 	movw	r3, #513	; 0x201
 8003694:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
 800369a:	2300      	movs	r3, #0
 800369c:	61bb      	str	r3, [r7, #24]
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
 80036a2:	2300      	movs	r3, #0
 80036a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036a6:	2300      	movs	r3, #0
 80036a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036aa:	4b21      	ldr	r3, [pc, #132]	; (8003730 <HAL_RCC_GetSysClockFreq+0xb0>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f003 030c 	and.w	r3, r3, #12
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	d002      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x40>
 80036ba:	2b08      	cmp	r3, #8
 80036bc:	d003      	beq.n	80036c6 <HAL_RCC_GetSysClockFreq+0x46>
 80036be:	e02b      	b.n	8003718 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036c0:	4b1c      	ldr	r3, [pc, #112]	; (8003734 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036c2:	623b      	str	r3, [r7, #32]
      break;
 80036c4:	e02b      	b.n	800371e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	0c9b      	lsrs	r3, r3, #18
 80036ca:	f003 030f 	and.w	r3, r3, #15
 80036ce:	3328      	adds	r3, #40	; 0x28
 80036d0:	443b      	add	r3, r7
 80036d2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80036d6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d012      	beq.n	8003708 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036e2:	4b13      	ldr	r3, [pc, #76]	; (8003730 <HAL_RCC_GetSysClockFreq+0xb0>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	0c5b      	lsrs	r3, r3, #17
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	3328      	adds	r3, #40	; 0x28
 80036ee:	443b      	add	r3, r7
 80036f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80036f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	4a0e      	ldr	r2, [pc, #56]	; (8003734 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036fa:	fb03 f202 	mul.w	r2, r3, r2
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	fbb2 f3f3 	udiv	r3, r2, r3
 8003704:	627b      	str	r3, [r7, #36]	; 0x24
 8003706:	e004      	b.n	8003712 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	4a0b      	ldr	r2, [pc, #44]	; (8003738 <HAL_RCC_GetSysClockFreq+0xb8>)
 800370c:	fb02 f303 	mul.w	r3, r2, r3
 8003710:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	623b      	str	r3, [r7, #32]
      break;
 8003716:	e002      	b.n	800371e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003718:	4b06      	ldr	r3, [pc, #24]	; (8003734 <HAL_RCC_GetSysClockFreq+0xb4>)
 800371a:	623b      	str	r3, [r7, #32]
      break;
 800371c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800371e:	6a3b      	ldr	r3, [r7, #32]
}
 8003720:	4618      	mov	r0, r3
 8003722:	3728      	adds	r7, #40	; 0x28
 8003724:	46bd      	mov	sp, r7
 8003726:	bc90      	pop	{r4, r7}
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	08008514 	.word	0x08008514
 8003730:	40021000 	.word	0x40021000
 8003734:	007a1200 	.word	0x007a1200
 8003738:	003d0900 	.word	0x003d0900

0800373c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003740:	4b02      	ldr	r3, [pc, #8]	; (800374c <HAL_RCC_GetHCLKFreq+0x10>)
 8003742:	681b      	ldr	r3, [r3, #0]
}
 8003744:	4618      	mov	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr
 800374c:	20000004 	.word	0x20000004

08003750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003754:	f7ff fff2 	bl	800373c <HAL_RCC_GetHCLKFreq>
 8003758:	4602      	mov	r2, r0
 800375a:	4b05      	ldr	r3, [pc, #20]	; (8003770 <HAL_RCC_GetPCLK1Freq+0x20>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	0a1b      	lsrs	r3, r3, #8
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	4903      	ldr	r1, [pc, #12]	; (8003774 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003766:	5ccb      	ldrb	r3, [r1, r3]
 8003768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800376c:	4618      	mov	r0, r3
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000
 8003774:	080085c4 	.word	0x080085c4

08003778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800377c:	f7ff ffde 	bl	800373c <HAL_RCC_GetHCLKFreq>
 8003780:	4602      	mov	r2, r0
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	0adb      	lsrs	r3, r3, #11
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	4903      	ldr	r1, [pc, #12]	; (800379c <HAL_RCC_GetPCLK2Freq+0x24>)
 800378e:	5ccb      	ldrb	r3, [r1, r3]
 8003790:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003794:	4618      	mov	r0, r3
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40021000 	.word	0x40021000
 800379c:	080085c4 	.word	0x080085c4

080037a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037a8:	4b0a      	ldr	r3, [pc, #40]	; (80037d4 <RCC_Delay+0x34>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a0a      	ldr	r2, [pc, #40]	; (80037d8 <RCC_Delay+0x38>)
 80037ae:	fba2 2303 	umull	r2, r3, r2, r3
 80037b2:	0a5b      	lsrs	r3, r3, #9
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	fb02 f303 	mul.w	r3, r2, r3
 80037ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037bc:	bf00      	nop
  }
  while (Delay --);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	1e5a      	subs	r2, r3, #1
 80037c2:	60fa      	str	r2, [r7, #12]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1f9      	bne.n	80037bc <RCC_Delay+0x1c>
}
 80037c8:	bf00      	nop
 80037ca:	bf00      	nop
 80037cc:	3714      	adds	r7, #20
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr
 80037d4:	20000004 	.word	0x20000004
 80037d8:	10624dd3 	.word	0x10624dd3

080037dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e041      	b.n	8003872 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d106      	bne.n	8003808 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f7fe fe8e 	bl	8002524 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2202      	movs	r2, #2
 800380c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3304      	adds	r3, #4
 8003818:	4619      	mov	r1, r3
 800381a:	4610      	mov	r0, r2
 800381c:	f000 fe56 	bl	80044cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b01      	cmp	r3, #1
 800388e:	d001      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e03a      	b.n	800390a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0201 	orr.w	r2, r2, #1
 80038aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a18      	ldr	r2, [pc, #96]	; (8003914 <HAL_TIM_Base_Start_IT+0x98>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d00e      	beq.n	80038d4 <HAL_TIM_Base_Start_IT+0x58>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038be:	d009      	beq.n	80038d4 <HAL_TIM_Base_Start_IT+0x58>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a14      	ldr	r2, [pc, #80]	; (8003918 <HAL_TIM_Base_Start_IT+0x9c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d004      	beq.n	80038d4 <HAL_TIM_Base_Start_IT+0x58>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a13      	ldr	r2, [pc, #76]	; (800391c <HAL_TIM_Base_Start_IT+0xa0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d111      	bne.n	80038f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2b06      	cmp	r3, #6
 80038e4:	d010      	beq.n	8003908 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0201 	orr.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038f6:	e007      	b.n	8003908 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f042 0201 	orr.w	r2, r2, #1
 8003906:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	40012c00 	.word	0x40012c00
 8003918:	40000400 	.word	0x40000400
 800391c:	40000800 	.word	0x40000800

08003920 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e041      	b.n	80039b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f839 	bl	80039be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3304      	adds	r3, #4
 800395c:	4619      	mov	r1, r3
 800395e:	4610      	mov	r0, r2
 8003960:	f000 fdb4 	bl	80044cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr

080039d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d109      	bne.n	80039f4 <HAL_TIM_PWM_Start+0x24>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	bf14      	ite	ne
 80039ec:	2301      	movne	r3, #1
 80039ee:	2300      	moveq	r3, #0
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	e022      	b.n	8003a3a <HAL_TIM_PWM_Start+0x6a>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d109      	bne.n	8003a0e <HAL_TIM_PWM_Start+0x3e>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	bf14      	ite	ne
 8003a06:	2301      	movne	r3, #1
 8003a08:	2300      	moveq	r3, #0
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	e015      	b.n	8003a3a <HAL_TIM_PWM_Start+0x6a>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	d109      	bne.n	8003a28 <HAL_TIM_PWM_Start+0x58>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	bf14      	ite	ne
 8003a20:	2301      	movne	r3, #1
 8003a22:	2300      	moveq	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	e008      	b.n	8003a3a <HAL_TIM_PWM_Start+0x6a>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	bf14      	ite	ne
 8003a34:	2301      	movne	r3, #1
 8003a36:	2300      	moveq	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e05e      	b.n	8003b00 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d104      	bne.n	8003a52 <HAL_TIM_PWM_Start+0x82>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a50:	e013      	b.n	8003a7a <HAL_TIM_PWM_Start+0xaa>
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	2b04      	cmp	r3, #4
 8003a56:	d104      	bne.n	8003a62 <HAL_TIM_PWM_Start+0x92>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a60:	e00b      	b.n	8003a7a <HAL_TIM_PWM_Start+0xaa>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d104      	bne.n	8003a72 <HAL_TIM_PWM_Start+0xa2>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a70:	e003      	b.n	8003a7a <HAL_TIM_PWM_Start+0xaa>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2202      	movs	r2, #2
 8003a76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	6839      	ldr	r1, [r7, #0]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f001 f8af 	bl	8004be6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a1e      	ldr	r2, [pc, #120]	; (8003b08 <HAL_TIM_PWM_Start+0x138>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d107      	bne.n	8003aa2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003aa0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a18      	ldr	r2, [pc, #96]	; (8003b08 <HAL_TIM_PWM_Start+0x138>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d00e      	beq.n	8003aca <HAL_TIM_PWM_Start+0xfa>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab4:	d009      	beq.n	8003aca <HAL_TIM_PWM_Start+0xfa>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a14      	ldr	r2, [pc, #80]	; (8003b0c <HAL_TIM_PWM_Start+0x13c>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d004      	beq.n	8003aca <HAL_TIM_PWM_Start+0xfa>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a12      	ldr	r2, [pc, #72]	; (8003b10 <HAL_TIM_PWM_Start+0x140>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d111      	bne.n	8003aee <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2b06      	cmp	r3, #6
 8003ada:	d010      	beq.n	8003afe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f042 0201 	orr.w	r2, r2, #1
 8003aea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aec:	e007      	b.n	8003afe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f042 0201 	orr.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3710      	adds	r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40012c00 	.word	0x40012c00
 8003b0c:	40000400 	.word	0x40000400
 8003b10:	40000800 	.word	0x40000800

08003b14 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e041      	b.n	8003baa <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d106      	bne.n	8003b40 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f839 	bl	8003bb2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	4619      	mov	r1, r3
 8003b52:	4610      	mov	r0, r2
 8003b54:	f000 fcba 	bl	80044cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3708      	adds	r7, #8
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr

08003bc4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d104      	bne.n	8003bde <HAL_TIM_IC_Start_IT+0x1a>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	e013      	b.n	8003c06 <HAL_TIM_IC_Start_IT+0x42>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d104      	bne.n	8003bee <HAL_TIM_IC_Start_IT+0x2a>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	e00b      	b.n	8003c06 <HAL_TIM_IC_Start_IT+0x42>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	d104      	bne.n	8003bfe <HAL_TIM_IC_Start_IT+0x3a>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	e003      	b.n	8003c06 <HAL_TIM_IC_Start_IT+0x42>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d104      	bne.n	8003c18 <HAL_TIM_IC_Start_IT+0x54>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	e013      	b.n	8003c40 <HAL_TIM_IC_Start_IT+0x7c>
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	2b04      	cmp	r3, #4
 8003c1c:	d104      	bne.n	8003c28 <HAL_TIM_IC_Start_IT+0x64>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	e00b      	b.n	8003c40 <HAL_TIM_IC_Start_IT+0x7c>
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d104      	bne.n	8003c38 <HAL_TIM_IC_Start_IT+0x74>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	e003      	b.n	8003c40 <HAL_TIM_IC_Start_IT+0x7c>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d102      	bne.n	8003c4e <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c48:	7bbb      	ldrb	r3, [r7, #14]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d001      	beq.n	8003c52 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e0b3      	b.n	8003dba <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d104      	bne.n	8003c62 <HAL_TIM_IC_Start_IT+0x9e>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c60:	e013      	b.n	8003c8a <HAL_TIM_IC_Start_IT+0xc6>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	d104      	bne.n	8003c72 <HAL_TIM_IC_Start_IT+0xae>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c70:	e00b      	b.n	8003c8a <HAL_TIM_IC_Start_IT+0xc6>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d104      	bne.n	8003c82 <HAL_TIM_IC_Start_IT+0xbe>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c80:	e003      	b.n	8003c8a <HAL_TIM_IC_Start_IT+0xc6>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2202      	movs	r2, #2
 8003c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d104      	bne.n	8003c9a <HAL_TIM_IC_Start_IT+0xd6>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2202      	movs	r2, #2
 8003c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c98:	e013      	b.n	8003cc2 <HAL_TIM_IC_Start_IT+0xfe>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d104      	bne.n	8003caa <HAL_TIM_IC_Start_IT+0xe6>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ca8:	e00b      	b.n	8003cc2 <HAL_TIM_IC_Start_IT+0xfe>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	d104      	bne.n	8003cba <HAL_TIM_IC_Start_IT+0xf6>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cb8:	e003      	b.n	8003cc2 <HAL_TIM_IC_Start_IT+0xfe>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2b0c      	cmp	r3, #12
 8003cc6:	d841      	bhi.n	8003d4c <HAL_TIM_IC_Start_IT+0x188>
 8003cc8:	a201      	add	r2, pc, #4	; (adr r2, 8003cd0 <HAL_TIM_IC_Start_IT+0x10c>)
 8003cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cce:	bf00      	nop
 8003cd0:	08003d05 	.word	0x08003d05
 8003cd4:	08003d4d 	.word	0x08003d4d
 8003cd8:	08003d4d 	.word	0x08003d4d
 8003cdc:	08003d4d 	.word	0x08003d4d
 8003ce0:	08003d17 	.word	0x08003d17
 8003ce4:	08003d4d 	.word	0x08003d4d
 8003ce8:	08003d4d 	.word	0x08003d4d
 8003cec:	08003d4d 	.word	0x08003d4d
 8003cf0:	08003d29 	.word	0x08003d29
 8003cf4:	08003d4d 	.word	0x08003d4d
 8003cf8:	08003d4d 	.word	0x08003d4d
 8003cfc:	08003d4d 	.word	0x08003d4d
 8003d00:	08003d3b 	.word	0x08003d3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0202 	orr.w	r2, r2, #2
 8003d12:	60da      	str	r2, [r3, #12]
      break;
 8003d14:	e01b      	b.n	8003d4e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68da      	ldr	r2, [r3, #12]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f042 0204 	orr.w	r2, r2, #4
 8003d24:	60da      	str	r2, [r3, #12]
      break;
 8003d26:	e012      	b.n	8003d4e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68da      	ldr	r2, [r3, #12]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0208 	orr.w	r2, r2, #8
 8003d36:	60da      	str	r2, [r3, #12]
      break;
 8003d38:	e009      	b.n	8003d4e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68da      	ldr	r2, [r3, #12]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f042 0210 	orr.w	r2, r2, #16
 8003d48:	60da      	str	r2, [r3, #12]
      break;
 8003d4a:	e000      	b.n	8003d4e <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8003d4c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2201      	movs	r2, #1
 8003d54:	6839      	ldr	r1, [r7, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 ff45 	bl	8004be6 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a18      	ldr	r2, [pc, #96]	; (8003dc4 <HAL_TIM_IC_Start_IT+0x200>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d00e      	beq.n	8003d84 <HAL_TIM_IC_Start_IT+0x1c0>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d6e:	d009      	beq.n	8003d84 <HAL_TIM_IC_Start_IT+0x1c0>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a14      	ldr	r2, [pc, #80]	; (8003dc8 <HAL_TIM_IC_Start_IT+0x204>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d004      	beq.n	8003d84 <HAL_TIM_IC_Start_IT+0x1c0>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a13      	ldr	r2, [pc, #76]	; (8003dcc <HAL_TIM_IC_Start_IT+0x208>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d111      	bne.n	8003da8 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	2b06      	cmp	r3, #6
 8003d94:	d010      	beq.n	8003db8 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f042 0201 	orr.w	r2, r2, #1
 8003da4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003da6:	e007      	b.n	8003db8 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0201 	orr.w	r2, r2, #1
 8003db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3710      	adds	r7, #16
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	40012c00 	.word	0x40012c00
 8003dc8:	40000400 	.word	0x40000400
 8003dcc:	40000800 	.word	0x40000800

08003dd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d122      	bne.n	8003e2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d11b      	bne.n	8003e2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f06f 0202 	mvn.w	r2, #2
 8003dfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	f003 0303 	and.w	r3, r3, #3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7fe f852 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8003e18:	e005      	b.n	8003e26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fb3a 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 fb40 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	f003 0304 	and.w	r3, r3, #4
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	d122      	bne.n	8003e80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	2b04      	cmp	r3, #4
 8003e46:	d11b      	bne.n	8003e80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f06f 0204 	mvn.w	r2, #4
 8003e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2202      	movs	r2, #2
 8003e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7fe f828 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8003e6c:	e005      	b.n	8003e7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 fb10 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 fb16 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	2b08      	cmp	r3, #8
 8003e8c:	d122      	bne.n	8003ed4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b08      	cmp	r3, #8
 8003e9a:	d11b      	bne.n	8003ed4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f06f 0208 	mvn.w	r2, #8
 8003ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2204      	movs	r2, #4
 8003eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	f003 0303 	and.w	r3, r3, #3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7fd fffe 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8003ec0:	e005      	b.n	8003ece <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 fae6 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 faec 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	f003 0310 	and.w	r3, r3, #16
 8003ede:	2b10      	cmp	r3, #16
 8003ee0:	d122      	bne.n	8003f28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f003 0310 	and.w	r3, r3, #16
 8003eec:	2b10      	cmp	r3, #16
 8003eee:	d11b      	bne.n	8003f28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f06f 0210 	mvn.w	r2, #16
 8003ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2208      	movs	r2, #8
 8003efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d003      	beq.n	8003f16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7fd ffd4 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8003f14:	e005      	b.n	8003f22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 fabc 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 fac2 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d10e      	bne.n	8003f54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d107      	bne.n	8003f54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f06f 0201 	mvn.w	r2, #1
 8003f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fd ffbf 	bl	8001ed2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f5e:	2b80      	cmp	r3, #128	; 0x80
 8003f60:	d10e      	bne.n	8003f80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6c:	2b80      	cmp	r3, #128	; 0x80
 8003f6e:	d107      	bne.n	8003f80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 febf 	bl	8004cfe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f8a:	2b40      	cmp	r3, #64	; 0x40
 8003f8c:	d10e      	bne.n	8003fac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f98:	2b40      	cmp	r3, #64	; 0x40
 8003f9a:	d107      	bne.n	8003fac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 fa86 	bl	80044b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	f003 0320 	and.w	r3, r3, #32
 8003fb6:	2b20      	cmp	r3, #32
 8003fb8:	d10e      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f003 0320 	and.w	r3, r3, #32
 8003fc4:	2b20      	cmp	r3, #32
 8003fc6:	d107      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f06f 0220 	mvn.w	r2, #32
 8003fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fe8a 	bl	8004cec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fd8:	bf00      	nop
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d101      	bne.n	8003ffa <HAL_TIM_IC_ConfigChannel+0x1a>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	e082      	b.n	8004100 <HAL_TIM_IC_ConfigChannel+0x120>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d11b      	bne.n	8004040 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6818      	ldr	r0, [r3, #0]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	6819      	ldr	r1, [r3, #0]
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f000 fc42 	bl	80048a0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699a      	ldr	r2, [r3, #24]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f022 020c 	bic.w	r2, r2, #12
 800402a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6999      	ldr	r1, [r3, #24]
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	430a      	orrs	r2, r1
 800403c:	619a      	str	r2, [r3, #24]
 800403e:	e05a      	b.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b04      	cmp	r3, #4
 8004044:	d11c      	bne.n	8004080 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6818      	ldr	r0, [r3, #0]
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	6819      	ldr	r1, [r3, #0]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	f000 fcab 	bl	80049b0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	699a      	ldr	r2, [r3, #24]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004068:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6999      	ldr	r1, [r3, #24]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	021a      	lsls	r2, r3, #8
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	619a      	str	r2, [r3, #24]
 800407e:	e03a      	b.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b08      	cmp	r3, #8
 8004084:	d11b      	bne.n	80040be <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6818      	ldr	r0, [r3, #0]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	6819      	ldr	r1, [r3, #0]
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	f000 fcf6 	bl	8004a86 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	69da      	ldr	r2, [r3, #28]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 020c 	bic.w	r2, r2, #12
 80040a8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	69d9      	ldr	r1, [r3, #28]
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	689a      	ldr	r2, [r3, #8]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	61da      	str	r2, [r3, #28]
 80040bc:	e01b      	b.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6818      	ldr	r0, [r3, #0]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	6819      	ldr	r1, [r3, #0]
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f000 fd15 	bl	8004afc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	69da      	ldr	r2, [r3, #28]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80040e0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	69d9      	ldr	r1, [r3, #28]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	021a      	lsls	r2, r3, #8
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800411a:	2b01      	cmp	r3, #1
 800411c:	d101      	bne.n	8004122 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800411e:	2302      	movs	r3, #2
 8004120:	e0ac      	b.n	800427c <HAL_TIM_PWM_ConfigChannel+0x174>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b0c      	cmp	r3, #12
 800412e:	f200 809f 	bhi.w	8004270 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004132:	a201      	add	r2, pc, #4	; (adr r2, 8004138 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004138:	0800416d 	.word	0x0800416d
 800413c:	08004271 	.word	0x08004271
 8004140:	08004271 	.word	0x08004271
 8004144:	08004271 	.word	0x08004271
 8004148:	080041ad 	.word	0x080041ad
 800414c:	08004271 	.word	0x08004271
 8004150:	08004271 	.word	0x08004271
 8004154:	08004271 	.word	0x08004271
 8004158:	080041ef 	.word	0x080041ef
 800415c:	08004271 	.word	0x08004271
 8004160:	08004271 	.word	0x08004271
 8004164:	08004271 	.word	0x08004271
 8004168:	0800422f 	.word	0x0800422f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68b9      	ldr	r1, [r7, #8]
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fa0c 	bl	8004590 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	699a      	ldr	r2, [r3, #24]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0208 	orr.w	r2, r2, #8
 8004186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	699a      	ldr	r2, [r3, #24]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0204 	bic.w	r2, r2, #4
 8004196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6999      	ldr	r1, [r3, #24]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	691a      	ldr	r2, [r3, #16]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	619a      	str	r2, [r3, #24]
      break;
 80041aa:	e062      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68b9      	ldr	r1, [r7, #8]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fa52 	bl	800465c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699a      	ldr	r2, [r3, #24]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699a      	ldr	r2, [r3, #24]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6999      	ldr	r1, [r3, #24]
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	021a      	lsls	r2, r3, #8
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	619a      	str	r2, [r3, #24]
      break;
 80041ec:	e041      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68b9      	ldr	r1, [r7, #8]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 fa9b 	bl	8004730 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	69da      	ldr	r2, [r3, #28]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f042 0208 	orr.w	r2, r2, #8
 8004208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	69da      	ldr	r2, [r3, #28]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0204 	bic.w	r2, r2, #4
 8004218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69d9      	ldr	r1, [r3, #28]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	691a      	ldr	r2, [r3, #16]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	61da      	str	r2, [r3, #28]
      break;
 800422c:	e021      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68b9      	ldr	r1, [r7, #8]
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fae5 	bl	8004804 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69da      	ldr	r2, [r3, #28]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004248:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	69da      	ldr	r2, [r3, #28]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004258:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	69d9      	ldr	r1, [r3, #28]
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	691b      	ldr	r3, [r3, #16]
 8004264:	021a      	lsls	r2, r3, #8
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	61da      	str	r2, [r3, #28]
      break;
 800426e:	e000      	b.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004270:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004294:	2b01      	cmp	r3, #1
 8004296:	d101      	bne.n	800429c <HAL_TIM_ConfigClockSource+0x18>
 8004298:	2302      	movs	r3, #2
 800429a:	e0b3      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x180>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042d4:	d03e      	beq.n	8004354 <HAL_TIM_ConfigClockSource+0xd0>
 80042d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042da:	f200 8087 	bhi.w	80043ec <HAL_TIM_ConfigClockSource+0x168>
 80042de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e2:	f000 8085 	beq.w	80043f0 <HAL_TIM_ConfigClockSource+0x16c>
 80042e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042ea:	d87f      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
 80042ec:	2b70      	cmp	r3, #112	; 0x70
 80042ee:	d01a      	beq.n	8004326 <HAL_TIM_ConfigClockSource+0xa2>
 80042f0:	2b70      	cmp	r3, #112	; 0x70
 80042f2:	d87b      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
 80042f4:	2b60      	cmp	r3, #96	; 0x60
 80042f6:	d050      	beq.n	800439a <HAL_TIM_ConfigClockSource+0x116>
 80042f8:	2b60      	cmp	r3, #96	; 0x60
 80042fa:	d877      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
 80042fc:	2b50      	cmp	r3, #80	; 0x50
 80042fe:	d03c      	beq.n	800437a <HAL_TIM_ConfigClockSource+0xf6>
 8004300:	2b50      	cmp	r3, #80	; 0x50
 8004302:	d873      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
 8004304:	2b40      	cmp	r3, #64	; 0x40
 8004306:	d058      	beq.n	80043ba <HAL_TIM_ConfigClockSource+0x136>
 8004308:	2b40      	cmp	r3, #64	; 0x40
 800430a:	d86f      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
 800430c:	2b30      	cmp	r3, #48	; 0x30
 800430e:	d064      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x156>
 8004310:	2b30      	cmp	r3, #48	; 0x30
 8004312:	d86b      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
 8004314:	2b20      	cmp	r3, #32
 8004316:	d060      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x156>
 8004318:	2b20      	cmp	r3, #32
 800431a:	d867      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
 800431c:	2b00      	cmp	r3, #0
 800431e:	d05c      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x156>
 8004320:	2b10      	cmp	r3, #16
 8004322:	d05a      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004324:	e062      	b.n	80043ec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6818      	ldr	r0, [r3, #0]
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	6899      	ldr	r1, [r3, #8]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	f000 fc37 	bl	8004ba8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004348:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	609a      	str	r2, [r3, #8]
      break;
 8004352:	e04e      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6818      	ldr	r0, [r3, #0]
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	6899      	ldr	r1, [r3, #8]
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	f000 fc20 	bl	8004ba8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689a      	ldr	r2, [r3, #8]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004376:	609a      	str	r2, [r3, #8]
      break;
 8004378:	e03b      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6818      	ldr	r0, [r3, #0]
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	6859      	ldr	r1, [r3, #4]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	461a      	mov	r2, r3
 8004388:	f000 fae4 	bl	8004954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2150      	movs	r1, #80	; 0x50
 8004392:	4618      	mov	r0, r3
 8004394:	f000 fbee 	bl	8004b74 <TIM_ITRx_SetConfig>
      break;
 8004398:	e02b      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	6859      	ldr	r1, [r3, #4]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	461a      	mov	r2, r3
 80043a8:	f000 fb3e 	bl	8004a28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2160      	movs	r1, #96	; 0x60
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fbde 	bl	8004b74 <TIM_ITRx_SetConfig>
      break;
 80043b8:	e01b      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6818      	ldr	r0, [r3, #0]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	6859      	ldr	r1, [r3, #4]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	461a      	mov	r2, r3
 80043c8:	f000 fac4 	bl	8004954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2140      	movs	r1, #64	; 0x40
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fbce 	bl	8004b74 <TIM_ITRx_SetConfig>
      break;
 80043d8:	e00b      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4619      	mov	r1, r3
 80043e4:	4610      	mov	r0, r2
 80043e6:	f000 fbc5 	bl	8004b74 <TIM_ITRx_SetConfig>
        break;
 80043ea:	e002      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80043ec:	bf00      	nop
 80043ee:	e000      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80043f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004416:	2300      	movs	r3, #0
 8004418:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b0c      	cmp	r3, #12
 800441e:	d831      	bhi.n	8004484 <HAL_TIM_ReadCapturedValue+0x78>
 8004420:	a201      	add	r2, pc, #4	; (adr r2, 8004428 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004426:	bf00      	nop
 8004428:	0800445d 	.word	0x0800445d
 800442c:	08004485 	.word	0x08004485
 8004430:	08004485 	.word	0x08004485
 8004434:	08004485 	.word	0x08004485
 8004438:	08004467 	.word	0x08004467
 800443c:	08004485 	.word	0x08004485
 8004440:	08004485 	.word	0x08004485
 8004444:	08004485 	.word	0x08004485
 8004448:	08004471 	.word	0x08004471
 800444c:	08004485 	.word	0x08004485
 8004450:	08004485 	.word	0x08004485
 8004454:	08004485 	.word	0x08004485
 8004458:	0800447b 	.word	0x0800447b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004462:	60fb      	str	r3, [r7, #12]

      break;
 8004464:	e00f      	b.n	8004486 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	60fb      	str	r3, [r7, #12]

      break;
 800446e:	e00a      	b.n	8004486 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004476:	60fb      	str	r3, [r7, #12]

      break;
 8004478:	e005      	b.n	8004486 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004480:	60fb      	str	r3, [r7, #12]

      break;
 8004482:	e000      	b.n	8004486 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004484:	bf00      	nop
  }

  return tmpreg;
 8004486:	68fb      	ldr	r3, [r7, #12]
}
 8004488:	4618      	mov	r0, r3
 800448a:	3714      	adds	r7, #20
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop

08004494 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bc80      	pop	{r7}
 80044a4:	4770      	bx	lr

080044a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b083      	sub	sp, #12
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bc80      	pop	{r7}
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc80      	pop	{r7}
 80044c8:	4770      	bx	lr
	...

080044cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a29      	ldr	r2, [pc, #164]	; (8004584 <TIM_Base_SetConfig+0xb8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d00b      	beq.n	80044fc <TIM_Base_SetConfig+0x30>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ea:	d007      	beq.n	80044fc <TIM_Base_SetConfig+0x30>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a26      	ldr	r2, [pc, #152]	; (8004588 <TIM_Base_SetConfig+0xbc>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d003      	beq.n	80044fc <TIM_Base_SetConfig+0x30>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a25      	ldr	r2, [pc, #148]	; (800458c <TIM_Base_SetConfig+0xc0>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d108      	bne.n	800450e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	4313      	orrs	r3, r2
 800450c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a1c      	ldr	r2, [pc, #112]	; (8004584 <TIM_Base_SetConfig+0xb8>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00b      	beq.n	800452e <TIM_Base_SetConfig+0x62>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800451c:	d007      	beq.n	800452e <TIM_Base_SetConfig+0x62>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a19      	ldr	r2, [pc, #100]	; (8004588 <TIM_Base_SetConfig+0xbc>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d003      	beq.n	800452e <TIM_Base_SetConfig+0x62>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a18      	ldr	r2, [pc, #96]	; (800458c <TIM_Base_SetConfig+0xc0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d108      	bne.n	8004540 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004534:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	4313      	orrs	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	4313      	orrs	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	689a      	ldr	r2, [r3, #8]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a07      	ldr	r2, [pc, #28]	; (8004584 <TIM_Base_SetConfig+0xb8>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d103      	bne.n	8004574 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	691a      	ldr	r2, [r3, #16]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	615a      	str	r2, [r3, #20]
}
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	bc80      	pop	{r7}
 8004582:	4770      	bx	lr
 8004584:	40012c00 	.word	0x40012c00
 8004588:	40000400 	.word	0x40000400
 800458c:	40000800 	.word	0x40000800

08004590 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004590:	b480      	push	{r7}
 8004592:	b087      	sub	sp, #28
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	f023 0201 	bic.w	r2, r3, #1
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0303 	bic.w	r3, r3, #3
 80045c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f023 0302 	bic.w	r3, r3, #2
 80045d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a1c      	ldr	r2, [pc, #112]	; (8004658 <TIM_OC1_SetConfig+0xc8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d10c      	bne.n	8004606 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f023 0308 	bic.w	r3, r3, #8
 80045f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f023 0304 	bic.w	r3, r3, #4
 8004604:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a13      	ldr	r2, [pc, #76]	; (8004658 <TIM_OC1_SetConfig+0xc8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d111      	bne.n	8004632 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004614:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800461c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	4313      	orrs	r3, r2
 8004626:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4313      	orrs	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	685a      	ldr	r2, [r3, #4]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	621a      	str	r2, [r3, #32]
}
 800464c:	bf00      	nop
 800464e:	371c      	adds	r7, #28
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	40012c00 	.word	0x40012c00

0800465c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800465c:	b480      	push	{r7}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	f023 0210 	bic.w	r2, r3, #16
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800468a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004692:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	021b      	lsls	r3, r3, #8
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	4313      	orrs	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f023 0320 	bic.w	r3, r3, #32
 80046a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	011b      	lsls	r3, r3, #4
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a1d      	ldr	r2, [pc, #116]	; (800472c <TIM_OC2_SetConfig+0xd0>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d10d      	bne.n	80046d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a14      	ldr	r2, [pc, #80]	; (800472c <TIM_OC2_SetConfig+0xd0>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d113      	bne.n	8004708 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685a      	ldr	r2, [r3, #4]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	621a      	str	r2, [r3, #32]
}
 8004722:	bf00      	nop
 8004724:	371c      	adds	r7, #28
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr
 800472c:	40012c00 	.word	0x40012c00

08004730 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004730:	b480      	push	{r7}
 8004732:	b087      	sub	sp, #28
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69db      	ldr	r3, [r3, #28]
 8004756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800475e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f023 0303 	bic.w	r3, r3, #3
 8004766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004778:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	021b      	lsls	r3, r3, #8
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	4313      	orrs	r3, r2
 8004784:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a1d      	ldr	r2, [pc, #116]	; (8004800 <TIM_OC3_SetConfig+0xd0>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d10d      	bne.n	80047aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004794:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	021b      	lsls	r3, r3, #8
 800479c:	697a      	ldr	r2, [r7, #20]
 800479e:	4313      	orrs	r3, r2
 80047a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a14      	ldr	r2, [pc, #80]	; (8004800 <TIM_OC3_SetConfig+0xd0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d113      	bne.n	80047da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	011b      	lsls	r3, r3, #4
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	621a      	str	r2, [r3, #32]
}
 80047f4:	bf00      	nop
 80047f6:	371c      	adds	r7, #28
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bc80      	pop	{r7}
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40012c00 	.word	0x40012c00

08004804 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004804:	b480      	push	{r7}
 8004806:	b087      	sub	sp, #28
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800483a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	021b      	lsls	r3, r3, #8
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	4313      	orrs	r3, r2
 8004846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800484e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	031b      	lsls	r3, r3, #12
 8004856:	693a      	ldr	r2, [r7, #16]
 8004858:	4313      	orrs	r3, r2
 800485a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a0f      	ldr	r2, [pc, #60]	; (800489c <TIM_OC4_SetConfig+0x98>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d109      	bne.n	8004878 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800486a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	019b      	lsls	r3, r3, #6
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4313      	orrs	r3, r2
 8004876:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	621a      	str	r2, [r3, #32]
}
 8004892:	bf00      	nop
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	bc80      	pop	{r7}
 800489a:	4770      	bx	lr
 800489c:	40012c00 	.word	0x40012c00

080048a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b087      	sub	sp, #28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	f023 0201 	bic.w	r2, r3, #1
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	4a1f      	ldr	r2, [pc, #124]	; (8004948 <TIM_TI1_SetConfig+0xa8>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d00b      	beq.n	80048e6 <TIM_TI1_SetConfig+0x46>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d4:	d007      	beq.n	80048e6 <TIM_TI1_SetConfig+0x46>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4a1c      	ldr	r2, [pc, #112]	; (800494c <TIM_TI1_SetConfig+0xac>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d003      	beq.n	80048e6 <TIM_TI1_SetConfig+0x46>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	4a1b      	ldr	r2, [pc, #108]	; (8004950 <TIM_TI1_SetConfig+0xb0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d101      	bne.n	80048ea <TIM_TI1_SetConfig+0x4a>
 80048e6:	2301      	movs	r3, #1
 80048e8:	e000      	b.n	80048ec <TIM_TI1_SetConfig+0x4c>
 80048ea:	2300      	movs	r3, #0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d008      	beq.n	8004902 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f023 0303 	bic.w	r3, r3, #3
 80048f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	e003      	b.n	800490a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004910:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	b2db      	uxtb	r3, r3
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	4313      	orrs	r3, r2
 800491c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	f023 030a 	bic.w	r3, r3, #10
 8004924:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	f003 030a 	and.w	r3, r3, #10
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	4313      	orrs	r3, r2
 8004930:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	697a      	ldr	r2, [r7, #20]
 8004936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	621a      	str	r2, [r3, #32]
}
 800493e:	bf00      	nop
 8004940:	371c      	adds	r7, #28
 8004942:	46bd      	mov	sp, r7
 8004944:	bc80      	pop	{r7}
 8004946:	4770      	bx	lr
 8004948:	40012c00 	.word	0x40012c00
 800494c:	40000400 	.word	0x40000400
 8004950:	40000800 	.word	0x40000800

08004954 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a1b      	ldr	r3, [r3, #32]
 8004964:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	f023 0201 	bic.w	r2, r3, #1
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800497e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	011b      	lsls	r3, r3, #4
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	4313      	orrs	r3, r2
 8004988:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f023 030a 	bic.w	r3, r3, #10
 8004990:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	4313      	orrs	r3, r2
 8004998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	621a      	str	r2, [r3, #32]
}
 80049a6:	bf00      	nop
 80049a8:	371c      	adds	r7, #28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bc80      	pop	{r7}
 80049ae:	4770      	bx	lr

080049b0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b087      	sub	sp, #28
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	607a      	str	r2, [r7, #4]
 80049bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	f023 0210 	bic.w	r2, r3, #16
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	021b      	lsls	r3, r3, #8
 80049e2:	697a      	ldr	r2, [r7, #20]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	031b      	lsls	r3, r3, #12
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a02:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	011b      	lsls	r3, r3, #4
 8004a08:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	621a      	str	r2, [r3, #32]
}
 8004a1e:	bf00      	nop
 8004a20:	371c      	adds	r7, #28
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bc80      	pop	{r7}
 8004a26:	4770      	bx	lr

08004a28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	f023 0210 	bic.w	r2, r3, #16
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a52:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	031b      	lsls	r3, r3, #12
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a64:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	011b      	lsls	r3, r3, #4
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	621a      	str	r2, [r3, #32]
}
 8004a7c:	bf00      	nop
 8004a7e:	371c      	adds	r7, #28
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	4770      	bx	lr

08004a86 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b087      	sub	sp, #28
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	607a      	str	r2, [r7, #4]
 8004a92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f023 0303 	bic.w	r3, r3, #3
 8004ab2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ac2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ad6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	021b      	lsls	r3, r3, #8
 8004adc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b28:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	021b      	lsls	r3, r3, #8
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b3a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	031b      	lsls	r3, r3, #12
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b4e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	031b      	lsls	r3, r3, #12
 8004b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b58:	693a      	ldr	r2, [r7, #16]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	621a      	str	r2, [r3, #32]
}
 8004b6a:	bf00      	nop
 8004b6c:	371c      	adds	r7, #28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr

08004b74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	f043 0307 	orr.w	r3, r3, #7
 8004b96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	609a      	str	r2, [r3, #8]
}
 8004b9e:	bf00      	nop
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr

08004ba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	021a      	lsls	r2, r3, #8
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	697a      	ldr	r2, [r7, #20]
 8004bda:	609a      	str	r2, [r3, #8]
}
 8004bdc:	bf00      	nop
 8004bde:	371c      	adds	r7, #28
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bc80      	pop	{r7}
 8004be4:	4770      	bx	lr

08004be6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b087      	sub	sp, #28
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	60f8      	str	r0, [r7, #12]
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	f003 031f 	and.w	r3, r3, #31
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a1a      	ldr	r2, [r3, #32]
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	43db      	mvns	r3, r3
 8004c08:	401a      	ands	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6a1a      	ldr	r2, [r3, #32]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	f003 031f 	and.w	r3, r3, #31
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	621a      	str	r2, [r3, #32]
}
 8004c24:	bf00      	nop
 8004c26:	371c      	adds	r7, #28
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bc80      	pop	{r7}
 8004c2c:	4770      	bx	lr
	...

08004c30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d101      	bne.n	8004c48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c44:	2302      	movs	r3, #2
 8004c46:	e046      	b.n	8004cd6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a16      	ldr	r2, [pc, #88]	; (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d00e      	beq.n	8004caa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c94:	d009      	beq.n	8004caa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a12      	ldr	r2, [pc, #72]	; (8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d004      	beq.n	8004caa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a10      	ldr	r2, [pc, #64]	; (8004ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d10c      	bne.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3714      	adds	r7, #20
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bc80      	pop	{r7}
 8004cde:	4770      	bx	lr
 8004ce0:	40012c00 	.word	0x40012c00
 8004ce4:	40000400 	.word	0x40000400
 8004ce8:	40000800 	.word	0x40000800

08004cec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cf4:	bf00      	nop
 8004cf6:	370c      	adds	r7, #12
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bc80      	pop	{r7}
 8004cfc:	4770      	bx	lr

08004cfe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr

08004d10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e03f      	b.n	8004da2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d106      	bne.n	8004d3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f7fd fcdc 	bl	80026f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2224      	movs	r2, #36	; 0x24
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68da      	ldr	r2, [r3, #12]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 fc85 	bl	8005664 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	691a      	ldr	r2, [r3, #16]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	695a      	ldr	r2, [r3, #20]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68da      	ldr	r2, [r3, #12]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3708      	adds	r7, #8
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b08a      	sub	sp, #40	; 0x28
 8004dae:	af02      	add	r7, sp, #8
 8004db0:	60f8      	str	r0, [r7, #12]
 8004db2:	60b9      	str	r1, [r7, #8]
 8004db4:	603b      	str	r3, [r7, #0]
 8004db6:	4613      	mov	r3, r2
 8004db8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b20      	cmp	r3, #32
 8004dc8:	d17c      	bne.n	8004ec4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <HAL_UART_Transmit+0x2c>
 8004dd0:	88fb      	ldrh	r3, [r7, #6]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e075      	b.n	8004ec6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_UART_Transmit+0x3e>
 8004de4:	2302      	movs	r3, #2
 8004de6:	e06e      	b.n	8004ec6 <HAL_UART_Transmit+0x11c>
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2221      	movs	r2, #33	; 0x21
 8004dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dfe:	f7fd fd4b 	bl	8002898 <HAL_GetTick>
 8004e02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	88fa      	ldrh	r2, [r7, #6]
 8004e08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	88fa      	ldrh	r2, [r7, #6]
 8004e0e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e18:	d108      	bne.n	8004e2c <HAL_UART_Transmit+0x82>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d104      	bne.n	8004e2c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	61bb      	str	r3, [r7, #24]
 8004e2a:	e003      	b.n	8004e34 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e30:	2300      	movs	r3, #0
 8004e32:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004e3c:	e02a      	b.n	8004e94 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2200      	movs	r2, #0
 8004e46:	2180      	movs	r1, #128	; 0x80
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fa38 	bl	80052be <UART_WaitOnFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e036      	b.n	8004ec6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10b      	bne.n	8004e76 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	881b      	ldrh	r3, [r3, #0]
 8004e62:	461a      	mov	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	3302      	adds	r3, #2
 8004e72:	61bb      	str	r3, [r7, #24]
 8004e74:	e007      	b.n	8004e86 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	781a      	ldrb	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	3301      	adds	r3, #1
 8004e84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	b29a      	uxth	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1cf      	bne.n	8004e3e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	2140      	movs	r1, #64	; 0x40
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 fa08 	bl	80052be <UART_WaitOnFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e006      	b.n	8004ec6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	e000      	b.n	8004ec6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004ec4:	2302      	movs	r3, #2
  }
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3720      	adds	r7, #32
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b084      	sub	sp, #16
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	60f8      	str	r0, [r7, #12]
 8004ed6:	60b9      	str	r1, [r7, #8]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b20      	cmp	r3, #32
 8004ee6:	d11d      	bne.n	8004f24 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <HAL_UART_Receive_IT+0x26>
 8004eee:	88fb      	ldrh	r3, [r7, #6]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e016      	b.n	8004f26 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d101      	bne.n	8004f06 <HAL_UART_Receive_IT+0x38>
 8004f02:	2302      	movs	r3, #2
 8004f04:	e00f      	b.n	8004f26 <HAL_UART_Receive_IT+0x58>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004f14:	88fb      	ldrh	r3, [r7, #6]
 8004f16:	461a      	mov	r2, r3
 8004f18:	68b9      	ldr	r1, [r7, #8]
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 fa19 	bl	8005352 <UART_Start_Receive_IT>
 8004f20:	4603      	mov	r3, r0
 8004f22:	e000      	b.n	8004f26 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b08a      	sub	sp, #40	; 0x28
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10d      	bne.n	8004f82 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	f003 0320 	and.w	r3, r3, #32
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d008      	beq.n	8004f82 <HAL_UART_IRQHandler+0x52>
 8004f70:	6a3b      	ldr	r3, [r7, #32]
 8004f72:	f003 0320 	and.w	r3, r3, #32
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 fac9 	bl	8005512 <UART_Receive_IT>
      return;
 8004f80:	e17b      	b.n	800527a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	f000 80b1 	beq.w	80050ec <HAL_UART_IRQHandler+0x1bc>
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	f003 0301 	and.w	r3, r3, #1
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d105      	bne.n	8004fa0 <HAL_UART_IRQHandler+0x70>
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 80a6 	beq.w	80050ec <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00a      	beq.n	8004fc0 <HAL_UART_IRQHandler+0x90>
 8004faa:	6a3b      	ldr	r3, [r7, #32]
 8004fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb8:	f043 0201 	orr.w	r2, r3, #1
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc2:	f003 0304 	and.w	r3, r3, #4
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_UART_IRQHandler+0xb0>
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d005      	beq.n	8004fe0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd8:	f043 0202 	orr.w	r2, r3, #2
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00a      	beq.n	8005000 <HAL_UART_IRQHandler+0xd0>
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d005      	beq.n	8005000 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff8:	f043 0204 	orr.w	r2, r3, #4
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00f      	beq.n	800502a <HAL_UART_IRQHandler+0xfa>
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	f003 0320 	and.w	r3, r3, #32
 8005010:	2b00      	cmp	r3, #0
 8005012:	d104      	bne.n	800501e <HAL_UART_IRQHandler+0xee>
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b00      	cmp	r3, #0
 800501c:	d005      	beq.n	800502a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005022:	f043 0208 	orr.w	r2, r3, #8
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 811e 	beq.w	8005270 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005036:	f003 0320 	and.w	r3, r3, #32
 800503a:	2b00      	cmp	r3, #0
 800503c:	d007      	beq.n	800504e <HAL_UART_IRQHandler+0x11e>
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	f003 0320 	and.w	r3, r3, #32
 8005044:	2b00      	cmp	r3, #0
 8005046:	d002      	beq.n	800504e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa62 	bl	8005512 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005058:	2b00      	cmp	r3, #0
 800505a:	bf14      	ite	ne
 800505c:	2301      	movne	r3, #1
 800505e:	2300      	moveq	r3, #0
 8005060:	b2db      	uxtb	r3, r3
 8005062:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005068:	f003 0308 	and.w	r3, r3, #8
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <HAL_UART_IRQHandler+0x146>
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d031      	beq.n	80050da <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f9a4 	bl	80053c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005086:	2b00      	cmp	r3, #0
 8005088:	d023      	beq.n	80050d2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	695a      	ldr	r2, [r3, #20]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005098:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d013      	beq.n	80050ca <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050a6:	4a76      	ldr	r2, [pc, #472]	; (8005280 <HAL_UART_IRQHandler+0x350>)
 80050a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fd fd68 	bl	8002b84 <HAL_DMA_Abort_IT>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d016      	beq.n	80050e8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80050c4:	4610      	mov	r0, r2
 80050c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050c8:	e00e      	b.n	80050e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 f8e3 	bl	8005296 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d0:	e00a      	b.n	80050e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f8df 	bl	8005296 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d8:	e006      	b.n	80050e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f8db 	bl	8005296 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80050e6:	e0c3      	b.n	8005270 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050e8:	bf00      	nop
    return;
 80050ea:	e0c1      	b.n	8005270 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	f040 80a1 	bne.w	8005238 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80050f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f8:	f003 0310 	and.w	r3, r3, #16
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	f000 809b 	beq.w	8005238 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005102:	6a3b      	ldr	r3, [r7, #32]
 8005104:	f003 0310 	and.w	r3, r3, #16
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 8095 	beq.w	8005238 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800510e:	2300      	movs	r3, #0
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	60fb      	str	r3, [r7, #12]
 8005122:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800512e:	2b00      	cmp	r3, #0
 8005130:	d04e      	beq.n	80051d0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800513c:	8a3b      	ldrh	r3, [r7, #16]
 800513e:	2b00      	cmp	r3, #0
 8005140:	f000 8098 	beq.w	8005274 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005148:	8a3a      	ldrh	r2, [r7, #16]
 800514a:	429a      	cmp	r2, r3
 800514c:	f080 8092 	bcs.w	8005274 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	8a3a      	ldrh	r2, [r7, #16]
 8005154:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	2b20      	cmp	r3, #32
 800515e:	d02b      	beq.n	80051b8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800516e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	695a      	ldr	r2, [r3, #20]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0201 	bic.w	r2, r2, #1
 800517e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	695a      	ldr	r2, [r3, #20]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800518e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2220      	movs	r2, #32
 8005194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68da      	ldr	r2, [r3, #12]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0210 	bic.w	r2, r2, #16
 80051ac:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7fd fcab 	bl	8002b0e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	4619      	mov	r1, r3
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f86d 	bl	80052a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80051ce:	e051      	b.n	8005274 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051d8:	b29b      	uxth	r3, r3
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d047      	beq.n	8005278 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80051e8:	8a7b      	ldrh	r3, [r7, #18]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d044      	beq.n	8005278 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68da      	ldr	r2, [r3, #12]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80051fc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695a      	ldr	r2, [r3, #20]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 0201 	bic.w	r2, r2, #1
 800520c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2220      	movs	r2, #32
 8005212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0210 	bic.w	r2, r2, #16
 800522a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800522c:	8a7b      	ldrh	r3, [r7, #18]
 800522e:	4619      	mov	r1, r3
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 f839 	bl	80052a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005236:	e01f      	b.n	8005278 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800523e:	2b00      	cmp	r3, #0
 8005240:	d008      	beq.n	8005254 <HAL_UART_IRQHandler+0x324>
 8005242:	6a3b      	ldr	r3, [r7, #32]
 8005244:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f000 f8f9 	bl	8005444 <UART_Transmit_IT>
    return;
 8005252:	e012      	b.n	800527a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00d      	beq.n	800527a <HAL_UART_IRQHandler+0x34a>
 800525e:	6a3b      	ldr	r3, [r7, #32]
 8005260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005264:	2b00      	cmp	r3, #0
 8005266:	d008      	beq.n	800527a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f000 f93a 	bl	80054e2 <UART_EndTransmit_IT>
    return;
 800526e:	e004      	b.n	800527a <HAL_UART_IRQHandler+0x34a>
    return;
 8005270:	bf00      	nop
 8005272:	e002      	b.n	800527a <HAL_UART_IRQHandler+0x34a>
      return;
 8005274:	bf00      	nop
 8005276:	e000      	b.n	800527a <HAL_UART_IRQHandler+0x34a>
      return;
 8005278:	bf00      	nop
  }
}
 800527a:	3728      	adds	r7, #40	; 0x28
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	0800541d 	.word	0x0800541d

08005284 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800528c:	bf00      	nop
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	bc80      	pop	{r7}
 8005294:	4770      	bx	lr

08005296 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005296:	b480      	push	{r7}
 8005298:	b083      	sub	sp, #12
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800529e:	bf00      	nop
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bc80      	pop	{r7}
 80052a6:	4770      	bx	lr

080052a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr

080052be <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b084      	sub	sp, #16
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	60f8      	str	r0, [r7, #12]
 80052c6:	60b9      	str	r1, [r7, #8]
 80052c8:	603b      	str	r3, [r7, #0]
 80052ca:	4613      	mov	r3, r2
 80052cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052ce:	e02c      	b.n	800532a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d6:	d028      	beq.n	800532a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d007      	beq.n	80052ee <UART_WaitOnFlagUntilTimeout+0x30>
 80052de:	f7fd fadb 	bl	8002898 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	69ba      	ldr	r2, [r7, #24]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d21d      	bcs.n	800532a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68da      	ldr	r2, [r3, #12]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80052fc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	695a      	ldr	r2, [r3, #20]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f022 0201 	bic.w	r2, r2, #1
 800530c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2220      	movs	r2, #32
 8005312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2220      	movs	r2, #32
 800531a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e00f      	b.n	800534a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	4013      	ands	r3, r2
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	429a      	cmp	r2, r3
 8005338:	bf0c      	ite	eq
 800533a:	2301      	moveq	r3, #1
 800533c:	2300      	movne	r3, #0
 800533e:	b2db      	uxtb	r3, r3
 8005340:	461a      	mov	r2, r3
 8005342:	79fb      	ldrb	r3, [r7, #7]
 8005344:	429a      	cmp	r2, r3
 8005346:	d0c3      	beq.n	80052d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005352:	b480      	push	{r7}
 8005354:	b085      	sub	sp, #20
 8005356:	af00      	add	r7, sp, #0
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	4613      	mov	r3, r2
 800535e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	88fa      	ldrh	r2, [r7, #6]
 800536a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	88fa      	ldrh	r2, [r7, #6]
 8005370:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2222      	movs	r2, #34	; 0x22
 800537c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68da      	ldr	r2, [r3, #12]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005396:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695a      	ldr	r2, [r3, #20]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0201 	orr.w	r2, r2, #1
 80053a6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68da      	ldr	r2, [r3, #12]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0220 	orr.w	r2, r2, #32
 80053b6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr

080053c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68da      	ldr	r2, [r3, #12]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80053da:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	695a      	ldr	r2, [r3, #20]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f022 0201 	bic.w	r2, r2, #1
 80053ea:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d107      	bne.n	8005404 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0210 	bic.w	r2, r2, #16
 8005402:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	bc80      	pop	{r7}
 800541a:	4770      	bx	lr

0800541c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005428:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f7ff ff2d 	bl	8005296 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800543c:	bf00      	nop
 800543e:	3710      	adds	r7, #16
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b21      	cmp	r3, #33	; 0x21
 8005456:	d13e      	bne.n	80054d6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005460:	d114      	bne.n	800548c <UART_Transmit_IT+0x48>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d110      	bne.n	800548c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	881b      	ldrh	r3, [r3, #0]
 8005474:	461a      	mov	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800547e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a1b      	ldr	r3, [r3, #32]
 8005484:	1c9a      	adds	r2, r3, #2
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	621a      	str	r2, [r3, #32]
 800548a:	e008      	b.n	800549e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	1c59      	adds	r1, r3, #1
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6211      	str	r1, [r2, #32]
 8005496:	781a      	ldrb	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	3b01      	subs	r3, #1
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	4619      	mov	r1, r3
 80054ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10f      	bne.n	80054d2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68da      	ldr	r2, [r3, #12]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68da      	ldr	r2, [r3, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80054d2:	2300      	movs	r3, #0
 80054d4:	e000      	b.n	80054d8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80054d6:	2302      	movs	r3, #2
  }
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	bc80      	pop	{r7}
 80054e0:	4770      	bx	lr

080054e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b082      	sub	sp, #8
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2220      	movs	r2, #32
 80054fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7ff febe 	bl	8005284 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	3708      	adds	r7, #8
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005512:	b580      	push	{r7, lr}
 8005514:	b086      	sub	sp, #24
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005520:	b2db      	uxtb	r3, r3
 8005522:	2b22      	cmp	r3, #34	; 0x22
 8005524:	f040 8099 	bne.w	800565a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005530:	d117      	bne.n	8005562 <UART_Receive_IT+0x50>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d113      	bne.n	8005562 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005542:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	b29b      	uxth	r3, r3
 800554c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005550:	b29a      	uxth	r2, r3
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555a:	1c9a      	adds	r2, r3, #2
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	629a      	str	r2, [r3, #40]	; 0x28
 8005560:	e026      	b.n	80055b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005566:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005568:	2300      	movs	r3, #0
 800556a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005574:	d007      	beq.n	8005586 <UART_Receive_IT+0x74>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10a      	bne.n	8005594 <UART_Receive_IT+0x82>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d106      	bne.n	8005594 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	b2da      	uxtb	r2, r3
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	701a      	strb	r2, [r3, #0]
 8005592:	e008      	b.n	80055a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	b2db      	uxtb	r3, r3
 800559c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055aa:	1c5a      	adds	r2, r3, #1
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	3b01      	subs	r3, #1
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	4619      	mov	r1, r3
 80055be:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d148      	bne.n	8005656 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f022 0220 	bic.w	r2, r2, #32
 80055d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68da      	ldr	r2, [r3, #12]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	695a      	ldr	r2, [r3, #20]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f022 0201 	bic.w	r2, r2, #1
 80055f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2220      	movs	r2, #32
 80055f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005600:	2b01      	cmp	r3, #1
 8005602:	d123      	bne.n	800564c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 0210 	bic.w	r2, r2, #16
 8005618:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0310 	and.w	r3, r3, #16
 8005624:	2b10      	cmp	r3, #16
 8005626:	d10a      	bne.n	800563e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005628:	2300      	movs	r3, #0
 800562a:	60fb      	str	r3, [r7, #12]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	60fb      	str	r3, [r7, #12]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f7ff fe2f 	bl	80052a8 <HAL_UARTEx_RxEventCallback>
 800564a:	e002      	b.n	8005652 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f7fc fdbf 	bl	80021d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005652:	2300      	movs	r3, #0
 8005654:	e002      	b.n	800565c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005656:	2300      	movs	r3, #0
 8005658:	e000      	b.n	800565c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800565a:	2302      	movs	r3, #2
  }
}
 800565c:	4618      	mov	r0, r3
 800565e:	3718      	adds	r7, #24
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68da      	ldr	r2, [r3, #12]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689a      	ldr	r2, [r3, #8]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	4313      	orrs	r3, r2
 8005692:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800569e:	f023 030c 	bic.w	r3, r3, #12
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	6812      	ldr	r2, [r2, #0]
 80056a6:	68b9      	ldr	r1, [r7, #8]
 80056a8:	430b      	orrs	r3, r1
 80056aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	699a      	ldr	r2, [r3, #24]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	430a      	orrs	r2, r1
 80056c0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a2c      	ldr	r2, [pc, #176]	; (8005778 <UART_SetConfig+0x114>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d103      	bne.n	80056d4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80056cc:	f7fe f854 	bl	8003778 <HAL_RCC_GetPCLK2Freq>
 80056d0:	60f8      	str	r0, [r7, #12]
 80056d2:	e002      	b.n	80056da <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80056d4:	f7fe f83c 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 80056d8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	4613      	mov	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	009a      	lsls	r2, r3, #2
 80056e4:	441a      	add	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f0:	4a22      	ldr	r2, [pc, #136]	; (800577c <UART_SetConfig+0x118>)
 80056f2:	fba2 2303 	umull	r2, r3, r2, r3
 80056f6:	095b      	lsrs	r3, r3, #5
 80056f8:	0119      	lsls	r1, r3, #4
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4613      	mov	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	009a      	lsls	r2, r3, #2
 8005704:	441a      	add	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005710:	4b1a      	ldr	r3, [pc, #104]	; (800577c <UART_SetConfig+0x118>)
 8005712:	fba3 0302 	umull	r0, r3, r3, r2
 8005716:	095b      	lsrs	r3, r3, #5
 8005718:	2064      	movs	r0, #100	; 0x64
 800571a:	fb00 f303 	mul.w	r3, r0, r3
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	011b      	lsls	r3, r3, #4
 8005722:	3332      	adds	r3, #50	; 0x32
 8005724:	4a15      	ldr	r2, [pc, #84]	; (800577c <UART_SetConfig+0x118>)
 8005726:	fba2 2303 	umull	r2, r3, r2, r3
 800572a:	095b      	lsrs	r3, r3, #5
 800572c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005730:	4419      	add	r1, r3
 8005732:	68fa      	ldr	r2, [r7, #12]
 8005734:	4613      	mov	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4413      	add	r3, r2
 800573a:	009a      	lsls	r2, r3, #2
 800573c:	441a      	add	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	fbb2 f2f3 	udiv	r2, r2, r3
 8005748:	4b0c      	ldr	r3, [pc, #48]	; (800577c <UART_SetConfig+0x118>)
 800574a:	fba3 0302 	umull	r0, r3, r3, r2
 800574e:	095b      	lsrs	r3, r3, #5
 8005750:	2064      	movs	r0, #100	; 0x64
 8005752:	fb00 f303 	mul.w	r3, r0, r3
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	011b      	lsls	r3, r3, #4
 800575a:	3332      	adds	r3, #50	; 0x32
 800575c:	4a07      	ldr	r2, [pc, #28]	; (800577c <UART_SetConfig+0x118>)
 800575e:	fba2 2303 	umull	r2, r3, r2, r3
 8005762:	095b      	lsrs	r3, r3, #5
 8005764:	f003 020f 	and.w	r2, r3, #15
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	440a      	add	r2, r1
 800576e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005770:	bf00      	nop
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40013800 	.word	0x40013800
 800577c:	51eb851f 	.word	0x51eb851f

08005780 <__cvt>:
 8005780:	2b00      	cmp	r3, #0
 8005782:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005786:	461f      	mov	r7, r3
 8005788:	bfbb      	ittet	lt
 800578a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800578e:	461f      	movlt	r7, r3
 8005790:	2300      	movge	r3, #0
 8005792:	232d      	movlt	r3, #45	; 0x2d
 8005794:	b088      	sub	sp, #32
 8005796:	4614      	mov	r4, r2
 8005798:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800579a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800579c:	7013      	strb	r3, [r2, #0]
 800579e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80057a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80057a4:	f023 0820 	bic.w	r8, r3, #32
 80057a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80057ac:	d005      	beq.n	80057ba <__cvt+0x3a>
 80057ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80057b2:	d100      	bne.n	80057b6 <__cvt+0x36>
 80057b4:	3501      	adds	r5, #1
 80057b6:	2302      	movs	r3, #2
 80057b8:	e000      	b.n	80057bc <__cvt+0x3c>
 80057ba:	2303      	movs	r3, #3
 80057bc:	aa07      	add	r2, sp, #28
 80057be:	9204      	str	r2, [sp, #16]
 80057c0:	aa06      	add	r2, sp, #24
 80057c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80057c6:	e9cd 3500 	strd	r3, r5, [sp]
 80057ca:	4622      	mov	r2, r4
 80057cc:	463b      	mov	r3, r7
 80057ce:	f000 fe73 	bl	80064b8 <_dtoa_r>
 80057d2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80057d6:	4606      	mov	r6, r0
 80057d8:	d102      	bne.n	80057e0 <__cvt+0x60>
 80057da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80057dc:	07db      	lsls	r3, r3, #31
 80057de:	d522      	bpl.n	8005826 <__cvt+0xa6>
 80057e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80057e4:	eb06 0905 	add.w	r9, r6, r5
 80057e8:	d110      	bne.n	800580c <__cvt+0x8c>
 80057ea:	7833      	ldrb	r3, [r6, #0]
 80057ec:	2b30      	cmp	r3, #48	; 0x30
 80057ee:	d10a      	bne.n	8005806 <__cvt+0x86>
 80057f0:	2200      	movs	r2, #0
 80057f2:	2300      	movs	r3, #0
 80057f4:	4620      	mov	r0, r4
 80057f6:	4639      	mov	r1, r7
 80057f8:	f7fb f8d6 	bl	80009a8 <__aeabi_dcmpeq>
 80057fc:	b918      	cbnz	r0, 8005806 <__cvt+0x86>
 80057fe:	f1c5 0501 	rsb	r5, r5, #1
 8005802:	f8ca 5000 	str.w	r5, [sl]
 8005806:	f8da 3000 	ldr.w	r3, [sl]
 800580a:	4499      	add	r9, r3
 800580c:	2200      	movs	r2, #0
 800580e:	2300      	movs	r3, #0
 8005810:	4620      	mov	r0, r4
 8005812:	4639      	mov	r1, r7
 8005814:	f7fb f8c8 	bl	80009a8 <__aeabi_dcmpeq>
 8005818:	b108      	cbz	r0, 800581e <__cvt+0x9e>
 800581a:	f8cd 901c 	str.w	r9, [sp, #28]
 800581e:	2230      	movs	r2, #48	; 0x30
 8005820:	9b07      	ldr	r3, [sp, #28]
 8005822:	454b      	cmp	r3, r9
 8005824:	d307      	bcc.n	8005836 <__cvt+0xb6>
 8005826:	4630      	mov	r0, r6
 8005828:	9b07      	ldr	r3, [sp, #28]
 800582a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800582c:	1b9b      	subs	r3, r3, r6
 800582e:	6013      	str	r3, [r2, #0]
 8005830:	b008      	add	sp, #32
 8005832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005836:	1c59      	adds	r1, r3, #1
 8005838:	9107      	str	r1, [sp, #28]
 800583a:	701a      	strb	r2, [r3, #0]
 800583c:	e7f0      	b.n	8005820 <__cvt+0xa0>

0800583e <__exponent>:
 800583e:	4603      	mov	r3, r0
 8005840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005842:	2900      	cmp	r1, #0
 8005844:	f803 2b02 	strb.w	r2, [r3], #2
 8005848:	bfb6      	itet	lt
 800584a:	222d      	movlt	r2, #45	; 0x2d
 800584c:	222b      	movge	r2, #43	; 0x2b
 800584e:	4249      	neglt	r1, r1
 8005850:	2909      	cmp	r1, #9
 8005852:	7042      	strb	r2, [r0, #1]
 8005854:	dd2a      	ble.n	80058ac <__exponent+0x6e>
 8005856:	f10d 0207 	add.w	r2, sp, #7
 800585a:	4617      	mov	r7, r2
 800585c:	260a      	movs	r6, #10
 800585e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005862:	4694      	mov	ip, r2
 8005864:	fb06 1415 	mls	r4, r6, r5, r1
 8005868:	3430      	adds	r4, #48	; 0x30
 800586a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800586e:	460c      	mov	r4, r1
 8005870:	2c63      	cmp	r4, #99	; 0x63
 8005872:	4629      	mov	r1, r5
 8005874:	f102 32ff 	add.w	r2, r2, #4294967295
 8005878:	dcf1      	bgt.n	800585e <__exponent+0x20>
 800587a:	3130      	adds	r1, #48	; 0x30
 800587c:	f1ac 0402 	sub.w	r4, ip, #2
 8005880:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005884:	4622      	mov	r2, r4
 8005886:	1c41      	adds	r1, r0, #1
 8005888:	42ba      	cmp	r2, r7
 800588a:	d30a      	bcc.n	80058a2 <__exponent+0x64>
 800588c:	f10d 0209 	add.w	r2, sp, #9
 8005890:	eba2 020c 	sub.w	r2, r2, ip
 8005894:	42bc      	cmp	r4, r7
 8005896:	bf88      	it	hi
 8005898:	2200      	movhi	r2, #0
 800589a:	4413      	add	r3, r2
 800589c:	1a18      	subs	r0, r3, r0
 800589e:	b003      	add	sp, #12
 80058a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058a2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80058a6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80058aa:	e7ed      	b.n	8005888 <__exponent+0x4a>
 80058ac:	2330      	movs	r3, #48	; 0x30
 80058ae:	3130      	adds	r1, #48	; 0x30
 80058b0:	7083      	strb	r3, [r0, #2]
 80058b2:	70c1      	strb	r1, [r0, #3]
 80058b4:	1d03      	adds	r3, r0, #4
 80058b6:	e7f1      	b.n	800589c <__exponent+0x5e>

080058b8 <_printf_float>:
 80058b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058bc:	b091      	sub	sp, #68	; 0x44
 80058be:	460c      	mov	r4, r1
 80058c0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80058c4:	4616      	mov	r6, r2
 80058c6:	461f      	mov	r7, r3
 80058c8:	4605      	mov	r5, r0
 80058ca:	f000 fce5 	bl	8006298 <_localeconv_r>
 80058ce:	6803      	ldr	r3, [r0, #0]
 80058d0:	4618      	mov	r0, r3
 80058d2:	9309      	str	r3, [sp, #36]	; 0x24
 80058d4:	f7fa fc3c 	bl	8000150 <strlen>
 80058d8:	2300      	movs	r3, #0
 80058da:	930e      	str	r3, [sp, #56]	; 0x38
 80058dc:	f8d8 3000 	ldr.w	r3, [r8]
 80058e0:	900a      	str	r0, [sp, #40]	; 0x28
 80058e2:	3307      	adds	r3, #7
 80058e4:	f023 0307 	bic.w	r3, r3, #7
 80058e8:	f103 0208 	add.w	r2, r3, #8
 80058ec:	f894 9018 	ldrb.w	r9, [r4, #24]
 80058f0:	f8d4 b000 	ldr.w	fp, [r4]
 80058f4:	f8c8 2000 	str.w	r2, [r8]
 80058f8:	e9d3 a800 	ldrd	sl, r8, [r3]
 80058fc:	4652      	mov	r2, sl
 80058fe:	4643      	mov	r3, r8
 8005900:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005904:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005908:	930b      	str	r3, [sp, #44]	; 0x2c
 800590a:	f04f 32ff 	mov.w	r2, #4294967295
 800590e:	4650      	mov	r0, sl
 8005910:	4b9c      	ldr	r3, [pc, #624]	; (8005b84 <_printf_float+0x2cc>)
 8005912:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005914:	f7fb f87a 	bl	8000a0c <__aeabi_dcmpun>
 8005918:	bb70      	cbnz	r0, 8005978 <_printf_float+0xc0>
 800591a:	f04f 32ff 	mov.w	r2, #4294967295
 800591e:	4650      	mov	r0, sl
 8005920:	4b98      	ldr	r3, [pc, #608]	; (8005b84 <_printf_float+0x2cc>)
 8005922:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005924:	f7fb f854 	bl	80009d0 <__aeabi_dcmple>
 8005928:	bb30      	cbnz	r0, 8005978 <_printf_float+0xc0>
 800592a:	2200      	movs	r2, #0
 800592c:	2300      	movs	r3, #0
 800592e:	4650      	mov	r0, sl
 8005930:	4641      	mov	r1, r8
 8005932:	f7fb f843 	bl	80009bc <__aeabi_dcmplt>
 8005936:	b110      	cbz	r0, 800593e <_printf_float+0x86>
 8005938:	232d      	movs	r3, #45	; 0x2d
 800593a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800593e:	4a92      	ldr	r2, [pc, #584]	; (8005b88 <_printf_float+0x2d0>)
 8005940:	4b92      	ldr	r3, [pc, #584]	; (8005b8c <_printf_float+0x2d4>)
 8005942:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005946:	bf94      	ite	ls
 8005948:	4690      	movls	r8, r2
 800594a:	4698      	movhi	r8, r3
 800594c:	2303      	movs	r3, #3
 800594e:	f04f 0a00 	mov.w	sl, #0
 8005952:	6123      	str	r3, [r4, #16]
 8005954:	f02b 0304 	bic.w	r3, fp, #4
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	4633      	mov	r3, r6
 800595c:	4621      	mov	r1, r4
 800595e:	4628      	mov	r0, r5
 8005960:	9700      	str	r7, [sp, #0]
 8005962:	aa0f      	add	r2, sp, #60	; 0x3c
 8005964:	f000 f9d6 	bl	8005d14 <_printf_common>
 8005968:	3001      	adds	r0, #1
 800596a:	f040 8090 	bne.w	8005a8e <_printf_float+0x1d6>
 800596e:	f04f 30ff 	mov.w	r0, #4294967295
 8005972:	b011      	add	sp, #68	; 0x44
 8005974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005978:	4652      	mov	r2, sl
 800597a:	4643      	mov	r3, r8
 800597c:	4650      	mov	r0, sl
 800597e:	4641      	mov	r1, r8
 8005980:	f7fb f844 	bl	8000a0c <__aeabi_dcmpun>
 8005984:	b148      	cbz	r0, 800599a <_printf_float+0xe2>
 8005986:	f1b8 0f00 	cmp.w	r8, #0
 800598a:	bfb8      	it	lt
 800598c:	232d      	movlt	r3, #45	; 0x2d
 800598e:	4a80      	ldr	r2, [pc, #512]	; (8005b90 <_printf_float+0x2d8>)
 8005990:	bfb8      	it	lt
 8005992:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005996:	4b7f      	ldr	r3, [pc, #508]	; (8005b94 <_printf_float+0x2dc>)
 8005998:	e7d3      	b.n	8005942 <_printf_float+0x8a>
 800599a:	6863      	ldr	r3, [r4, #4]
 800599c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80059a0:	1c5a      	adds	r2, r3, #1
 80059a2:	d142      	bne.n	8005a2a <_printf_float+0x172>
 80059a4:	2306      	movs	r3, #6
 80059a6:	6063      	str	r3, [r4, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	9206      	str	r2, [sp, #24]
 80059ac:	aa0e      	add	r2, sp, #56	; 0x38
 80059ae:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80059b2:	aa0d      	add	r2, sp, #52	; 0x34
 80059b4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80059b8:	9203      	str	r2, [sp, #12]
 80059ba:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80059be:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80059c2:	6023      	str	r3, [r4, #0]
 80059c4:	6863      	ldr	r3, [r4, #4]
 80059c6:	4652      	mov	r2, sl
 80059c8:	9300      	str	r3, [sp, #0]
 80059ca:	4628      	mov	r0, r5
 80059cc:	4643      	mov	r3, r8
 80059ce:	910b      	str	r1, [sp, #44]	; 0x2c
 80059d0:	f7ff fed6 	bl	8005780 <__cvt>
 80059d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059d6:	4680      	mov	r8, r0
 80059d8:	2947      	cmp	r1, #71	; 0x47
 80059da:	990d      	ldr	r1, [sp, #52]	; 0x34
 80059dc:	d108      	bne.n	80059f0 <_printf_float+0x138>
 80059de:	1cc8      	adds	r0, r1, #3
 80059e0:	db02      	blt.n	80059e8 <_printf_float+0x130>
 80059e2:	6863      	ldr	r3, [r4, #4]
 80059e4:	4299      	cmp	r1, r3
 80059e6:	dd40      	ble.n	8005a6a <_printf_float+0x1b2>
 80059e8:	f1a9 0902 	sub.w	r9, r9, #2
 80059ec:	fa5f f989 	uxtb.w	r9, r9
 80059f0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80059f4:	d81f      	bhi.n	8005a36 <_printf_float+0x17e>
 80059f6:	464a      	mov	r2, r9
 80059f8:	3901      	subs	r1, #1
 80059fa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80059fe:	910d      	str	r1, [sp, #52]	; 0x34
 8005a00:	f7ff ff1d 	bl	800583e <__exponent>
 8005a04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a06:	4682      	mov	sl, r0
 8005a08:	1813      	adds	r3, r2, r0
 8005a0a:	2a01      	cmp	r2, #1
 8005a0c:	6123      	str	r3, [r4, #16]
 8005a0e:	dc02      	bgt.n	8005a16 <_printf_float+0x15e>
 8005a10:	6822      	ldr	r2, [r4, #0]
 8005a12:	07d2      	lsls	r2, r2, #31
 8005a14:	d501      	bpl.n	8005a1a <_printf_float+0x162>
 8005a16:	3301      	adds	r3, #1
 8005a18:	6123      	str	r3, [r4, #16]
 8005a1a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d09b      	beq.n	800595a <_printf_float+0xa2>
 8005a22:	232d      	movs	r3, #45	; 0x2d
 8005a24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a28:	e797      	b.n	800595a <_printf_float+0xa2>
 8005a2a:	2947      	cmp	r1, #71	; 0x47
 8005a2c:	d1bc      	bne.n	80059a8 <_printf_float+0xf0>
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1ba      	bne.n	80059a8 <_printf_float+0xf0>
 8005a32:	2301      	movs	r3, #1
 8005a34:	e7b7      	b.n	80059a6 <_printf_float+0xee>
 8005a36:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005a3a:	d118      	bne.n	8005a6e <_printf_float+0x1b6>
 8005a3c:	2900      	cmp	r1, #0
 8005a3e:	6863      	ldr	r3, [r4, #4]
 8005a40:	dd0b      	ble.n	8005a5a <_printf_float+0x1a2>
 8005a42:	6121      	str	r1, [r4, #16]
 8005a44:	b913      	cbnz	r3, 8005a4c <_printf_float+0x194>
 8005a46:	6822      	ldr	r2, [r4, #0]
 8005a48:	07d0      	lsls	r0, r2, #31
 8005a4a:	d502      	bpl.n	8005a52 <_printf_float+0x19a>
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	440b      	add	r3, r1
 8005a50:	6123      	str	r3, [r4, #16]
 8005a52:	f04f 0a00 	mov.w	sl, #0
 8005a56:	65a1      	str	r1, [r4, #88]	; 0x58
 8005a58:	e7df      	b.n	8005a1a <_printf_float+0x162>
 8005a5a:	b913      	cbnz	r3, 8005a62 <_printf_float+0x1aa>
 8005a5c:	6822      	ldr	r2, [r4, #0]
 8005a5e:	07d2      	lsls	r2, r2, #31
 8005a60:	d501      	bpl.n	8005a66 <_printf_float+0x1ae>
 8005a62:	3302      	adds	r3, #2
 8005a64:	e7f4      	b.n	8005a50 <_printf_float+0x198>
 8005a66:	2301      	movs	r3, #1
 8005a68:	e7f2      	b.n	8005a50 <_printf_float+0x198>
 8005a6a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005a6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a70:	4299      	cmp	r1, r3
 8005a72:	db05      	blt.n	8005a80 <_printf_float+0x1c8>
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	6121      	str	r1, [r4, #16]
 8005a78:	07d8      	lsls	r0, r3, #31
 8005a7a:	d5ea      	bpl.n	8005a52 <_printf_float+0x19a>
 8005a7c:	1c4b      	adds	r3, r1, #1
 8005a7e:	e7e7      	b.n	8005a50 <_printf_float+0x198>
 8005a80:	2900      	cmp	r1, #0
 8005a82:	bfcc      	ite	gt
 8005a84:	2201      	movgt	r2, #1
 8005a86:	f1c1 0202 	rsble	r2, r1, #2
 8005a8a:	4413      	add	r3, r2
 8005a8c:	e7e0      	b.n	8005a50 <_printf_float+0x198>
 8005a8e:	6823      	ldr	r3, [r4, #0]
 8005a90:	055a      	lsls	r2, r3, #21
 8005a92:	d407      	bmi.n	8005aa4 <_printf_float+0x1ec>
 8005a94:	6923      	ldr	r3, [r4, #16]
 8005a96:	4642      	mov	r2, r8
 8005a98:	4631      	mov	r1, r6
 8005a9a:	4628      	mov	r0, r5
 8005a9c:	47b8      	blx	r7
 8005a9e:	3001      	adds	r0, #1
 8005aa0:	d12b      	bne.n	8005afa <_printf_float+0x242>
 8005aa2:	e764      	b.n	800596e <_printf_float+0xb6>
 8005aa4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005aa8:	f240 80dd 	bls.w	8005c66 <_printf_float+0x3ae>
 8005aac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f7fa ff78 	bl	80009a8 <__aeabi_dcmpeq>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	d033      	beq.n	8005b24 <_printf_float+0x26c>
 8005abc:	2301      	movs	r3, #1
 8005abe:	4631      	mov	r1, r6
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	4a35      	ldr	r2, [pc, #212]	; (8005b98 <_printf_float+0x2e0>)
 8005ac4:	47b8      	blx	r7
 8005ac6:	3001      	adds	r0, #1
 8005ac8:	f43f af51 	beq.w	800596e <_printf_float+0xb6>
 8005acc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	db02      	blt.n	8005ada <_printf_float+0x222>
 8005ad4:	6823      	ldr	r3, [r4, #0]
 8005ad6:	07d8      	lsls	r0, r3, #31
 8005ad8:	d50f      	bpl.n	8005afa <_printf_float+0x242>
 8005ada:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ade:	4631      	mov	r1, r6
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	47b8      	blx	r7
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	f43f af42 	beq.w	800596e <_printf_float+0xb6>
 8005aea:	f04f 0800 	mov.w	r8, #0
 8005aee:	f104 091a 	add.w	r9, r4, #26
 8005af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005af4:	3b01      	subs	r3, #1
 8005af6:	4543      	cmp	r3, r8
 8005af8:	dc09      	bgt.n	8005b0e <_printf_float+0x256>
 8005afa:	6823      	ldr	r3, [r4, #0]
 8005afc:	079b      	lsls	r3, r3, #30
 8005afe:	f100 8104 	bmi.w	8005d0a <_printf_float+0x452>
 8005b02:	68e0      	ldr	r0, [r4, #12]
 8005b04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b06:	4298      	cmp	r0, r3
 8005b08:	bfb8      	it	lt
 8005b0a:	4618      	movlt	r0, r3
 8005b0c:	e731      	b.n	8005972 <_printf_float+0xba>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	464a      	mov	r2, r9
 8005b12:	4631      	mov	r1, r6
 8005b14:	4628      	mov	r0, r5
 8005b16:	47b8      	blx	r7
 8005b18:	3001      	adds	r0, #1
 8005b1a:	f43f af28 	beq.w	800596e <_printf_float+0xb6>
 8005b1e:	f108 0801 	add.w	r8, r8, #1
 8005b22:	e7e6      	b.n	8005af2 <_printf_float+0x23a>
 8005b24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	dc38      	bgt.n	8005b9c <_printf_float+0x2e4>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	4631      	mov	r1, r6
 8005b2e:	4628      	mov	r0, r5
 8005b30:	4a19      	ldr	r2, [pc, #100]	; (8005b98 <_printf_float+0x2e0>)
 8005b32:	47b8      	blx	r7
 8005b34:	3001      	adds	r0, #1
 8005b36:	f43f af1a 	beq.w	800596e <_printf_float+0xb6>
 8005b3a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	d102      	bne.n	8005b48 <_printf_float+0x290>
 8005b42:	6823      	ldr	r3, [r4, #0]
 8005b44:	07d9      	lsls	r1, r3, #31
 8005b46:	d5d8      	bpl.n	8005afa <_printf_float+0x242>
 8005b48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b4c:	4631      	mov	r1, r6
 8005b4e:	4628      	mov	r0, r5
 8005b50:	47b8      	blx	r7
 8005b52:	3001      	adds	r0, #1
 8005b54:	f43f af0b 	beq.w	800596e <_printf_float+0xb6>
 8005b58:	f04f 0900 	mov.w	r9, #0
 8005b5c:	f104 0a1a 	add.w	sl, r4, #26
 8005b60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b62:	425b      	negs	r3, r3
 8005b64:	454b      	cmp	r3, r9
 8005b66:	dc01      	bgt.n	8005b6c <_printf_float+0x2b4>
 8005b68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b6a:	e794      	b.n	8005a96 <_printf_float+0x1de>
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	4652      	mov	r2, sl
 8005b70:	4631      	mov	r1, r6
 8005b72:	4628      	mov	r0, r5
 8005b74:	47b8      	blx	r7
 8005b76:	3001      	adds	r0, #1
 8005b78:	f43f aef9 	beq.w	800596e <_printf_float+0xb6>
 8005b7c:	f109 0901 	add.w	r9, r9, #1
 8005b80:	e7ee      	b.n	8005b60 <_printf_float+0x2a8>
 8005b82:	bf00      	nop
 8005b84:	7fefffff 	.word	0x7fefffff
 8005b88:	080085cc 	.word	0x080085cc
 8005b8c:	080085d0 	.word	0x080085d0
 8005b90:	080085d4 	.word	0x080085d4
 8005b94:	080085d8 	.word	0x080085d8
 8005b98:	080085dc 	.word	0x080085dc
 8005b9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	bfa8      	it	ge
 8005ba4:	461a      	movge	r2, r3
 8005ba6:	2a00      	cmp	r2, #0
 8005ba8:	4691      	mov	r9, r2
 8005baa:	dc37      	bgt.n	8005c1c <_printf_float+0x364>
 8005bac:	f04f 0b00 	mov.w	fp, #0
 8005bb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bb4:	f104 021a 	add.w	r2, r4, #26
 8005bb8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005bbc:	ebaa 0309 	sub.w	r3, sl, r9
 8005bc0:	455b      	cmp	r3, fp
 8005bc2:	dc33      	bgt.n	8005c2c <_printf_float+0x374>
 8005bc4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	db3b      	blt.n	8005c44 <_printf_float+0x38c>
 8005bcc:	6823      	ldr	r3, [r4, #0]
 8005bce:	07da      	lsls	r2, r3, #31
 8005bd0:	d438      	bmi.n	8005c44 <_printf_float+0x38c>
 8005bd2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005bd6:	eba2 0903 	sub.w	r9, r2, r3
 8005bda:	eba2 020a 	sub.w	r2, r2, sl
 8005bde:	4591      	cmp	r9, r2
 8005be0:	bfa8      	it	ge
 8005be2:	4691      	movge	r9, r2
 8005be4:	f1b9 0f00 	cmp.w	r9, #0
 8005be8:	dc34      	bgt.n	8005c54 <_printf_float+0x39c>
 8005bea:	f04f 0800 	mov.w	r8, #0
 8005bee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bf2:	f104 0a1a 	add.w	sl, r4, #26
 8005bf6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005bfa:	1a9b      	subs	r3, r3, r2
 8005bfc:	eba3 0309 	sub.w	r3, r3, r9
 8005c00:	4543      	cmp	r3, r8
 8005c02:	f77f af7a 	ble.w	8005afa <_printf_float+0x242>
 8005c06:	2301      	movs	r3, #1
 8005c08:	4652      	mov	r2, sl
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	47b8      	blx	r7
 8005c10:	3001      	adds	r0, #1
 8005c12:	f43f aeac 	beq.w	800596e <_printf_float+0xb6>
 8005c16:	f108 0801 	add.w	r8, r8, #1
 8005c1a:	e7ec      	b.n	8005bf6 <_printf_float+0x33e>
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	4631      	mov	r1, r6
 8005c20:	4642      	mov	r2, r8
 8005c22:	4628      	mov	r0, r5
 8005c24:	47b8      	blx	r7
 8005c26:	3001      	adds	r0, #1
 8005c28:	d1c0      	bne.n	8005bac <_printf_float+0x2f4>
 8005c2a:	e6a0      	b.n	800596e <_printf_float+0xb6>
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	4631      	mov	r1, r6
 8005c30:	4628      	mov	r0, r5
 8005c32:	920b      	str	r2, [sp, #44]	; 0x2c
 8005c34:	47b8      	blx	r7
 8005c36:	3001      	adds	r0, #1
 8005c38:	f43f ae99 	beq.w	800596e <_printf_float+0xb6>
 8005c3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c3e:	f10b 0b01 	add.w	fp, fp, #1
 8005c42:	e7b9      	b.n	8005bb8 <_printf_float+0x300>
 8005c44:	4631      	mov	r1, r6
 8005c46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	47b8      	blx	r7
 8005c4e:	3001      	adds	r0, #1
 8005c50:	d1bf      	bne.n	8005bd2 <_printf_float+0x31a>
 8005c52:	e68c      	b.n	800596e <_printf_float+0xb6>
 8005c54:	464b      	mov	r3, r9
 8005c56:	4631      	mov	r1, r6
 8005c58:	4628      	mov	r0, r5
 8005c5a:	eb08 020a 	add.w	r2, r8, sl
 8005c5e:	47b8      	blx	r7
 8005c60:	3001      	adds	r0, #1
 8005c62:	d1c2      	bne.n	8005bea <_printf_float+0x332>
 8005c64:	e683      	b.n	800596e <_printf_float+0xb6>
 8005c66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c68:	2a01      	cmp	r2, #1
 8005c6a:	dc01      	bgt.n	8005c70 <_printf_float+0x3b8>
 8005c6c:	07db      	lsls	r3, r3, #31
 8005c6e:	d539      	bpl.n	8005ce4 <_printf_float+0x42c>
 8005c70:	2301      	movs	r3, #1
 8005c72:	4642      	mov	r2, r8
 8005c74:	4631      	mov	r1, r6
 8005c76:	4628      	mov	r0, r5
 8005c78:	47b8      	blx	r7
 8005c7a:	3001      	adds	r0, #1
 8005c7c:	f43f ae77 	beq.w	800596e <_printf_float+0xb6>
 8005c80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c84:	4631      	mov	r1, r6
 8005c86:	4628      	mov	r0, r5
 8005c88:	47b8      	blx	r7
 8005c8a:	3001      	adds	r0, #1
 8005c8c:	f43f ae6f 	beq.w	800596e <_printf_float+0xb6>
 8005c90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c94:	2200      	movs	r2, #0
 8005c96:	2300      	movs	r3, #0
 8005c98:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005c9c:	f7fa fe84 	bl	80009a8 <__aeabi_dcmpeq>
 8005ca0:	b9d8      	cbnz	r0, 8005cda <_printf_float+0x422>
 8005ca2:	f109 33ff 	add.w	r3, r9, #4294967295
 8005ca6:	f108 0201 	add.w	r2, r8, #1
 8005caa:	4631      	mov	r1, r6
 8005cac:	4628      	mov	r0, r5
 8005cae:	47b8      	blx	r7
 8005cb0:	3001      	adds	r0, #1
 8005cb2:	d10e      	bne.n	8005cd2 <_printf_float+0x41a>
 8005cb4:	e65b      	b.n	800596e <_printf_float+0xb6>
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	464a      	mov	r2, r9
 8005cba:	4631      	mov	r1, r6
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	47b8      	blx	r7
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	f43f ae54 	beq.w	800596e <_printf_float+0xb6>
 8005cc6:	f108 0801 	add.w	r8, r8, #1
 8005cca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	4543      	cmp	r3, r8
 8005cd0:	dcf1      	bgt.n	8005cb6 <_printf_float+0x3fe>
 8005cd2:	4653      	mov	r3, sl
 8005cd4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005cd8:	e6de      	b.n	8005a98 <_printf_float+0x1e0>
 8005cda:	f04f 0800 	mov.w	r8, #0
 8005cde:	f104 091a 	add.w	r9, r4, #26
 8005ce2:	e7f2      	b.n	8005cca <_printf_float+0x412>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	4642      	mov	r2, r8
 8005ce8:	e7df      	b.n	8005caa <_printf_float+0x3f2>
 8005cea:	2301      	movs	r3, #1
 8005cec:	464a      	mov	r2, r9
 8005cee:	4631      	mov	r1, r6
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	47b8      	blx	r7
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	f43f ae3a 	beq.w	800596e <_printf_float+0xb6>
 8005cfa:	f108 0801 	add.w	r8, r8, #1
 8005cfe:	68e3      	ldr	r3, [r4, #12]
 8005d00:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005d02:	1a5b      	subs	r3, r3, r1
 8005d04:	4543      	cmp	r3, r8
 8005d06:	dcf0      	bgt.n	8005cea <_printf_float+0x432>
 8005d08:	e6fb      	b.n	8005b02 <_printf_float+0x24a>
 8005d0a:	f04f 0800 	mov.w	r8, #0
 8005d0e:	f104 0919 	add.w	r9, r4, #25
 8005d12:	e7f4      	b.n	8005cfe <_printf_float+0x446>

08005d14 <_printf_common>:
 8005d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d18:	4616      	mov	r6, r2
 8005d1a:	4699      	mov	r9, r3
 8005d1c:	688a      	ldr	r2, [r1, #8]
 8005d1e:	690b      	ldr	r3, [r1, #16]
 8005d20:	4607      	mov	r7, r0
 8005d22:	4293      	cmp	r3, r2
 8005d24:	bfb8      	it	lt
 8005d26:	4613      	movlt	r3, r2
 8005d28:	6033      	str	r3, [r6, #0]
 8005d2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d2e:	460c      	mov	r4, r1
 8005d30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d34:	b10a      	cbz	r2, 8005d3a <_printf_common+0x26>
 8005d36:	3301      	adds	r3, #1
 8005d38:	6033      	str	r3, [r6, #0]
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	0699      	lsls	r1, r3, #26
 8005d3e:	bf42      	ittt	mi
 8005d40:	6833      	ldrmi	r3, [r6, #0]
 8005d42:	3302      	addmi	r3, #2
 8005d44:	6033      	strmi	r3, [r6, #0]
 8005d46:	6825      	ldr	r5, [r4, #0]
 8005d48:	f015 0506 	ands.w	r5, r5, #6
 8005d4c:	d106      	bne.n	8005d5c <_printf_common+0x48>
 8005d4e:	f104 0a19 	add.w	sl, r4, #25
 8005d52:	68e3      	ldr	r3, [r4, #12]
 8005d54:	6832      	ldr	r2, [r6, #0]
 8005d56:	1a9b      	subs	r3, r3, r2
 8005d58:	42ab      	cmp	r3, r5
 8005d5a:	dc2b      	bgt.n	8005db4 <_printf_common+0xa0>
 8005d5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d60:	1e13      	subs	r3, r2, #0
 8005d62:	6822      	ldr	r2, [r4, #0]
 8005d64:	bf18      	it	ne
 8005d66:	2301      	movne	r3, #1
 8005d68:	0692      	lsls	r2, r2, #26
 8005d6a:	d430      	bmi.n	8005dce <_printf_common+0xba>
 8005d6c:	4649      	mov	r1, r9
 8005d6e:	4638      	mov	r0, r7
 8005d70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d74:	47c0      	blx	r8
 8005d76:	3001      	adds	r0, #1
 8005d78:	d023      	beq.n	8005dc2 <_printf_common+0xae>
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	6922      	ldr	r2, [r4, #16]
 8005d7e:	f003 0306 	and.w	r3, r3, #6
 8005d82:	2b04      	cmp	r3, #4
 8005d84:	bf14      	ite	ne
 8005d86:	2500      	movne	r5, #0
 8005d88:	6833      	ldreq	r3, [r6, #0]
 8005d8a:	f04f 0600 	mov.w	r6, #0
 8005d8e:	bf08      	it	eq
 8005d90:	68e5      	ldreq	r5, [r4, #12]
 8005d92:	f104 041a 	add.w	r4, r4, #26
 8005d96:	bf08      	it	eq
 8005d98:	1aed      	subeq	r5, r5, r3
 8005d9a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005d9e:	bf08      	it	eq
 8005da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005da4:	4293      	cmp	r3, r2
 8005da6:	bfc4      	itt	gt
 8005da8:	1a9b      	subgt	r3, r3, r2
 8005daa:	18ed      	addgt	r5, r5, r3
 8005dac:	42b5      	cmp	r5, r6
 8005dae:	d11a      	bne.n	8005de6 <_printf_common+0xd2>
 8005db0:	2000      	movs	r0, #0
 8005db2:	e008      	b.n	8005dc6 <_printf_common+0xb2>
 8005db4:	2301      	movs	r3, #1
 8005db6:	4652      	mov	r2, sl
 8005db8:	4649      	mov	r1, r9
 8005dba:	4638      	mov	r0, r7
 8005dbc:	47c0      	blx	r8
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	d103      	bne.n	8005dca <_printf_common+0xb6>
 8005dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dca:	3501      	adds	r5, #1
 8005dcc:	e7c1      	b.n	8005d52 <_printf_common+0x3e>
 8005dce:	2030      	movs	r0, #48	; 0x30
 8005dd0:	18e1      	adds	r1, r4, r3
 8005dd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ddc:	4422      	add	r2, r4
 8005dde:	3302      	adds	r3, #2
 8005de0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005de4:	e7c2      	b.n	8005d6c <_printf_common+0x58>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4622      	mov	r2, r4
 8005dea:	4649      	mov	r1, r9
 8005dec:	4638      	mov	r0, r7
 8005dee:	47c0      	blx	r8
 8005df0:	3001      	adds	r0, #1
 8005df2:	d0e6      	beq.n	8005dc2 <_printf_common+0xae>
 8005df4:	3601      	adds	r6, #1
 8005df6:	e7d9      	b.n	8005dac <_printf_common+0x98>

08005df8 <_printf_i>:
 8005df8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dfc:	7e0f      	ldrb	r7, [r1, #24]
 8005dfe:	4691      	mov	r9, r2
 8005e00:	2f78      	cmp	r7, #120	; 0x78
 8005e02:	4680      	mov	r8, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	469a      	mov	sl, r3
 8005e08:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005e0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005e0e:	d807      	bhi.n	8005e20 <_printf_i+0x28>
 8005e10:	2f62      	cmp	r7, #98	; 0x62
 8005e12:	d80a      	bhi.n	8005e2a <_printf_i+0x32>
 8005e14:	2f00      	cmp	r7, #0
 8005e16:	f000 80d5 	beq.w	8005fc4 <_printf_i+0x1cc>
 8005e1a:	2f58      	cmp	r7, #88	; 0x58
 8005e1c:	f000 80c1 	beq.w	8005fa2 <_printf_i+0x1aa>
 8005e20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e28:	e03a      	b.n	8005ea0 <_printf_i+0xa8>
 8005e2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e2e:	2b15      	cmp	r3, #21
 8005e30:	d8f6      	bhi.n	8005e20 <_printf_i+0x28>
 8005e32:	a101      	add	r1, pc, #4	; (adr r1, 8005e38 <_printf_i+0x40>)
 8005e34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e38:	08005e91 	.word	0x08005e91
 8005e3c:	08005ea5 	.word	0x08005ea5
 8005e40:	08005e21 	.word	0x08005e21
 8005e44:	08005e21 	.word	0x08005e21
 8005e48:	08005e21 	.word	0x08005e21
 8005e4c:	08005e21 	.word	0x08005e21
 8005e50:	08005ea5 	.word	0x08005ea5
 8005e54:	08005e21 	.word	0x08005e21
 8005e58:	08005e21 	.word	0x08005e21
 8005e5c:	08005e21 	.word	0x08005e21
 8005e60:	08005e21 	.word	0x08005e21
 8005e64:	08005fab 	.word	0x08005fab
 8005e68:	08005ed1 	.word	0x08005ed1
 8005e6c:	08005f65 	.word	0x08005f65
 8005e70:	08005e21 	.word	0x08005e21
 8005e74:	08005e21 	.word	0x08005e21
 8005e78:	08005fcd 	.word	0x08005fcd
 8005e7c:	08005e21 	.word	0x08005e21
 8005e80:	08005ed1 	.word	0x08005ed1
 8005e84:	08005e21 	.word	0x08005e21
 8005e88:	08005e21 	.word	0x08005e21
 8005e8c:	08005f6d 	.word	0x08005f6d
 8005e90:	682b      	ldr	r3, [r5, #0]
 8005e92:	1d1a      	adds	r2, r3, #4
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	602a      	str	r2, [r5, #0]
 8005e98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e0a0      	b.n	8005fe6 <_printf_i+0x1ee>
 8005ea4:	6820      	ldr	r0, [r4, #0]
 8005ea6:	682b      	ldr	r3, [r5, #0]
 8005ea8:	0607      	lsls	r7, r0, #24
 8005eaa:	f103 0104 	add.w	r1, r3, #4
 8005eae:	6029      	str	r1, [r5, #0]
 8005eb0:	d501      	bpl.n	8005eb6 <_printf_i+0xbe>
 8005eb2:	681e      	ldr	r6, [r3, #0]
 8005eb4:	e003      	b.n	8005ebe <_printf_i+0xc6>
 8005eb6:	0646      	lsls	r6, r0, #25
 8005eb8:	d5fb      	bpl.n	8005eb2 <_printf_i+0xba>
 8005eba:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005ebe:	2e00      	cmp	r6, #0
 8005ec0:	da03      	bge.n	8005eca <_printf_i+0xd2>
 8005ec2:	232d      	movs	r3, #45	; 0x2d
 8005ec4:	4276      	negs	r6, r6
 8005ec6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005eca:	230a      	movs	r3, #10
 8005ecc:	4859      	ldr	r0, [pc, #356]	; (8006034 <_printf_i+0x23c>)
 8005ece:	e012      	b.n	8005ef6 <_printf_i+0xfe>
 8005ed0:	682b      	ldr	r3, [r5, #0]
 8005ed2:	6820      	ldr	r0, [r4, #0]
 8005ed4:	1d19      	adds	r1, r3, #4
 8005ed6:	6029      	str	r1, [r5, #0]
 8005ed8:	0605      	lsls	r5, r0, #24
 8005eda:	d501      	bpl.n	8005ee0 <_printf_i+0xe8>
 8005edc:	681e      	ldr	r6, [r3, #0]
 8005ede:	e002      	b.n	8005ee6 <_printf_i+0xee>
 8005ee0:	0641      	lsls	r1, r0, #25
 8005ee2:	d5fb      	bpl.n	8005edc <_printf_i+0xe4>
 8005ee4:	881e      	ldrh	r6, [r3, #0]
 8005ee6:	2f6f      	cmp	r7, #111	; 0x6f
 8005ee8:	bf0c      	ite	eq
 8005eea:	2308      	moveq	r3, #8
 8005eec:	230a      	movne	r3, #10
 8005eee:	4851      	ldr	r0, [pc, #324]	; (8006034 <_printf_i+0x23c>)
 8005ef0:	2100      	movs	r1, #0
 8005ef2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ef6:	6865      	ldr	r5, [r4, #4]
 8005ef8:	2d00      	cmp	r5, #0
 8005efa:	bfa8      	it	ge
 8005efc:	6821      	ldrge	r1, [r4, #0]
 8005efe:	60a5      	str	r5, [r4, #8]
 8005f00:	bfa4      	itt	ge
 8005f02:	f021 0104 	bicge.w	r1, r1, #4
 8005f06:	6021      	strge	r1, [r4, #0]
 8005f08:	b90e      	cbnz	r6, 8005f0e <_printf_i+0x116>
 8005f0a:	2d00      	cmp	r5, #0
 8005f0c:	d04b      	beq.n	8005fa6 <_printf_i+0x1ae>
 8005f0e:	4615      	mov	r5, r2
 8005f10:	fbb6 f1f3 	udiv	r1, r6, r3
 8005f14:	fb03 6711 	mls	r7, r3, r1, r6
 8005f18:	5dc7      	ldrb	r7, [r0, r7]
 8005f1a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005f1e:	4637      	mov	r7, r6
 8005f20:	42bb      	cmp	r3, r7
 8005f22:	460e      	mov	r6, r1
 8005f24:	d9f4      	bls.n	8005f10 <_printf_i+0x118>
 8005f26:	2b08      	cmp	r3, #8
 8005f28:	d10b      	bne.n	8005f42 <_printf_i+0x14a>
 8005f2a:	6823      	ldr	r3, [r4, #0]
 8005f2c:	07de      	lsls	r6, r3, #31
 8005f2e:	d508      	bpl.n	8005f42 <_printf_i+0x14a>
 8005f30:	6923      	ldr	r3, [r4, #16]
 8005f32:	6861      	ldr	r1, [r4, #4]
 8005f34:	4299      	cmp	r1, r3
 8005f36:	bfde      	ittt	le
 8005f38:	2330      	movle	r3, #48	; 0x30
 8005f3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005f42:	1b52      	subs	r2, r2, r5
 8005f44:	6122      	str	r2, [r4, #16]
 8005f46:	464b      	mov	r3, r9
 8005f48:	4621      	mov	r1, r4
 8005f4a:	4640      	mov	r0, r8
 8005f4c:	f8cd a000 	str.w	sl, [sp]
 8005f50:	aa03      	add	r2, sp, #12
 8005f52:	f7ff fedf 	bl	8005d14 <_printf_common>
 8005f56:	3001      	adds	r0, #1
 8005f58:	d14a      	bne.n	8005ff0 <_printf_i+0x1f8>
 8005f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f5e:	b004      	add	sp, #16
 8005f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f64:	6823      	ldr	r3, [r4, #0]
 8005f66:	f043 0320 	orr.w	r3, r3, #32
 8005f6a:	6023      	str	r3, [r4, #0]
 8005f6c:	2778      	movs	r7, #120	; 0x78
 8005f6e:	4832      	ldr	r0, [pc, #200]	; (8006038 <_printf_i+0x240>)
 8005f70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	6829      	ldr	r1, [r5, #0]
 8005f78:	061f      	lsls	r7, r3, #24
 8005f7a:	f851 6b04 	ldr.w	r6, [r1], #4
 8005f7e:	d402      	bmi.n	8005f86 <_printf_i+0x18e>
 8005f80:	065f      	lsls	r7, r3, #25
 8005f82:	bf48      	it	mi
 8005f84:	b2b6      	uxthmi	r6, r6
 8005f86:	07df      	lsls	r7, r3, #31
 8005f88:	bf48      	it	mi
 8005f8a:	f043 0320 	orrmi.w	r3, r3, #32
 8005f8e:	6029      	str	r1, [r5, #0]
 8005f90:	bf48      	it	mi
 8005f92:	6023      	strmi	r3, [r4, #0]
 8005f94:	b91e      	cbnz	r6, 8005f9e <_printf_i+0x1a6>
 8005f96:	6823      	ldr	r3, [r4, #0]
 8005f98:	f023 0320 	bic.w	r3, r3, #32
 8005f9c:	6023      	str	r3, [r4, #0]
 8005f9e:	2310      	movs	r3, #16
 8005fa0:	e7a6      	b.n	8005ef0 <_printf_i+0xf8>
 8005fa2:	4824      	ldr	r0, [pc, #144]	; (8006034 <_printf_i+0x23c>)
 8005fa4:	e7e4      	b.n	8005f70 <_printf_i+0x178>
 8005fa6:	4615      	mov	r5, r2
 8005fa8:	e7bd      	b.n	8005f26 <_printf_i+0x12e>
 8005faa:	682b      	ldr	r3, [r5, #0]
 8005fac:	6826      	ldr	r6, [r4, #0]
 8005fae:	1d18      	adds	r0, r3, #4
 8005fb0:	6961      	ldr	r1, [r4, #20]
 8005fb2:	6028      	str	r0, [r5, #0]
 8005fb4:	0635      	lsls	r5, r6, #24
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	d501      	bpl.n	8005fbe <_printf_i+0x1c6>
 8005fba:	6019      	str	r1, [r3, #0]
 8005fbc:	e002      	b.n	8005fc4 <_printf_i+0x1cc>
 8005fbe:	0670      	lsls	r0, r6, #25
 8005fc0:	d5fb      	bpl.n	8005fba <_printf_i+0x1c2>
 8005fc2:	8019      	strh	r1, [r3, #0]
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	4615      	mov	r5, r2
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	e7bc      	b.n	8005f46 <_printf_i+0x14e>
 8005fcc:	682b      	ldr	r3, [r5, #0]
 8005fce:	2100      	movs	r1, #0
 8005fd0:	1d1a      	adds	r2, r3, #4
 8005fd2:	602a      	str	r2, [r5, #0]
 8005fd4:	681d      	ldr	r5, [r3, #0]
 8005fd6:	6862      	ldr	r2, [r4, #4]
 8005fd8:	4628      	mov	r0, r5
 8005fda:	f000 f9d4 	bl	8006386 <memchr>
 8005fde:	b108      	cbz	r0, 8005fe4 <_printf_i+0x1ec>
 8005fe0:	1b40      	subs	r0, r0, r5
 8005fe2:	6060      	str	r0, [r4, #4]
 8005fe4:	6863      	ldr	r3, [r4, #4]
 8005fe6:	6123      	str	r3, [r4, #16]
 8005fe8:	2300      	movs	r3, #0
 8005fea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fee:	e7aa      	b.n	8005f46 <_printf_i+0x14e>
 8005ff0:	462a      	mov	r2, r5
 8005ff2:	4649      	mov	r1, r9
 8005ff4:	4640      	mov	r0, r8
 8005ff6:	6923      	ldr	r3, [r4, #16]
 8005ff8:	47d0      	blx	sl
 8005ffa:	3001      	adds	r0, #1
 8005ffc:	d0ad      	beq.n	8005f5a <_printf_i+0x162>
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	079b      	lsls	r3, r3, #30
 8006002:	d413      	bmi.n	800602c <_printf_i+0x234>
 8006004:	68e0      	ldr	r0, [r4, #12]
 8006006:	9b03      	ldr	r3, [sp, #12]
 8006008:	4298      	cmp	r0, r3
 800600a:	bfb8      	it	lt
 800600c:	4618      	movlt	r0, r3
 800600e:	e7a6      	b.n	8005f5e <_printf_i+0x166>
 8006010:	2301      	movs	r3, #1
 8006012:	4632      	mov	r2, r6
 8006014:	4649      	mov	r1, r9
 8006016:	4640      	mov	r0, r8
 8006018:	47d0      	blx	sl
 800601a:	3001      	adds	r0, #1
 800601c:	d09d      	beq.n	8005f5a <_printf_i+0x162>
 800601e:	3501      	adds	r5, #1
 8006020:	68e3      	ldr	r3, [r4, #12]
 8006022:	9903      	ldr	r1, [sp, #12]
 8006024:	1a5b      	subs	r3, r3, r1
 8006026:	42ab      	cmp	r3, r5
 8006028:	dcf2      	bgt.n	8006010 <_printf_i+0x218>
 800602a:	e7eb      	b.n	8006004 <_printf_i+0x20c>
 800602c:	2500      	movs	r5, #0
 800602e:	f104 0619 	add.w	r6, r4, #25
 8006032:	e7f5      	b.n	8006020 <_printf_i+0x228>
 8006034:	080085de 	.word	0x080085de
 8006038:	080085ef 	.word	0x080085ef

0800603c <std>:
 800603c:	2300      	movs	r3, #0
 800603e:	b510      	push	{r4, lr}
 8006040:	4604      	mov	r4, r0
 8006042:	e9c0 3300 	strd	r3, r3, [r0]
 8006046:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800604a:	6083      	str	r3, [r0, #8]
 800604c:	8181      	strh	r1, [r0, #12]
 800604e:	6643      	str	r3, [r0, #100]	; 0x64
 8006050:	81c2      	strh	r2, [r0, #14]
 8006052:	6183      	str	r3, [r0, #24]
 8006054:	4619      	mov	r1, r3
 8006056:	2208      	movs	r2, #8
 8006058:	305c      	adds	r0, #92	; 0x5c
 800605a:	f000 f914 	bl	8006286 <memset>
 800605e:	4b0d      	ldr	r3, [pc, #52]	; (8006094 <std+0x58>)
 8006060:	6224      	str	r4, [r4, #32]
 8006062:	6263      	str	r3, [r4, #36]	; 0x24
 8006064:	4b0c      	ldr	r3, [pc, #48]	; (8006098 <std+0x5c>)
 8006066:	62a3      	str	r3, [r4, #40]	; 0x28
 8006068:	4b0c      	ldr	r3, [pc, #48]	; (800609c <std+0x60>)
 800606a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800606c:	4b0c      	ldr	r3, [pc, #48]	; (80060a0 <std+0x64>)
 800606e:	6323      	str	r3, [r4, #48]	; 0x30
 8006070:	4b0c      	ldr	r3, [pc, #48]	; (80060a4 <std+0x68>)
 8006072:	429c      	cmp	r4, r3
 8006074:	d006      	beq.n	8006084 <std+0x48>
 8006076:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800607a:	4294      	cmp	r4, r2
 800607c:	d002      	beq.n	8006084 <std+0x48>
 800607e:	33d0      	adds	r3, #208	; 0xd0
 8006080:	429c      	cmp	r4, r3
 8006082:	d105      	bne.n	8006090 <std+0x54>
 8006084:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800608c:	f000 b978 	b.w	8006380 <__retarget_lock_init_recursive>
 8006090:	bd10      	pop	{r4, pc}
 8006092:	bf00      	nop
 8006094:	08006201 	.word	0x08006201
 8006098:	08006223 	.word	0x08006223
 800609c:	0800625b 	.word	0x0800625b
 80060a0:	0800627f 	.word	0x0800627f
 80060a4:	20000364 	.word	0x20000364

080060a8 <stdio_exit_handler>:
 80060a8:	4a02      	ldr	r2, [pc, #8]	; (80060b4 <stdio_exit_handler+0xc>)
 80060aa:	4903      	ldr	r1, [pc, #12]	; (80060b8 <stdio_exit_handler+0x10>)
 80060ac:	4803      	ldr	r0, [pc, #12]	; (80060bc <stdio_exit_handler+0x14>)
 80060ae:	f000 b869 	b.w	8006184 <_fwalk_sglue>
 80060b2:	bf00      	nop
 80060b4:	20000010 	.word	0x20000010
 80060b8:	08007d1d 	.word	0x08007d1d
 80060bc:	2000001c 	.word	0x2000001c

080060c0 <cleanup_stdio>:
 80060c0:	6841      	ldr	r1, [r0, #4]
 80060c2:	4b0c      	ldr	r3, [pc, #48]	; (80060f4 <cleanup_stdio+0x34>)
 80060c4:	b510      	push	{r4, lr}
 80060c6:	4299      	cmp	r1, r3
 80060c8:	4604      	mov	r4, r0
 80060ca:	d001      	beq.n	80060d0 <cleanup_stdio+0x10>
 80060cc:	f001 fe26 	bl	8007d1c <_fflush_r>
 80060d0:	68a1      	ldr	r1, [r4, #8]
 80060d2:	4b09      	ldr	r3, [pc, #36]	; (80060f8 <cleanup_stdio+0x38>)
 80060d4:	4299      	cmp	r1, r3
 80060d6:	d002      	beq.n	80060de <cleanup_stdio+0x1e>
 80060d8:	4620      	mov	r0, r4
 80060da:	f001 fe1f 	bl	8007d1c <_fflush_r>
 80060de:	68e1      	ldr	r1, [r4, #12]
 80060e0:	4b06      	ldr	r3, [pc, #24]	; (80060fc <cleanup_stdio+0x3c>)
 80060e2:	4299      	cmp	r1, r3
 80060e4:	d004      	beq.n	80060f0 <cleanup_stdio+0x30>
 80060e6:	4620      	mov	r0, r4
 80060e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ec:	f001 be16 	b.w	8007d1c <_fflush_r>
 80060f0:	bd10      	pop	{r4, pc}
 80060f2:	bf00      	nop
 80060f4:	20000364 	.word	0x20000364
 80060f8:	200003cc 	.word	0x200003cc
 80060fc:	20000434 	.word	0x20000434

08006100 <global_stdio_init.part.0>:
 8006100:	b510      	push	{r4, lr}
 8006102:	4b0b      	ldr	r3, [pc, #44]	; (8006130 <global_stdio_init.part.0+0x30>)
 8006104:	4c0b      	ldr	r4, [pc, #44]	; (8006134 <global_stdio_init.part.0+0x34>)
 8006106:	4a0c      	ldr	r2, [pc, #48]	; (8006138 <global_stdio_init.part.0+0x38>)
 8006108:	4620      	mov	r0, r4
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	2104      	movs	r1, #4
 800610e:	2200      	movs	r2, #0
 8006110:	f7ff ff94 	bl	800603c <std>
 8006114:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006118:	2201      	movs	r2, #1
 800611a:	2109      	movs	r1, #9
 800611c:	f7ff ff8e 	bl	800603c <std>
 8006120:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006124:	2202      	movs	r2, #2
 8006126:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800612a:	2112      	movs	r1, #18
 800612c:	f7ff bf86 	b.w	800603c <std>
 8006130:	2000049c 	.word	0x2000049c
 8006134:	20000364 	.word	0x20000364
 8006138:	080060a9 	.word	0x080060a9

0800613c <__sfp_lock_acquire>:
 800613c:	4801      	ldr	r0, [pc, #4]	; (8006144 <__sfp_lock_acquire+0x8>)
 800613e:	f000 b920 	b.w	8006382 <__retarget_lock_acquire_recursive>
 8006142:	bf00      	nop
 8006144:	200004a5 	.word	0x200004a5

08006148 <__sfp_lock_release>:
 8006148:	4801      	ldr	r0, [pc, #4]	; (8006150 <__sfp_lock_release+0x8>)
 800614a:	f000 b91b 	b.w	8006384 <__retarget_lock_release_recursive>
 800614e:	bf00      	nop
 8006150:	200004a5 	.word	0x200004a5

08006154 <__sinit>:
 8006154:	b510      	push	{r4, lr}
 8006156:	4604      	mov	r4, r0
 8006158:	f7ff fff0 	bl	800613c <__sfp_lock_acquire>
 800615c:	6a23      	ldr	r3, [r4, #32]
 800615e:	b11b      	cbz	r3, 8006168 <__sinit+0x14>
 8006160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006164:	f7ff bff0 	b.w	8006148 <__sfp_lock_release>
 8006168:	4b04      	ldr	r3, [pc, #16]	; (800617c <__sinit+0x28>)
 800616a:	6223      	str	r3, [r4, #32]
 800616c:	4b04      	ldr	r3, [pc, #16]	; (8006180 <__sinit+0x2c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1f5      	bne.n	8006160 <__sinit+0xc>
 8006174:	f7ff ffc4 	bl	8006100 <global_stdio_init.part.0>
 8006178:	e7f2      	b.n	8006160 <__sinit+0xc>
 800617a:	bf00      	nop
 800617c:	080060c1 	.word	0x080060c1
 8006180:	2000049c 	.word	0x2000049c

08006184 <_fwalk_sglue>:
 8006184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006188:	4607      	mov	r7, r0
 800618a:	4688      	mov	r8, r1
 800618c:	4614      	mov	r4, r2
 800618e:	2600      	movs	r6, #0
 8006190:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006194:	f1b9 0901 	subs.w	r9, r9, #1
 8006198:	d505      	bpl.n	80061a6 <_fwalk_sglue+0x22>
 800619a:	6824      	ldr	r4, [r4, #0]
 800619c:	2c00      	cmp	r4, #0
 800619e:	d1f7      	bne.n	8006190 <_fwalk_sglue+0xc>
 80061a0:	4630      	mov	r0, r6
 80061a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061a6:	89ab      	ldrh	r3, [r5, #12]
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d907      	bls.n	80061bc <_fwalk_sglue+0x38>
 80061ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061b0:	3301      	adds	r3, #1
 80061b2:	d003      	beq.n	80061bc <_fwalk_sglue+0x38>
 80061b4:	4629      	mov	r1, r5
 80061b6:	4638      	mov	r0, r7
 80061b8:	47c0      	blx	r8
 80061ba:	4306      	orrs	r6, r0
 80061bc:	3568      	adds	r5, #104	; 0x68
 80061be:	e7e9      	b.n	8006194 <_fwalk_sglue+0x10>

080061c0 <siprintf>:
 80061c0:	b40e      	push	{r1, r2, r3}
 80061c2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80061c6:	b500      	push	{lr}
 80061c8:	b09c      	sub	sp, #112	; 0x70
 80061ca:	ab1d      	add	r3, sp, #116	; 0x74
 80061cc:	9002      	str	r0, [sp, #8]
 80061ce:	9006      	str	r0, [sp, #24]
 80061d0:	9107      	str	r1, [sp, #28]
 80061d2:	9104      	str	r1, [sp, #16]
 80061d4:	4808      	ldr	r0, [pc, #32]	; (80061f8 <siprintf+0x38>)
 80061d6:	4909      	ldr	r1, [pc, #36]	; (80061fc <siprintf+0x3c>)
 80061d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80061dc:	9105      	str	r1, [sp, #20]
 80061de:	6800      	ldr	r0, [r0, #0]
 80061e0:	a902      	add	r1, sp, #8
 80061e2:	9301      	str	r3, [sp, #4]
 80061e4:	f001 fc1a 	bl	8007a1c <_svfiprintf_r>
 80061e8:	2200      	movs	r2, #0
 80061ea:	9b02      	ldr	r3, [sp, #8]
 80061ec:	701a      	strb	r2, [r3, #0]
 80061ee:	b01c      	add	sp, #112	; 0x70
 80061f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80061f4:	b003      	add	sp, #12
 80061f6:	4770      	bx	lr
 80061f8:	20000068 	.word	0x20000068
 80061fc:	ffff0208 	.word	0xffff0208

08006200 <__sread>:
 8006200:	b510      	push	{r4, lr}
 8006202:	460c      	mov	r4, r1
 8006204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006208:	f000 f86c 	bl	80062e4 <_read_r>
 800620c:	2800      	cmp	r0, #0
 800620e:	bfab      	itete	ge
 8006210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006212:	89a3      	ldrhlt	r3, [r4, #12]
 8006214:	181b      	addge	r3, r3, r0
 8006216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800621a:	bfac      	ite	ge
 800621c:	6563      	strge	r3, [r4, #84]	; 0x54
 800621e:	81a3      	strhlt	r3, [r4, #12]
 8006220:	bd10      	pop	{r4, pc}

08006222 <__swrite>:
 8006222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006226:	461f      	mov	r7, r3
 8006228:	898b      	ldrh	r3, [r1, #12]
 800622a:	4605      	mov	r5, r0
 800622c:	05db      	lsls	r3, r3, #23
 800622e:	460c      	mov	r4, r1
 8006230:	4616      	mov	r6, r2
 8006232:	d505      	bpl.n	8006240 <__swrite+0x1e>
 8006234:	2302      	movs	r3, #2
 8006236:	2200      	movs	r2, #0
 8006238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800623c:	f000 f840 	bl	80062c0 <_lseek_r>
 8006240:	89a3      	ldrh	r3, [r4, #12]
 8006242:	4632      	mov	r2, r6
 8006244:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006248:	81a3      	strh	r3, [r4, #12]
 800624a:	4628      	mov	r0, r5
 800624c:	463b      	mov	r3, r7
 800624e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006256:	f000 b857 	b.w	8006308 <_write_r>

0800625a <__sseek>:
 800625a:	b510      	push	{r4, lr}
 800625c:	460c      	mov	r4, r1
 800625e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006262:	f000 f82d 	bl	80062c0 <_lseek_r>
 8006266:	1c43      	adds	r3, r0, #1
 8006268:	89a3      	ldrh	r3, [r4, #12]
 800626a:	bf15      	itete	ne
 800626c:	6560      	strne	r0, [r4, #84]	; 0x54
 800626e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006272:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006276:	81a3      	strheq	r3, [r4, #12]
 8006278:	bf18      	it	ne
 800627a:	81a3      	strhne	r3, [r4, #12]
 800627c:	bd10      	pop	{r4, pc}

0800627e <__sclose>:
 800627e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006282:	f000 b80d 	b.w	80062a0 <_close_r>

08006286 <memset>:
 8006286:	4603      	mov	r3, r0
 8006288:	4402      	add	r2, r0
 800628a:	4293      	cmp	r3, r2
 800628c:	d100      	bne.n	8006290 <memset+0xa>
 800628e:	4770      	bx	lr
 8006290:	f803 1b01 	strb.w	r1, [r3], #1
 8006294:	e7f9      	b.n	800628a <memset+0x4>
	...

08006298 <_localeconv_r>:
 8006298:	4800      	ldr	r0, [pc, #0]	; (800629c <_localeconv_r+0x4>)
 800629a:	4770      	bx	lr
 800629c:	2000015c 	.word	0x2000015c

080062a0 <_close_r>:
 80062a0:	b538      	push	{r3, r4, r5, lr}
 80062a2:	2300      	movs	r3, #0
 80062a4:	4d05      	ldr	r5, [pc, #20]	; (80062bc <_close_r+0x1c>)
 80062a6:	4604      	mov	r4, r0
 80062a8:	4608      	mov	r0, r1
 80062aa:	602b      	str	r3, [r5, #0]
 80062ac:	f7fc f8ce 	bl	800244c <_close>
 80062b0:	1c43      	adds	r3, r0, #1
 80062b2:	d102      	bne.n	80062ba <_close_r+0x1a>
 80062b4:	682b      	ldr	r3, [r5, #0]
 80062b6:	b103      	cbz	r3, 80062ba <_close_r+0x1a>
 80062b8:	6023      	str	r3, [r4, #0]
 80062ba:	bd38      	pop	{r3, r4, r5, pc}
 80062bc:	200004a0 	.word	0x200004a0

080062c0 <_lseek_r>:
 80062c0:	b538      	push	{r3, r4, r5, lr}
 80062c2:	4604      	mov	r4, r0
 80062c4:	4608      	mov	r0, r1
 80062c6:	4611      	mov	r1, r2
 80062c8:	2200      	movs	r2, #0
 80062ca:	4d05      	ldr	r5, [pc, #20]	; (80062e0 <_lseek_r+0x20>)
 80062cc:	602a      	str	r2, [r5, #0]
 80062ce:	461a      	mov	r2, r3
 80062d0:	f7fc f8e0 	bl	8002494 <_lseek>
 80062d4:	1c43      	adds	r3, r0, #1
 80062d6:	d102      	bne.n	80062de <_lseek_r+0x1e>
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	b103      	cbz	r3, 80062de <_lseek_r+0x1e>
 80062dc:	6023      	str	r3, [r4, #0]
 80062de:	bd38      	pop	{r3, r4, r5, pc}
 80062e0:	200004a0 	.word	0x200004a0

080062e4 <_read_r>:
 80062e4:	b538      	push	{r3, r4, r5, lr}
 80062e6:	4604      	mov	r4, r0
 80062e8:	4608      	mov	r0, r1
 80062ea:	4611      	mov	r1, r2
 80062ec:	2200      	movs	r2, #0
 80062ee:	4d05      	ldr	r5, [pc, #20]	; (8006304 <_read_r+0x20>)
 80062f0:	602a      	str	r2, [r5, #0]
 80062f2:	461a      	mov	r2, r3
 80062f4:	f7fc f871 	bl	80023da <_read>
 80062f8:	1c43      	adds	r3, r0, #1
 80062fa:	d102      	bne.n	8006302 <_read_r+0x1e>
 80062fc:	682b      	ldr	r3, [r5, #0]
 80062fe:	b103      	cbz	r3, 8006302 <_read_r+0x1e>
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	bd38      	pop	{r3, r4, r5, pc}
 8006304:	200004a0 	.word	0x200004a0

08006308 <_write_r>:
 8006308:	b538      	push	{r3, r4, r5, lr}
 800630a:	4604      	mov	r4, r0
 800630c:	4608      	mov	r0, r1
 800630e:	4611      	mov	r1, r2
 8006310:	2200      	movs	r2, #0
 8006312:	4d05      	ldr	r5, [pc, #20]	; (8006328 <_write_r+0x20>)
 8006314:	602a      	str	r2, [r5, #0]
 8006316:	461a      	mov	r2, r3
 8006318:	f7fc f87c 	bl	8002414 <_write>
 800631c:	1c43      	adds	r3, r0, #1
 800631e:	d102      	bne.n	8006326 <_write_r+0x1e>
 8006320:	682b      	ldr	r3, [r5, #0]
 8006322:	b103      	cbz	r3, 8006326 <_write_r+0x1e>
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	bd38      	pop	{r3, r4, r5, pc}
 8006328:	200004a0 	.word	0x200004a0

0800632c <__errno>:
 800632c:	4b01      	ldr	r3, [pc, #4]	; (8006334 <__errno+0x8>)
 800632e:	6818      	ldr	r0, [r3, #0]
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	20000068 	.word	0x20000068

08006338 <__libc_init_array>:
 8006338:	b570      	push	{r4, r5, r6, lr}
 800633a:	2600      	movs	r6, #0
 800633c:	4d0c      	ldr	r5, [pc, #48]	; (8006370 <__libc_init_array+0x38>)
 800633e:	4c0d      	ldr	r4, [pc, #52]	; (8006374 <__libc_init_array+0x3c>)
 8006340:	1b64      	subs	r4, r4, r5
 8006342:	10a4      	asrs	r4, r4, #2
 8006344:	42a6      	cmp	r6, r4
 8006346:	d109      	bne.n	800635c <__libc_init_array+0x24>
 8006348:	f002 f888 	bl	800845c <_init>
 800634c:	2600      	movs	r6, #0
 800634e:	4d0a      	ldr	r5, [pc, #40]	; (8006378 <__libc_init_array+0x40>)
 8006350:	4c0a      	ldr	r4, [pc, #40]	; (800637c <__libc_init_array+0x44>)
 8006352:	1b64      	subs	r4, r4, r5
 8006354:	10a4      	asrs	r4, r4, #2
 8006356:	42a6      	cmp	r6, r4
 8006358:	d105      	bne.n	8006366 <__libc_init_array+0x2e>
 800635a:	bd70      	pop	{r4, r5, r6, pc}
 800635c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006360:	4798      	blx	r3
 8006362:	3601      	adds	r6, #1
 8006364:	e7ee      	b.n	8006344 <__libc_init_array+0xc>
 8006366:	f855 3b04 	ldr.w	r3, [r5], #4
 800636a:	4798      	blx	r3
 800636c:	3601      	adds	r6, #1
 800636e:	e7f2      	b.n	8006356 <__libc_init_array+0x1e>
 8006370:	0800893c 	.word	0x0800893c
 8006374:	0800893c 	.word	0x0800893c
 8006378:	0800893c 	.word	0x0800893c
 800637c:	08008940 	.word	0x08008940

08006380 <__retarget_lock_init_recursive>:
 8006380:	4770      	bx	lr

08006382 <__retarget_lock_acquire_recursive>:
 8006382:	4770      	bx	lr

08006384 <__retarget_lock_release_recursive>:
 8006384:	4770      	bx	lr

08006386 <memchr>:
 8006386:	4603      	mov	r3, r0
 8006388:	b510      	push	{r4, lr}
 800638a:	b2c9      	uxtb	r1, r1
 800638c:	4402      	add	r2, r0
 800638e:	4293      	cmp	r3, r2
 8006390:	4618      	mov	r0, r3
 8006392:	d101      	bne.n	8006398 <memchr+0x12>
 8006394:	2000      	movs	r0, #0
 8006396:	e003      	b.n	80063a0 <memchr+0x1a>
 8006398:	7804      	ldrb	r4, [r0, #0]
 800639a:	3301      	adds	r3, #1
 800639c:	428c      	cmp	r4, r1
 800639e:	d1f6      	bne.n	800638e <memchr+0x8>
 80063a0:	bd10      	pop	{r4, pc}

080063a2 <quorem>:
 80063a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a6:	6903      	ldr	r3, [r0, #16]
 80063a8:	690c      	ldr	r4, [r1, #16]
 80063aa:	4607      	mov	r7, r0
 80063ac:	42a3      	cmp	r3, r4
 80063ae:	db7f      	blt.n	80064b0 <quorem+0x10e>
 80063b0:	3c01      	subs	r4, #1
 80063b2:	f100 0514 	add.w	r5, r0, #20
 80063b6:	f101 0814 	add.w	r8, r1, #20
 80063ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063be:	9301      	str	r3, [sp, #4]
 80063c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063c8:	3301      	adds	r3, #1
 80063ca:	429a      	cmp	r2, r3
 80063cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80063d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063d8:	d331      	bcc.n	800643e <quorem+0x9c>
 80063da:	f04f 0e00 	mov.w	lr, #0
 80063de:	4640      	mov	r0, r8
 80063e0:	46ac      	mov	ip, r5
 80063e2:	46f2      	mov	sl, lr
 80063e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80063e8:	b293      	uxth	r3, r2
 80063ea:	fb06 e303 	mla	r3, r6, r3, lr
 80063ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063f2:	0c1a      	lsrs	r2, r3, #16
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	fb06 220e 	mla	r2, r6, lr, r2
 80063fa:	ebaa 0303 	sub.w	r3, sl, r3
 80063fe:	f8dc a000 	ldr.w	sl, [ip]
 8006402:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006406:	fa1f fa8a 	uxth.w	sl, sl
 800640a:	4453      	add	r3, sl
 800640c:	f8dc a000 	ldr.w	sl, [ip]
 8006410:	b292      	uxth	r2, r2
 8006412:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006416:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800641a:	b29b      	uxth	r3, r3
 800641c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006420:	4581      	cmp	r9, r0
 8006422:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006426:	f84c 3b04 	str.w	r3, [ip], #4
 800642a:	d2db      	bcs.n	80063e4 <quorem+0x42>
 800642c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006430:	b92b      	cbnz	r3, 800643e <quorem+0x9c>
 8006432:	9b01      	ldr	r3, [sp, #4]
 8006434:	3b04      	subs	r3, #4
 8006436:	429d      	cmp	r5, r3
 8006438:	461a      	mov	r2, r3
 800643a:	d32d      	bcc.n	8006498 <quorem+0xf6>
 800643c:	613c      	str	r4, [r7, #16]
 800643e:	4638      	mov	r0, r7
 8006440:	f001 f994 	bl	800776c <__mcmp>
 8006444:	2800      	cmp	r0, #0
 8006446:	db23      	blt.n	8006490 <quorem+0xee>
 8006448:	4629      	mov	r1, r5
 800644a:	2000      	movs	r0, #0
 800644c:	3601      	adds	r6, #1
 800644e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006452:	f8d1 c000 	ldr.w	ip, [r1]
 8006456:	b293      	uxth	r3, r2
 8006458:	1ac3      	subs	r3, r0, r3
 800645a:	0c12      	lsrs	r2, r2, #16
 800645c:	fa1f f08c 	uxth.w	r0, ip
 8006460:	4403      	add	r3, r0
 8006462:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006466:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800646a:	b29b      	uxth	r3, r3
 800646c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006470:	45c1      	cmp	r9, r8
 8006472:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006476:	f841 3b04 	str.w	r3, [r1], #4
 800647a:	d2e8      	bcs.n	800644e <quorem+0xac>
 800647c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006480:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006484:	b922      	cbnz	r2, 8006490 <quorem+0xee>
 8006486:	3b04      	subs	r3, #4
 8006488:	429d      	cmp	r5, r3
 800648a:	461a      	mov	r2, r3
 800648c:	d30a      	bcc.n	80064a4 <quorem+0x102>
 800648e:	613c      	str	r4, [r7, #16]
 8006490:	4630      	mov	r0, r6
 8006492:	b003      	add	sp, #12
 8006494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006498:	6812      	ldr	r2, [r2, #0]
 800649a:	3b04      	subs	r3, #4
 800649c:	2a00      	cmp	r2, #0
 800649e:	d1cd      	bne.n	800643c <quorem+0x9a>
 80064a0:	3c01      	subs	r4, #1
 80064a2:	e7c8      	b.n	8006436 <quorem+0x94>
 80064a4:	6812      	ldr	r2, [r2, #0]
 80064a6:	3b04      	subs	r3, #4
 80064a8:	2a00      	cmp	r2, #0
 80064aa:	d1f0      	bne.n	800648e <quorem+0xec>
 80064ac:	3c01      	subs	r4, #1
 80064ae:	e7eb      	b.n	8006488 <quorem+0xe6>
 80064b0:	2000      	movs	r0, #0
 80064b2:	e7ee      	b.n	8006492 <quorem+0xf0>
 80064b4:	0000      	movs	r0, r0
	...

080064b8 <_dtoa_r>:
 80064b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064bc:	4616      	mov	r6, r2
 80064be:	461f      	mov	r7, r3
 80064c0:	69c4      	ldr	r4, [r0, #28]
 80064c2:	b099      	sub	sp, #100	; 0x64
 80064c4:	4605      	mov	r5, r0
 80064c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80064ca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80064ce:	b974      	cbnz	r4, 80064ee <_dtoa_r+0x36>
 80064d0:	2010      	movs	r0, #16
 80064d2:	f000 fe1d 	bl	8007110 <malloc>
 80064d6:	4602      	mov	r2, r0
 80064d8:	61e8      	str	r0, [r5, #28]
 80064da:	b920      	cbnz	r0, 80064e6 <_dtoa_r+0x2e>
 80064dc:	21ef      	movs	r1, #239	; 0xef
 80064de:	4bac      	ldr	r3, [pc, #688]	; (8006790 <_dtoa_r+0x2d8>)
 80064e0:	48ac      	ldr	r0, [pc, #688]	; (8006794 <_dtoa_r+0x2dc>)
 80064e2:	f001 fc7b 	bl	8007ddc <__assert_func>
 80064e6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064ea:	6004      	str	r4, [r0, #0]
 80064ec:	60c4      	str	r4, [r0, #12]
 80064ee:	69eb      	ldr	r3, [r5, #28]
 80064f0:	6819      	ldr	r1, [r3, #0]
 80064f2:	b151      	cbz	r1, 800650a <_dtoa_r+0x52>
 80064f4:	685a      	ldr	r2, [r3, #4]
 80064f6:	2301      	movs	r3, #1
 80064f8:	4093      	lsls	r3, r2
 80064fa:	604a      	str	r2, [r1, #4]
 80064fc:	608b      	str	r3, [r1, #8]
 80064fe:	4628      	mov	r0, r5
 8006500:	f000 fefa 	bl	80072f8 <_Bfree>
 8006504:	2200      	movs	r2, #0
 8006506:	69eb      	ldr	r3, [r5, #28]
 8006508:	601a      	str	r2, [r3, #0]
 800650a:	1e3b      	subs	r3, r7, #0
 800650c:	bfaf      	iteee	ge
 800650e:	2300      	movge	r3, #0
 8006510:	2201      	movlt	r2, #1
 8006512:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006516:	9305      	strlt	r3, [sp, #20]
 8006518:	bfa8      	it	ge
 800651a:	f8c8 3000 	strge.w	r3, [r8]
 800651e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006522:	4b9d      	ldr	r3, [pc, #628]	; (8006798 <_dtoa_r+0x2e0>)
 8006524:	bfb8      	it	lt
 8006526:	f8c8 2000 	strlt.w	r2, [r8]
 800652a:	ea33 0309 	bics.w	r3, r3, r9
 800652e:	d119      	bne.n	8006564 <_dtoa_r+0xac>
 8006530:	f242 730f 	movw	r3, #9999	; 0x270f
 8006534:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800653c:	4333      	orrs	r3, r6
 800653e:	f000 8589 	beq.w	8007054 <_dtoa_r+0xb9c>
 8006542:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006544:	b953      	cbnz	r3, 800655c <_dtoa_r+0xa4>
 8006546:	4b95      	ldr	r3, [pc, #596]	; (800679c <_dtoa_r+0x2e4>)
 8006548:	e023      	b.n	8006592 <_dtoa_r+0xda>
 800654a:	4b95      	ldr	r3, [pc, #596]	; (80067a0 <_dtoa_r+0x2e8>)
 800654c:	9303      	str	r3, [sp, #12]
 800654e:	3308      	adds	r3, #8
 8006550:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006552:	6013      	str	r3, [r2, #0]
 8006554:	9803      	ldr	r0, [sp, #12]
 8006556:	b019      	add	sp, #100	; 0x64
 8006558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800655c:	4b8f      	ldr	r3, [pc, #572]	; (800679c <_dtoa_r+0x2e4>)
 800655e:	9303      	str	r3, [sp, #12]
 8006560:	3303      	adds	r3, #3
 8006562:	e7f5      	b.n	8006550 <_dtoa_r+0x98>
 8006564:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006568:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800656c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006570:	2200      	movs	r2, #0
 8006572:	2300      	movs	r3, #0
 8006574:	f7fa fa18 	bl	80009a8 <__aeabi_dcmpeq>
 8006578:	4680      	mov	r8, r0
 800657a:	b160      	cbz	r0, 8006596 <_dtoa_r+0xde>
 800657c:	2301      	movs	r3, #1
 800657e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006584:	2b00      	cmp	r3, #0
 8006586:	f000 8562 	beq.w	800704e <_dtoa_r+0xb96>
 800658a:	4b86      	ldr	r3, [pc, #536]	; (80067a4 <_dtoa_r+0x2ec>)
 800658c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800658e:	6013      	str	r3, [r2, #0]
 8006590:	3b01      	subs	r3, #1
 8006592:	9303      	str	r3, [sp, #12]
 8006594:	e7de      	b.n	8006554 <_dtoa_r+0x9c>
 8006596:	ab16      	add	r3, sp, #88	; 0x58
 8006598:	9301      	str	r3, [sp, #4]
 800659a:	ab17      	add	r3, sp, #92	; 0x5c
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	4628      	mov	r0, r5
 80065a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80065a4:	f001 f98a 	bl	80078bc <__d2b>
 80065a8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80065ac:	4682      	mov	sl, r0
 80065ae:	2c00      	cmp	r4, #0
 80065b0:	d07e      	beq.n	80066b0 <_dtoa_r+0x1f8>
 80065b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065b8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80065bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065c0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80065c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80065c8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80065cc:	4619      	mov	r1, r3
 80065ce:	2200      	movs	r2, #0
 80065d0:	4b75      	ldr	r3, [pc, #468]	; (80067a8 <_dtoa_r+0x2f0>)
 80065d2:	f7f9 fdc9 	bl	8000168 <__aeabi_dsub>
 80065d6:	a368      	add	r3, pc, #416	; (adr r3, 8006778 <_dtoa_r+0x2c0>)
 80065d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065dc:	f7f9 ff7c 	bl	80004d8 <__aeabi_dmul>
 80065e0:	a367      	add	r3, pc, #412	; (adr r3, 8006780 <_dtoa_r+0x2c8>)
 80065e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e6:	f7f9 fdc1 	bl	800016c <__adddf3>
 80065ea:	4606      	mov	r6, r0
 80065ec:	4620      	mov	r0, r4
 80065ee:	460f      	mov	r7, r1
 80065f0:	f7f9 ff08 	bl	8000404 <__aeabi_i2d>
 80065f4:	a364      	add	r3, pc, #400	; (adr r3, 8006788 <_dtoa_r+0x2d0>)
 80065f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fa:	f7f9 ff6d 	bl	80004d8 <__aeabi_dmul>
 80065fe:	4602      	mov	r2, r0
 8006600:	460b      	mov	r3, r1
 8006602:	4630      	mov	r0, r6
 8006604:	4639      	mov	r1, r7
 8006606:	f7f9 fdb1 	bl	800016c <__adddf3>
 800660a:	4606      	mov	r6, r0
 800660c:	460f      	mov	r7, r1
 800660e:	f7fa fa13 	bl	8000a38 <__aeabi_d2iz>
 8006612:	2200      	movs	r2, #0
 8006614:	4683      	mov	fp, r0
 8006616:	2300      	movs	r3, #0
 8006618:	4630      	mov	r0, r6
 800661a:	4639      	mov	r1, r7
 800661c:	f7fa f9ce 	bl	80009bc <__aeabi_dcmplt>
 8006620:	b148      	cbz	r0, 8006636 <_dtoa_r+0x17e>
 8006622:	4658      	mov	r0, fp
 8006624:	f7f9 feee 	bl	8000404 <__aeabi_i2d>
 8006628:	4632      	mov	r2, r6
 800662a:	463b      	mov	r3, r7
 800662c:	f7fa f9bc 	bl	80009a8 <__aeabi_dcmpeq>
 8006630:	b908      	cbnz	r0, 8006636 <_dtoa_r+0x17e>
 8006632:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006636:	f1bb 0f16 	cmp.w	fp, #22
 800663a:	d857      	bhi.n	80066ec <_dtoa_r+0x234>
 800663c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006640:	4b5a      	ldr	r3, [pc, #360]	; (80067ac <_dtoa_r+0x2f4>)
 8006642:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664a:	f7fa f9b7 	bl	80009bc <__aeabi_dcmplt>
 800664e:	2800      	cmp	r0, #0
 8006650:	d04e      	beq.n	80066f0 <_dtoa_r+0x238>
 8006652:	2300      	movs	r3, #0
 8006654:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006658:	930f      	str	r3, [sp, #60]	; 0x3c
 800665a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800665c:	1b1b      	subs	r3, r3, r4
 800665e:	1e5a      	subs	r2, r3, #1
 8006660:	bf46      	itte	mi
 8006662:	f1c3 0901 	rsbmi	r9, r3, #1
 8006666:	2300      	movmi	r3, #0
 8006668:	f04f 0900 	movpl.w	r9, #0
 800666c:	9209      	str	r2, [sp, #36]	; 0x24
 800666e:	bf48      	it	mi
 8006670:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006672:	f1bb 0f00 	cmp.w	fp, #0
 8006676:	db3d      	blt.n	80066f4 <_dtoa_r+0x23c>
 8006678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800667a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800667e:	445b      	add	r3, fp
 8006680:	9309      	str	r3, [sp, #36]	; 0x24
 8006682:	2300      	movs	r3, #0
 8006684:	930a      	str	r3, [sp, #40]	; 0x28
 8006686:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006688:	2b09      	cmp	r3, #9
 800668a:	d867      	bhi.n	800675c <_dtoa_r+0x2a4>
 800668c:	2b05      	cmp	r3, #5
 800668e:	bfc4      	itt	gt
 8006690:	3b04      	subgt	r3, #4
 8006692:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006694:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006696:	bfc8      	it	gt
 8006698:	2400      	movgt	r4, #0
 800669a:	f1a3 0302 	sub.w	r3, r3, #2
 800669e:	bfd8      	it	le
 80066a0:	2401      	movle	r4, #1
 80066a2:	2b03      	cmp	r3, #3
 80066a4:	f200 8086 	bhi.w	80067b4 <_dtoa_r+0x2fc>
 80066a8:	e8df f003 	tbb	[pc, r3]
 80066ac:	5637392c 	.word	0x5637392c
 80066b0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80066b4:	441c      	add	r4, r3
 80066b6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80066ba:	2b20      	cmp	r3, #32
 80066bc:	bfc1      	itttt	gt
 80066be:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066c2:	fa09 f903 	lslgt.w	r9, r9, r3
 80066c6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80066ca:	fa26 f303 	lsrgt.w	r3, r6, r3
 80066ce:	bfd6      	itet	le
 80066d0:	f1c3 0320 	rsble	r3, r3, #32
 80066d4:	ea49 0003 	orrgt.w	r0, r9, r3
 80066d8:	fa06 f003 	lslle.w	r0, r6, r3
 80066dc:	f7f9 fe82 	bl	80003e4 <__aeabi_ui2d>
 80066e0:	2201      	movs	r2, #1
 80066e2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80066e6:	3c01      	subs	r4, #1
 80066e8:	9213      	str	r2, [sp, #76]	; 0x4c
 80066ea:	e76f      	b.n	80065cc <_dtoa_r+0x114>
 80066ec:	2301      	movs	r3, #1
 80066ee:	e7b3      	b.n	8006658 <_dtoa_r+0x1a0>
 80066f0:	900f      	str	r0, [sp, #60]	; 0x3c
 80066f2:	e7b2      	b.n	800665a <_dtoa_r+0x1a2>
 80066f4:	f1cb 0300 	rsb	r3, fp, #0
 80066f8:	930a      	str	r3, [sp, #40]	; 0x28
 80066fa:	2300      	movs	r3, #0
 80066fc:	eba9 090b 	sub.w	r9, r9, fp
 8006700:	930e      	str	r3, [sp, #56]	; 0x38
 8006702:	e7c0      	b.n	8006686 <_dtoa_r+0x1ce>
 8006704:	2300      	movs	r3, #0
 8006706:	930b      	str	r3, [sp, #44]	; 0x2c
 8006708:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800670a:	2b00      	cmp	r3, #0
 800670c:	dc55      	bgt.n	80067ba <_dtoa_r+0x302>
 800670e:	2301      	movs	r3, #1
 8006710:	461a      	mov	r2, r3
 8006712:	9306      	str	r3, [sp, #24]
 8006714:	9308      	str	r3, [sp, #32]
 8006716:	9223      	str	r2, [sp, #140]	; 0x8c
 8006718:	e00b      	b.n	8006732 <_dtoa_r+0x27a>
 800671a:	2301      	movs	r3, #1
 800671c:	e7f3      	b.n	8006706 <_dtoa_r+0x24e>
 800671e:	2300      	movs	r3, #0
 8006720:	930b      	str	r3, [sp, #44]	; 0x2c
 8006722:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006724:	445b      	add	r3, fp
 8006726:	9306      	str	r3, [sp, #24]
 8006728:	3301      	adds	r3, #1
 800672a:	2b01      	cmp	r3, #1
 800672c:	9308      	str	r3, [sp, #32]
 800672e:	bfb8      	it	lt
 8006730:	2301      	movlt	r3, #1
 8006732:	2100      	movs	r1, #0
 8006734:	2204      	movs	r2, #4
 8006736:	69e8      	ldr	r0, [r5, #28]
 8006738:	f102 0614 	add.w	r6, r2, #20
 800673c:	429e      	cmp	r6, r3
 800673e:	d940      	bls.n	80067c2 <_dtoa_r+0x30a>
 8006740:	6041      	str	r1, [r0, #4]
 8006742:	4628      	mov	r0, r5
 8006744:	f000 fd98 	bl	8007278 <_Balloc>
 8006748:	9003      	str	r0, [sp, #12]
 800674a:	2800      	cmp	r0, #0
 800674c:	d13c      	bne.n	80067c8 <_dtoa_r+0x310>
 800674e:	4602      	mov	r2, r0
 8006750:	f240 11af 	movw	r1, #431	; 0x1af
 8006754:	4b16      	ldr	r3, [pc, #88]	; (80067b0 <_dtoa_r+0x2f8>)
 8006756:	e6c3      	b.n	80064e0 <_dtoa_r+0x28>
 8006758:	2301      	movs	r3, #1
 800675a:	e7e1      	b.n	8006720 <_dtoa_r+0x268>
 800675c:	2401      	movs	r4, #1
 800675e:	2300      	movs	r3, #0
 8006760:	940b      	str	r4, [sp, #44]	; 0x2c
 8006762:	9322      	str	r3, [sp, #136]	; 0x88
 8006764:	f04f 33ff 	mov.w	r3, #4294967295
 8006768:	2200      	movs	r2, #0
 800676a:	9306      	str	r3, [sp, #24]
 800676c:	9308      	str	r3, [sp, #32]
 800676e:	2312      	movs	r3, #18
 8006770:	e7d1      	b.n	8006716 <_dtoa_r+0x25e>
 8006772:	bf00      	nop
 8006774:	f3af 8000 	nop.w
 8006778:	636f4361 	.word	0x636f4361
 800677c:	3fd287a7 	.word	0x3fd287a7
 8006780:	8b60c8b3 	.word	0x8b60c8b3
 8006784:	3fc68a28 	.word	0x3fc68a28
 8006788:	509f79fb 	.word	0x509f79fb
 800678c:	3fd34413 	.word	0x3fd34413
 8006790:	0800860d 	.word	0x0800860d
 8006794:	08008624 	.word	0x08008624
 8006798:	7ff00000 	.word	0x7ff00000
 800679c:	08008609 	.word	0x08008609
 80067a0:	08008600 	.word	0x08008600
 80067a4:	080085dd 	.word	0x080085dd
 80067a8:	3ff80000 	.word	0x3ff80000
 80067ac:	08008710 	.word	0x08008710
 80067b0:	0800867c 	.word	0x0800867c
 80067b4:	2301      	movs	r3, #1
 80067b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80067b8:	e7d4      	b.n	8006764 <_dtoa_r+0x2ac>
 80067ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80067bc:	9306      	str	r3, [sp, #24]
 80067be:	9308      	str	r3, [sp, #32]
 80067c0:	e7b7      	b.n	8006732 <_dtoa_r+0x27a>
 80067c2:	3101      	adds	r1, #1
 80067c4:	0052      	lsls	r2, r2, #1
 80067c6:	e7b7      	b.n	8006738 <_dtoa_r+0x280>
 80067c8:	69eb      	ldr	r3, [r5, #28]
 80067ca:	9a03      	ldr	r2, [sp, #12]
 80067cc:	601a      	str	r2, [r3, #0]
 80067ce:	9b08      	ldr	r3, [sp, #32]
 80067d0:	2b0e      	cmp	r3, #14
 80067d2:	f200 80a8 	bhi.w	8006926 <_dtoa_r+0x46e>
 80067d6:	2c00      	cmp	r4, #0
 80067d8:	f000 80a5 	beq.w	8006926 <_dtoa_r+0x46e>
 80067dc:	f1bb 0f00 	cmp.w	fp, #0
 80067e0:	dd34      	ble.n	800684c <_dtoa_r+0x394>
 80067e2:	4b9a      	ldr	r3, [pc, #616]	; (8006a4c <_dtoa_r+0x594>)
 80067e4:	f00b 020f 	and.w	r2, fp, #15
 80067e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80067f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80067f4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80067f8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80067fc:	d016      	beq.n	800682c <_dtoa_r+0x374>
 80067fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006802:	4b93      	ldr	r3, [pc, #588]	; (8006a50 <_dtoa_r+0x598>)
 8006804:	2703      	movs	r7, #3
 8006806:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800680a:	f7f9 ff8f 	bl	800072c <__aeabi_ddiv>
 800680e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006812:	f004 040f 	and.w	r4, r4, #15
 8006816:	4e8e      	ldr	r6, [pc, #568]	; (8006a50 <_dtoa_r+0x598>)
 8006818:	b954      	cbnz	r4, 8006830 <_dtoa_r+0x378>
 800681a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800681e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006822:	f7f9 ff83 	bl	800072c <__aeabi_ddiv>
 8006826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800682a:	e029      	b.n	8006880 <_dtoa_r+0x3c8>
 800682c:	2702      	movs	r7, #2
 800682e:	e7f2      	b.n	8006816 <_dtoa_r+0x35e>
 8006830:	07e1      	lsls	r1, r4, #31
 8006832:	d508      	bpl.n	8006846 <_dtoa_r+0x38e>
 8006834:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006838:	e9d6 2300 	ldrd	r2, r3, [r6]
 800683c:	f7f9 fe4c 	bl	80004d8 <__aeabi_dmul>
 8006840:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006844:	3701      	adds	r7, #1
 8006846:	1064      	asrs	r4, r4, #1
 8006848:	3608      	adds	r6, #8
 800684a:	e7e5      	b.n	8006818 <_dtoa_r+0x360>
 800684c:	f000 80a5 	beq.w	800699a <_dtoa_r+0x4e2>
 8006850:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006854:	f1cb 0400 	rsb	r4, fp, #0
 8006858:	4b7c      	ldr	r3, [pc, #496]	; (8006a4c <_dtoa_r+0x594>)
 800685a:	f004 020f 	and.w	r2, r4, #15
 800685e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006866:	f7f9 fe37 	bl	80004d8 <__aeabi_dmul>
 800686a:	2702      	movs	r7, #2
 800686c:	2300      	movs	r3, #0
 800686e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006872:	4e77      	ldr	r6, [pc, #476]	; (8006a50 <_dtoa_r+0x598>)
 8006874:	1124      	asrs	r4, r4, #4
 8006876:	2c00      	cmp	r4, #0
 8006878:	f040 8084 	bne.w	8006984 <_dtoa_r+0x4cc>
 800687c:	2b00      	cmp	r3, #0
 800687e:	d1d2      	bne.n	8006826 <_dtoa_r+0x36e>
 8006880:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006884:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006888:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800688a:	2b00      	cmp	r3, #0
 800688c:	f000 8087 	beq.w	800699e <_dtoa_r+0x4e6>
 8006890:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006894:	2200      	movs	r2, #0
 8006896:	4b6f      	ldr	r3, [pc, #444]	; (8006a54 <_dtoa_r+0x59c>)
 8006898:	f7fa f890 	bl	80009bc <__aeabi_dcmplt>
 800689c:	2800      	cmp	r0, #0
 800689e:	d07e      	beq.n	800699e <_dtoa_r+0x4e6>
 80068a0:	9b08      	ldr	r3, [sp, #32]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d07b      	beq.n	800699e <_dtoa_r+0x4e6>
 80068a6:	9b06      	ldr	r3, [sp, #24]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	dd38      	ble.n	800691e <_dtoa_r+0x466>
 80068ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068b0:	2200      	movs	r2, #0
 80068b2:	4b69      	ldr	r3, [pc, #420]	; (8006a58 <_dtoa_r+0x5a0>)
 80068b4:	f7f9 fe10 	bl	80004d8 <__aeabi_dmul>
 80068b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068bc:	9c06      	ldr	r4, [sp, #24]
 80068be:	f10b 38ff 	add.w	r8, fp, #4294967295
 80068c2:	3701      	adds	r7, #1
 80068c4:	4638      	mov	r0, r7
 80068c6:	f7f9 fd9d 	bl	8000404 <__aeabi_i2d>
 80068ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068ce:	f7f9 fe03 	bl	80004d8 <__aeabi_dmul>
 80068d2:	2200      	movs	r2, #0
 80068d4:	4b61      	ldr	r3, [pc, #388]	; (8006a5c <_dtoa_r+0x5a4>)
 80068d6:	f7f9 fc49 	bl	800016c <__adddf3>
 80068da:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80068de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80068e2:	9611      	str	r6, [sp, #68]	; 0x44
 80068e4:	2c00      	cmp	r4, #0
 80068e6:	d15d      	bne.n	80069a4 <_dtoa_r+0x4ec>
 80068e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068ec:	2200      	movs	r2, #0
 80068ee:	4b5c      	ldr	r3, [pc, #368]	; (8006a60 <_dtoa_r+0x5a8>)
 80068f0:	f7f9 fc3a 	bl	8000168 <__aeabi_dsub>
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068fc:	4633      	mov	r3, r6
 80068fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006900:	f7fa f87a 	bl	80009f8 <__aeabi_dcmpgt>
 8006904:	2800      	cmp	r0, #0
 8006906:	f040 8295 	bne.w	8006e34 <_dtoa_r+0x97c>
 800690a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800690e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006910:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006914:	f7fa f852 	bl	80009bc <__aeabi_dcmplt>
 8006918:	2800      	cmp	r0, #0
 800691a:	f040 8289 	bne.w	8006e30 <_dtoa_r+0x978>
 800691e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006922:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006926:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006928:	2b00      	cmp	r3, #0
 800692a:	f2c0 8151 	blt.w	8006bd0 <_dtoa_r+0x718>
 800692e:	f1bb 0f0e 	cmp.w	fp, #14
 8006932:	f300 814d 	bgt.w	8006bd0 <_dtoa_r+0x718>
 8006936:	4b45      	ldr	r3, [pc, #276]	; (8006a4c <_dtoa_r+0x594>)
 8006938:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800693c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006940:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006944:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006946:	2b00      	cmp	r3, #0
 8006948:	f280 80da 	bge.w	8006b00 <_dtoa_r+0x648>
 800694c:	9b08      	ldr	r3, [sp, #32]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f300 80d6 	bgt.w	8006b00 <_dtoa_r+0x648>
 8006954:	f040 826b 	bne.w	8006e2e <_dtoa_r+0x976>
 8006958:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800695c:	2200      	movs	r2, #0
 800695e:	4b40      	ldr	r3, [pc, #256]	; (8006a60 <_dtoa_r+0x5a8>)
 8006960:	f7f9 fdba 	bl	80004d8 <__aeabi_dmul>
 8006964:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006968:	f7fa f83c 	bl	80009e4 <__aeabi_dcmpge>
 800696c:	9c08      	ldr	r4, [sp, #32]
 800696e:	4626      	mov	r6, r4
 8006970:	2800      	cmp	r0, #0
 8006972:	f040 8241 	bne.w	8006df8 <_dtoa_r+0x940>
 8006976:	2331      	movs	r3, #49	; 0x31
 8006978:	9f03      	ldr	r7, [sp, #12]
 800697a:	f10b 0b01 	add.w	fp, fp, #1
 800697e:	f807 3b01 	strb.w	r3, [r7], #1
 8006982:	e23d      	b.n	8006e00 <_dtoa_r+0x948>
 8006984:	07e2      	lsls	r2, r4, #31
 8006986:	d505      	bpl.n	8006994 <_dtoa_r+0x4dc>
 8006988:	e9d6 2300 	ldrd	r2, r3, [r6]
 800698c:	f7f9 fda4 	bl	80004d8 <__aeabi_dmul>
 8006990:	2301      	movs	r3, #1
 8006992:	3701      	adds	r7, #1
 8006994:	1064      	asrs	r4, r4, #1
 8006996:	3608      	adds	r6, #8
 8006998:	e76d      	b.n	8006876 <_dtoa_r+0x3be>
 800699a:	2702      	movs	r7, #2
 800699c:	e770      	b.n	8006880 <_dtoa_r+0x3c8>
 800699e:	46d8      	mov	r8, fp
 80069a0:	9c08      	ldr	r4, [sp, #32]
 80069a2:	e78f      	b.n	80068c4 <_dtoa_r+0x40c>
 80069a4:	9903      	ldr	r1, [sp, #12]
 80069a6:	4b29      	ldr	r3, [pc, #164]	; (8006a4c <_dtoa_r+0x594>)
 80069a8:	4421      	add	r1, r4
 80069aa:	9112      	str	r1, [sp, #72]	; 0x48
 80069ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069ae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069b2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069ba:	2900      	cmp	r1, #0
 80069bc:	d054      	beq.n	8006a68 <_dtoa_r+0x5b0>
 80069be:	2000      	movs	r0, #0
 80069c0:	4928      	ldr	r1, [pc, #160]	; (8006a64 <_dtoa_r+0x5ac>)
 80069c2:	f7f9 feb3 	bl	800072c <__aeabi_ddiv>
 80069c6:	463b      	mov	r3, r7
 80069c8:	4632      	mov	r2, r6
 80069ca:	f7f9 fbcd 	bl	8000168 <__aeabi_dsub>
 80069ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069d2:	9f03      	ldr	r7, [sp, #12]
 80069d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069d8:	f7fa f82e 	bl	8000a38 <__aeabi_d2iz>
 80069dc:	4604      	mov	r4, r0
 80069de:	f7f9 fd11 	bl	8000404 <__aeabi_i2d>
 80069e2:	4602      	mov	r2, r0
 80069e4:	460b      	mov	r3, r1
 80069e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069ea:	f7f9 fbbd 	bl	8000168 <__aeabi_dsub>
 80069ee:	4602      	mov	r2, r0
 80069f0:	460b      	mov	r3, r1
 80069f2:	3430      	adds	r4, #48	; 0x30
 80069f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80069f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069fc:	f807 4b01 	strb.w	r4, [r7], #1
 8006a00:	f7f9 ffdc 	bl	80009bc <__aeabi_dcmplt>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	d173      	bne.n	8006af0 <_dtoa_r+0x638>
 8006a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a0c:	2000      	movs	r0, #0
 8006a0e:	4911      	ldr	r1, [pc, #68]	; (8006a54 <_dtoa_r+0x59c>)
 8006a10:	f7f9 fbaa 	bl	8000168 <__aeabi_dsub>
 8006a14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a18:	f7f9 ffd0 	bl	80009bc <__aeabi_dcmplt>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	f040 80b6 	bne.w	8006b8e <_dtoa_r+0x6d6>
 8006a22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a24:	429f      	cmp	r7, r3
 8006a26:	f43f af7a 	beq.w	800691e <_dtoa_r+0x466>
 8006a2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a2e:	2200      	movs	r2, #0
 8006a30:	4b09      	ldr	r3, [pc, #36]	; (8006a58 <_dtoa_r+0x5a0>)
 8006a32:	f7f9 fd51 	bl	80004d8 <__aeabi_dmul>
 8006a36:	2200      	movs	r2, #0
 8006a38:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a40:	4b05      	ldr	r3, [pc, #20]	; (8006a58 <_dtoa_r+0x5a0>)
 8006a42:	f7f9 fd49 	bl	80004d8 <__aeabi_dmul>
 8006a46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a4a:	e7c3      	b.n	80069d4 <_dtoa_r+0x51c>
 8006a4c:	08008710 	.word	0x08008710
 8006a50:	080086e8 	.word	0x080086e8
 8006a54:	3ff00000 	.word	0x3ff00000
 8006a58:	40240000 	.word	0x40240000
 8006a5c:	401c0000 	.word	0x401c0000
 8006a60:	40140000 	.word	0x40140000
 8006a64:	3fe00000 	.word	0x3fe00000
 8006a68:	4630      	mov	r0, r6
 8006a6a:	4639      	mov	r1, r7
 8006a6c:	f7f9 fd34 	bl	80004d8 <__aeabi_dmul>
 8006a70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a72:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a76:	9c03      	ldr	r4, [sp, #12]
 8006a78:	9314      	str	r3, [sp, #80]	; 0x50
 8006a7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a7e:	f7f9 ffdb 	bl	8000a38 <__aeabi_d2iz>
 8006a82:	9015      	str	r0, [sp, #84]	; 0x54
 8006a84:	f7f9 fcbe 	bl	8000404 <__aeabi_i2d>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a90:	f7f9 fb6a 	bl	8000168 <__aeabi_dsub>
 8006a94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a96:	4606      	mov	r6, r0
 8006a98:	3330      	adds	r3, #48	; 0x30
 8006a9a:	f804 3b01 	strb.w	r3, [r4], #1
 8006a9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006aa0:	460f      	mov	r7, r1
 8006aa2:	429c      	cmp	r4, r3
 8006aa4:	f04f 0200 	mov.w	r2, #0
 8006aa8:	d124      	bne.n	8006af4 <_dtoa_r+0x63c>
 8006aaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006aae:	4baf      	ldr	r3, [pc, #700]	; (8006d6c <_dtoa_r+0x8b4>)
 8006ab0:	f7f9 fb5c 	bl	800016c <__adddf3>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	460b      	mov	r3, r1
 8006ab8:	4630      	mov	r0, r6
 8006aba:	4639      	mov	r1, r7
 8006abc:	f7f9 ff9c 	bl	80009f8 <__aeabi_dcmpgt>
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	d163      	bne.n	8006b8c <_dtoa_r+0x6d4>
 8006ac4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ac8:	2000      	movs	r0, #0
 8006aca:	49a8      	ldr	r1, [pc, #672]	; (8006d6c <_dtoa_r+0x8b4>)
 8006acc:	f7f9 fb4c 	bl	8000168 <__aeabi_dsub>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	460b      	mov	r3, r1
 8006ad4:	4630      	mov	r0, r6
 8006ad6:	4639      	mov	r1, r7
 8006ad8:	f7f9 ff70 	bl	80009bc <__aeabi_dcmplt>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	f43f af1e 	beq.w	800691e <_dtoa_r+0x466>
 8006ae2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006ae4:	1e7b      	subs	r3, r7, #1
 8006ae6:	9314      	str	r3, [sp, #80]	; 0x50
 8006ae8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006aec:	2b30      	cmp	r3, #48	; 0x30
 8006aee:	d0f8      	beq.n	8006ae2 <_dtoa_r+0x62a>
 8006af0:	46c3      	mov	fp, r8
 8006af2:	e03b      	b.n	8006b6c <_dtoa_r+0x6b4>
 8006af4:	4b9e      	ldr	r3, [pc, #632]	; (8006d70 <_dtoa_r+0x8b8>)
 8006af6:	f7f9 fcef 	bl	80004d8 <__aeabi_dmul>
 8006afa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006afe:	e7bc      	b.n	8006a7a <_dtoa_r+0x5c2>
 8006b00:	9f03      	ldr	r7, [sp, #12]
 8006b02:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006b06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	f7f9 fe0d 	bl	800072c <__aeabi_ddiv>
 8006b12:	f7f9 ff91 	bl	8000a38 <__aeabi_d2iz>
 8006b16:	4604      	mov	r4, r0
 8006b18:	f7f9 fc74 	bl	8000404 <__aeabi_i2d>
 8006b1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b20:	f7f9 fcda 	bl	80004d8 <__aeabi_dmul>
 8006b24:	4602      	mov	r2, r0
 8006b26:	460b      	mov	r3, r1
 8006b28:	4640      	mov	r0, r8
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	f7f9 fb1c 	bl	8000168 <__aeabi_dsub>
 8006b30:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006b34:	f807 6b01 	strb.w	r6, [r7], #1
 8006b38:	9e03      	ldr	r6, [sp, #12]
 8006b3a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006b3e:	1bbe      	subs	r6, r7, r6
 8006b40:	45b4      	cmp	ip, r6
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	d136      	bne.n	8006bb6 <_dtoa_r+0x6fe>
 8006b48:	f7f9 fb10 	bl	800016c <__adddf3>
 8006b4c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b50:	4680      	mov	r8, r0
 8006b52:	4689      	mov	r9, r1
 8006b54:	f7f9 ff50 	bl	80009f8 <__aeabi_dcmpgt>
 8006b58:	bb58      	cbnz	r0, 8006bb2 <_dtoa_r+0x6fa>
 8006b5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b5e:	4640      	mov	r0, r8
 8006b60:	4649      	mov	r1, r9
 8006b62:	f7f9 ff21 	bl	80009a8 <__aeabi_dcmpeq>
 8006b66:	b108      	cbz	r0, 8006b6c <_dtoa_r+0x6b4>
 8006b68:	07e3      	lsls	r3, r4, #31
 8006b6a:	d422      	bmi.n	8006bb2 <_dtoa_r+0x6fa>
 8006b6c:	4651      	mov	r1, sl
 8006b6e:	4628      	mov	r0, r5
 8006b70:	f000 fbc2 	bl	80072f8 <_Bfree>
 8006b74:	2300      	movs	r3, #0
 8006b76:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006b78:	703b      	strb	r3, [r7, #0]
 8006b7a:	f10b 0301 	add.w	r3, fp, #1
 8006b7e:	6013      	str	r3, [r2, #0]
 8006b80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f43f ace6 	beq.w	8006554 <_dtoa_r+0x9c>
 8006b88:	601f      	str	r7, [r3, #0]
 8006b8a:	e4e3      	b.n	8006554 <_dtoa_r+0x9c>
 8006b8c:	4627      	mov	r7, r4
 8006b8e:	463b      	mov	r3, r7
 8006b90:	461f      	mov	r7, r3
 8006b92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b96:	2a39      	cmp	r2, #57	; 0x39
 8006b98:	d107      	bne.n	8006baa <_dtoa_r+0x6f2>
 8006b9a:	9a03      	ldr	r2, [sp, #12]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d1f7      	bne.n	8006b90 <_dtoa_r+0x6d8>
 8006ba0:	2230      	movs	r2, #48	; 0x30
 8006ba2:	9903      	ldr	r1, [sp, #12]
 8006ba4:	f108 0801 	add.w	r8, r8, #1
 8006ba8:	700a      	strb	r2, [r1, #0]
 8006baa:	781a      	ldrb	r2, [r3, #0]
 8006bac:	3201      	adds	r2, #1
 8006bae:	701a      	strb	r2, [r3, #0]
 8006bb0:	e79e      	b.n	8006af0 <_dtoa_r+0x638>
 8006bb2:	46d8      	mov	r8, fp
 8006bb4:	e7eb      	b.n	8006b8e <_dtoa_r+0x6d6>
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	4b6d      	ldr	r3, [pc, #436]	; (8006d70 <_dtoa_r+0x8b8>)
 8006bba:	f7f9 fc8d 	bl	80004d8 <__aeabi_dmul>
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	4680      	mov	r8, r0
 8006bc4:	4689      	mov	r9, r1
 8006bc6:	f7f9 feef 	bl	80009a8 <__aeabi_dcmpeq>
 8006bca:	2800      	cmp	r0, #0
 8006bcc:	d09b      	beq.n	8006b06 <_dtoa_r+0x64e>
 8006bce:	e7cd      	b.n	8006b6c <_dtoa_r+0x6b4>
 8006bd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	f000 80c4 	beq.w	8006d60 <_dtoa_r+0x8a8>
 8006bd8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006bda:	2a01      	cmp	r2, #1
 8006bdc:	f300 80a8 	bgt.w	8006d30 <_dtoa_r+0x878>
 8006be0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006be2:	2a00      	cmp	r2, #0
 8006be4:	f000 80a0 	beq.w	8006d28 <_dtoa_r+0x870>
 8006be8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006bec:	464f      	mov	r7, r9
 8006bee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006bf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	441a      	add	r2, r3
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	4499      	add	r9, r3
 8006bfa:	9209      	str	r2, [sp, #36]	; 0x24
 8006bfc:	f000 fc32 	bl	8007464 <__i2b>
 8006c00:	4606      	mov	r6, r0
 8006c02:	b15f      	cbz	r7, 8006c1c <_dtoa_r+0x764>
 8006c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	dd08      	ble.n	8006c1c <_dtoa_r+0x764>
 8006c0a:	42bb      	cmp	r3, r7
 8006c0c:	bfa8      	it	ge
 8006c0e:	463b      	movge	r3, r7
 8006c10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c12:	eba9 0903 	sub.w	r9, r9, r3
 8006c16:	1aff      	subs	r7, r7, r3
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c1e:	b1f3      	cbz	r3, 8006c5e <_dtoa_r+0x7a6>
 8006c20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 80a0 	beq.w	8006d68 <_dtoa_r+0x8b0>
 8006c28:	2c00      	cmp	r4, #0
 8006c2a:	dd10      	ble.n	8006c4e <_dtoa_r+0x796>
 8006c2c:	4631      	mov	r1, r6
 8006c2e:	4622      	mov	r2, r4
 8006c30:	4628      	mov	r0, r5
 8006c32:	f000 fcd5 	bl	80075e0 <__pow5mult>
 8006c36:	4652      	mov	r2, sl
 8006c38:	4601      	mov	r1, r0
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	f000 fc27 	bl	8007490 <__multiply>
 8006c42:	4680      	mov	r8, r0
 8006c44:	4651      	mov	r1, sl
 8006c46:	4628      	mov	r0, r5
 8006c48:	f000 fb56 	bl	80072f8 <_Bfree>
 8006c4c:	46c2      	mov	sl, r8
 8006c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c50:	1b1a      	subs	r2, r3, r4
 8006c52:	d004      	beq.n	8006c5e <_dtoa_r+0x7a6>
 8006c54:	4651      	mov	r1, sl
 8006c56:	4628      	mov	r0, r5
 8006c58:	f000 fcc2 	bl	80075e0 <__pow5mult>
 8006c5c:	4682      	mov	sl, r0
 8006c5e:	2101      	movs	r1, #1
 8006c60:	4628      	mov	r0, r5
 8006c62:	f000 fbff 	bl	8007464 <__i2b>
 8006c66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c68:	4604      	mov	r4, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f340 8082 	ble.w	8006d74 <_dtoa_r+0x8bc>
 8006c70:	461a      	mov	r2, r3
 8006c72:	4601      	mov	r1, r0
 8006c74:	4628      	mov	r0, r5
 8006c76:	f000 fcb3 	bl	80075e0 <__pow5mult>
 8006c7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	dd7b      	ble.n	8006d7a <_dtoa_r+0x8c2>
 8006c82:	f04f 0800 	mov.w	r8, #0
 8006c86:	6923      	ldr	r3, [r4, #16]
 8006c88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c8c:	6918      	ldr	r0, [r3, #16]
 8006c8e:	f000 fb9b 	bl	80073c8 <__hi0bits>
 8006c92:	f1c0 0020 	rsb	r0, r0, #32
 8006c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c98:	4418      	add	r0, r3
 8006c9a:	f010 001f 	ands.w	r0, r0, #31
 8006c9e:	f000 8092 	beq.w	8006dc6 <_dtoa_r+0x90e>
 8006ca2:	f1c0 0320 	rsb	r3, r0, #32
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	f340 8085 	ble.w	8006db6 <_dtoa_r+0x8fe>
 8006cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cae:	f1c0 001c 	rsb	r0, r0, #28
 8006cb2:	4403      	add	r3, r0
 8006cb4:	4481      	add	r9, r0
 8006cb6:	4407      	add	r7, r0
 8006cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8006cba:	f1b9 0f00 	cmp.w	r9, #0
 8006cbe:	dd05      	ble.n	8006ccc <_dtoa_r+0x814>
 8006cc0:	4651      	mov	r1, sl
 8006cc2:	464a      	mov	r2, r9
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	f000 fce5 	bl	8007694 <__lshift>
 8006cca:	4682      	mov	sl, r0
 8006ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	dd05      	ble.n	8006cde <_dtoa_r+0x826>
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	f000 fcdc 	bl	8007694 <__lshift>
 8006cdc:	4604      	mov	r4, r0
 8006cde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d072      	beq.n	8006dca <_dtoa_r+0x912>
 8006ce4:	4621      	mov	r1, r4
 8006ce6:	4650      	mov	r0, sl
 8006ce8:	f000 fd40 	bl	800776c <__mcmp>
 8006cec:	2800      	cmp	r0, #0
 8006cee:	da6c      	bge.n	8006dca <_dtoa_r+0x912>
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	4651      	mov	r1, sl
 8006cf4:	220a      	movs	r2, #10
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	f000 fb20 	bl	800733c <__multadd>
 8006cfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cfe:	4682      	mov	sl, r0
 8006d00:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	f000 81ac 	beq.w	8007062 <_dtoa_r+0xbaa>
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	4631      	mov	r1, r6
 8006d0e:	220a      	movs	r2, #10
 8006d10:	4628      	mov	r0, r5
 8006d12:	f000 fb13 	bl	800733c <__multadd>
 8006d16:	9b06      	ldr	r3, [sp, #24]
 8006d18:	4606      	mov	r6, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	f300 8093 	bgt.w	8006e46 <_dtoa_r+0x98e>
 8006d20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	dc59      	bgt.n	8006dda <_dtoa_r+0x922>
 8006d26:	e08e      	b.n	8006e46 <_dtoa_r+0x98e>
 8006d28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d2a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d2e:	e75d      	b.n	8006bec <_dtoa_r+0x734>
 8006d30:	9b08      	ldr	r3, [sp, #32]
 8006d32:	1e5c      	subs	r4, r3, #1
 8006d34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d36:	42a3      	cmp	r3, r4
 8006d38:	bfbf      	itttt	lt
 8006d3a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006d3c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006d3e:	1ae3      	sublt	r3, r4, r3
 8006d40:	18d2      	addlt	r2, r2, r3
 8006d42:	bfa8      	it	ge
 8006d44:	1b1c      	subge	r4, r3, r4
 8006d46:	9b08      	ldr	r3, [sp, #32]
 8006d48:	bfbe      	ittt	lt
 8006d4a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006d4c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006d4e:	2400      	movlt	r4, #0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	bfb5      	itete	lt
 8006d54:	eba9 0703 	sublt.w	r7, r9, r3
 8006d58:	464f      	movge	r7, r9
 8006d5a:	2300      	movlt	r3, #0
 8006d5c:	9b08      	ldrge	r3, [sp, #32]
 8006d5e:	e747      	b.n	8006bf0 <_dtoa_r+0x738>
 8006d60:	464f      	mov	r7, r9
 8006d62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006d64:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006d66:	e74c      	b.n	8006c02 <_dtoa_r+0x74a>
 8006d68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d6a:	e773      	b.n	8006c54 <_dtoa_r+0x79c>
 8006d6c:	3fe00000 	.word	0x3fe00000
 8006d70:	40240000 	.word	0x40240000
 8006d74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	dc18      	bgt.n	8006dac <_dtoa_r+0x8f4>
 8006d7a:	9b04      	ldr	r3, [sp, #16]
 8006d7c:	b9b3      	cbnz	r3, 8006dac <_dtoa_r+0x8f4>
 8006d7e:	9b05      	ldr	r3, [sp, #20]
 8006d80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d84:	b993      	cbnz	r3, 8006dac <_dtoa_r+0x8f4>
 8006d86:	9b05      	ldr	r3, [sp, #20]
 8006d88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d8c:	0d1b      	lsrs	r3, r3, #20
 8006d8e:	051b      	lsls	r3, r3, #20
 8006d90:	b17b      	cbz	r3, 8006db2 <_dtoa_r+0x8fa>
 8006d92:	f04f 0801 	mov.w	r8, #1
 8006d96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d98:	f109 0901 	add.w	r9, r9, #1
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006da0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f47f af6f 	bne.w	8006c86 <_dtoa_r+0x7ce>
 8006da8:	2001      	movs	r0, #1
 8006daa:	e774      	b.n	8006c96 <_dtoa_r+0x7de>
 8006dac:	f04f 0800 	mov.w	r8, #0
 8006db0:	e7f6      	b.n	8006da0 <_dtoa_r+0x8e8>
 8006db2:	4698      	mov	r8, r3
 8006db4:	e7f4      	b.n	8006da0 <_dtoa_r+0x8e8>
 8006db6:	d080      	beq.n	8006cba <_dtoa_r+0x802>
 8006db8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dba:	331c      	adds	r3, #28
 8006dbc:	441a      	add	r2, r3
 8006dbe:	4499      	add	r9, r3
 8006dc0:	441f      	add	r7, r3
 8006dc2:	9209      	str	r2, [sp, #36]	; 0x24
 8006dc4:	e779      	b.n	8006cba <_dtoa_r+0x802>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	e7f6      	b.n	8006db8 <_dtoa_r+0x900>
 8006dca:	9b08      	ldr	r3, [sp, #32]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	dc34      	bgt.n	8006e3a <_dtoa_r+0x982>
 8006dd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	dd31      	ble.n	8006e3a <_dtoa_r+0x982>
 8006dd6:	9b08      	ldr	r3, [sp, #32]
 8006dd8:	9306      	str	r3, [sp, #24]
 8006dda:	9b06      	ldr	r3, [sp, #24]
 8006ddc:	b963      	cbnz	r3, 8006df8 <_dtoa_r+0x940>
 8006dde:	4621      	mov	r1, r4
 8006de0:	2205      	movs	r2, #5
 8006de2:	4628      	mov	r0, r5
 8006de4:	f000 faaa 	bl	800733c <__multadd>
 8006de8:	4601      	mov	r1, r0
 8006dea:	4604      	mov	r4, r0
 8006dec:	4650      	mov	r0, sl
 8006dee:	f000 fcbd 	bl	800776c <__mcmp>
 8006df2:	2800      	cmp	r0, #0
 8006df4:	f73f adbf 	bgt.w	8006976 <_dtoa_r+0x4be>
 8006df8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006dfa:	9f03      	ldr	r7, [sp, #12]
 8006dfc:	ea6f 0b03 	mvn.w	fp, r3
 8006e00:	f04f 0800 	mov.w	r8, #0
 8006e04:	4621      	mov	r1, r4
 8006e06:	4628      	mov	r0, r5
 8006e08:	f000 fa76 	bl	80072f8 <_Bfree>
 8006e0c:	2e00      	cmp	r6, #0
 8006e0e:	f43f aead 	beq.w	8006b6c <_dtoa_r+0x6b4>
 8006e12:	f1b8 0f00 	cmp.w	r8, #0
 8006e16:	d005      	beq.n	8006e24 <_dtoa_r+0x96c>
 8006e18:	45b0      	cmp	r8, r6
 8006e1a:	d003      	beq.n	8006e24 <_dtoa_r+0x96c>
 8006e1c:	4641      	mov	r1, r8
 8006e1e:	4628      	mov	r0, r5
 8006e20:	f000 fa6a 	bl	80072f8 <_Bfree>
 8006e24:	4631      	mov	r1, r6
 8006e26:	4628      	mov	r0, r5
 8006e28:	f000 fa66 	bl	80072f8 <_Bfree>
 8006e2c:	e69e      	b.n	8006b6c <_dtoa_r+0x6b4>
 8006e2e:	2400      	movs	r4, #0
 8006e30:	4626      	mov	r6, r4
 8006e32:	e7e1      	b.n	8006df8 <_dtoa_r+0x940>
 8006e34:	46c3      	mov	fp, r8
 8006e36:	4626      	mov	r6, r4
 8006e38:	e59d      	b.n	8006976 <_dtoa_r+0x4be>
 8006e3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f000 80c8 	beq.w	8006fd2 <_dtoa_r+0xb1a>
 8006e42:	9b08      	ldr	r3, [sp, #32]
 8006e44:	9306      	str	r3, [sp, #24]
 8006e46:	2f00      	cmp	r7, #0
 8006e48:	dd05      	ble.n	8006e56 <_dtoa_r+0x99e>
 8006e4a:	4631      	mov	r1, r6
 8006e4c:	463a      	mov	r2, r7
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f000 fc20 	bl	8007694 <__lshift>
 8006e54:	4606      	mov	r6, r0
 8006e56:	f1b8 0f00 	cmp.w	r8, #0
 8006e5a:	d05b      	beq.n	8006f14 <_dtoa_r+0xa5c>
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	6871      	ldr	r1, [r6, #4]
 8006e60:	f000 fa0a 	bl	8007278 <_Balloc>
 8006e64:	4607      	mov	r7, r0
 8006e66:	b928      	cbnz	r0, 8006e74 <_dtoa_r+0x9bc>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006e6e:	4b81      	ldr	r3, [pc, #516]	; (8007074 <_dtoa_r+0xbbc>)
 8006e70:	f7ff bb36 	b.w	80064e0 <_dtoa_r+0x28>
 8006e74:	6932      	ldr	r2, [r6, #16]
 8006e76:	f106 010c 	add.w	r1, r6, #12
 8006e7a:	3202      	adds	r2, #2
 8006e7c:	0092      	lsls	r2, r2, #2
 8006e7e:	300c      	adds	r0, #12
 8006e80:	f000 ff9e 	bl	8007dc0 <memcpy>
 8006e84:	2201      	movs	r2, #1
 8006e86:	4639      	mov	r1, r7
 8006e88:	4628      	mov	r0, r5
 8006e8a:	f000 fc03 	bl	8007694 <__lshift>
 8006e8e:	46b0      	mov	r8, r6
 8006e90:	4606      	mov	r6, r0
 8006e92:	9b03      	ldr	r3, [sp, #12]
 8006e94:	9a03      	ldr	r2, [sp, #12]
 8006e96:	3301      	adds	r3, #1
 8006e98:	9308      	str	r3, [sp, #32]
 8006e9a:	9b06      	ldr	r3, [sp, #24]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ea0:	9b04      	ldr	r3, [sp, #16]
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ea8:	9b08      	ldr	r3, [sp, #32]
 8006eaa:	4621      	mov	r1, r4
 8006eac:	3b01      	subs	r3, #1
 8006eae:	4650      	mov	r0, sl
 8006eb0:	9304      	str	r3, [sp, #16]
 8006eb2:	f7ff fa76 	bl	80063a2 <quorem>
 8006eb6:	4641      	mov	r1, r8
 8006eb8:	9006      	str	r0, [sp, #24]
 8006eba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006ebe:	4650      	mov	r0, sl
 8006ec0:	f000 fc54 	bl	800776c <__mcmp>
 8006ec4:	4632      	mov	r2, r6
 8006ec6:	9009      	str	r0, [sp, #36]	; 0x24
 8006ec8:	4621      	mov	r1, r4
 8006eca:	4628      	mov	r0, r5
 8006ecc:	f000 fc6a 	bl	80077a4 <__mdiff>
 8006ed0:	68c2      	ldr	r2, [r0, #12]
 8006ed2:	4607      	mov	r7, r0
 8006ed4:	bb02      	cbnz	r2, 8006f18 <_dtoa_r+0xa60>
 8006ed6:	4601      	mov	r1, r0
 8006ed8:	4650      	mov	r0, sl
 8006eda:	f000 fc47 	bl	800776c <__mcmp>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	4639      	mov	r1, r7
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	920c      	str	r2, [sp, #48]	; 0x30
 8006ee6:	f000 fa07 	bl	80072f8 <_Bfree>
 8006eea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006eec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006eee:	9f08      	ldr	r7, [sp, #32]
 8006ef0:	ea43 0102 	orr.w	r1, r3, r2
 8006ef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ef6:	4319      	orrs	r1, r3
 8006ef8:	d110      	bne.n	8006f1c <_dtoa_r+0xa64>
 8006efa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006efe:	d029      	beq.n	8006f54 <_dtoa_r+0xa9c>
 8006f00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	dd02      	ble.n	8006f0c <_dtoa_r+0xa54>
 8006f06:	9b06      	ldr	r3, [sp, #24]
 8006f08:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006f0c:	9b04      	ldr	r3, [sp, #16]
 8006f0e:	f883 9000 	strb.w	r9, [r3]
 8006f12:	e777      	b.n	8006e04 <_dtoa_r+0x94c>
 8006f14:	4630      	mov	r0, r6
 8006f16:	e7ba      	b.n	8006e8e <_dtoa_r+0x9d6>
 8006f18:	2201      	movs	r2, #1
 8006f1a:	e7e1      	b.n	8006ee0 <_dtoa_r+0xa28>
 8006f1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	db04      	blt.n	8006f2c <_dtoa_r+0xa74>
 8006f22:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006f24:	430b      	orrs	r3, r1
 8006f26:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f28:	430b      	orrs	r3, r1
 8006f2a:	d120      	bne.n	8006f6e <_dtoa_r+0xab6>
 8006f2c:	2a00      	cmp	r2, #0
 8006f2e:	dded      	ble.n	8006f0c <_dtoa_r+0xa54>
 8006f30:	4651      	mov	r1, sl
 8006f32:	2201      	movs	r2, #1
 8006f34:	4628      	mov	r0, r5
 8006f36:	f000 fbad 	bl	8007694 <__lshift>
 8006f3a:	4621      	mov	r1, r4
 8006f3c:	4682      	mov	sl, r0
 8006f3e:	f000 fc15 	bl	800776c <__mcmp>
 8006f42:	2800      	cmp	r0, #0
 8006f44:	dc03      	bgt.n	8006f4e <_dtoa_r+0xa96>
 8006f46:	d1e1      	bne.n	8006f0c <_dtoa_r+0xa54>
 8006f48:	f019 0f01 	tst.w	r9, #1
 8006f4c:	d0de      	beq.n	8006f0c <_dtoa_r+0xa54>
 8006f4e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f52:	d1d8      	bne.n	8006f06 <_dtoa_r+0xa4e>
 8006f54:	2339      	movs	r3, #57	; 0x39
 8006f56:	9a04      	ldr	r2, [sp, #16]
 8006f58:	7013      	strb	r3, [r2, #0]
 8006f5a:	463b      	mov	r3, r7
 8006f5c:	461f      	mov	r7, r3
 8006f5e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	2a39      	cmp	r2, #57	; 0x39
 8006f66:	d06b      	beq.n	8007040 <_dtoa_r+0xb88>
 8006f68:	3201      	adds	r2, #1
 8006f6a:	701a      	strb	r2, [r3, #0]
 8006f6c:	e74a      	b.n	8006e04 <_dtoa_r+0x94c>
 8006f6e:	2a00      	cmp	r2, #0
 8006f70:	dd07      	ble.n	8006f82 <_dtoa_r+0xaca>
 8006f72:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f76:	d0ed      	beq.n	8006f54 <_dtoa_r+0xa9c>
 8006f78:	9a04      	ldr	r2, [sp, #16]
 8006f7a:	f109 0301 	add.w	r3, r9, #1
 8006f7e:	7013      	strb	r3, [r2, #0]
 8006f80:	e740      	b.n	8006e04 <_dtoa_r+0x94c>
 8006f82:	9b08      	ldr	r3, [sp, #32]
 8006f84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f86:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d042      	beq.n	8007014 <_dtoa_r+0xb5c>
 8006f8e:	4651      	mov	r1, sl
 8006f90:	2300      	movs	r3, #0
 8006f92:	220a      	movs	r2, #10
 8006f94:	4628      	mov	r0, r5
 8006f96:	f000 f9d1 	bl	800733c <__multadd>
 8006f9a:	45b0      	cmp	r8, r6
 8006f9c:	4682      	mov	sl, r0
 8006f9e:	f04f 0300 	mov.w	r3, #0
 8006fa2:	f04f 020a 	mov.w	r2, #10
 8006fa6:	4641      	mov	r1, r8
 8006fa8:	4628      	mov	r0, r5
 8006faa:	d107      	bne.n	8006fbc <_dtoa_r+0xb04>
 8006fac:	f000 f9c6 	bl	800733c <__multadd>
 8006fb0:	4680      	mov	r8, r0
 8006fb2:	4606      	mov	r6, r0
 8006fb4:	9b08      	ldr	r3, [sp, #32]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	9308      	str	r3, [sp, #32]
 8006fba:	e775      	b.n	8006ea8 <_dtoa_r+0x9f0>
 8006fbc:	f000 f9be 	bl	800733c <__multadd>
 8006fc0:	4631      	mov	r1, r6
 8006fc2:	4680      	mov	r8, r0
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	220a      	movs	r2, #10
 8006fc8:	4628      	mov	r0, r5
 8006fca:	f000 f9b7 	bl	800733c <__multadd>
 8006fce:	4606      	mov	r6, r0
 8006fd0:	e7f0      	b.n	8006fb4 <_dtoa_r+0xafc>
 8006fd2:	9b08      	ldr	r3, [sp, #32]
 8006fd4:	9306      	str	r3, [sp, #24]
 8006fd6:	9f03      	ldr	r7, [sp, #12]
 8006fd8:	4621      	mov	r1, r4
 8006fda:	4650      	mov	r0, sl
 8006fdc:	f7ff f9e1 	bl	80063a2 <quorem>
 8006fe0:	9b03      	ldr	r3, [sp, #12]
 8006fe2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006fe6:	f807 9b01 	strb.w	r9, [r7], #1
 8006fea:	1afa      	subs	r2, r7, r3
 8006fec:	9b06      	ldr	r3, [sp, #24]
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	dd07      	ble.n	8007002 <_dtoa_r+0xb4a>
 8006ff2:	4651      	mov	r1, sl
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	220a      	movs	r2, #10
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	f000 f99f 	bl	800733c <__multadd>
 8006ffe:	4682      	mov	sl, r0
 8007000:	e7ea      	b.n	8006fd8 <_dtoa_r+0xb20>
 8007002:	9b06      	ldr	r3, [sp, #24]
 8007004:	f04f 0800 	mov.w	r8, #0
 8007008:	2b00      	cmp	r3, #0
 800700a:	bfcc      	ite	gt
 800700c:	461f      	movgt	r7, r3
 800700e:	2701      	movle	r7, #1
 8007010:	9b03      	ldr	r3, [sp, #12]
 8007012:	441f      	add	r7, r3
 8007014:	4651      	mov	r1, sl
 8007016:	2201      	movs	r2, #1
 8007018:	4628      	mov	r0, r5
 800701a:	f000 fb3b 	bl	8007694 <__lshift>
 800701e:	4621      	mov	r1, r4
 8007020:	4682      	mov	sl, r0
 8007022:	f000 fba3 	bl	800776c <__mcmp>
 8007026:	2800      	cmp	r0, #0
 8007028:	dc97      	bgt.n	8006f5a <_dtoa_r+0xaa2>
 800702a:	d102      	bne.n	8007032 <_dtoa_r+0xb7a>
 800702c:	f019 0f01 	tst.w	r9, #1
 8007030:	d193      	bne.n	8006f5a <_dtoa_r+0xaa2>
 8007032:	463b      	mov	r3, r7
 8007034:	461f      	mov	r7, r3
 8007036:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800703a:	2a30      	cmp	r2, #48	; 0x30
 800703c:	d0fa      	beq.n	8007034 <_dtoa_r+0xb7c>
 800703e:	e6e1      	b.n	8006e04 <_dtoa_r+0x94c>
 8007040:	9a03      	ldr	r2, [sp, #12]
 8007042:	429a      	cmp	r2, r3
 8007044:	d18a      	bne.n	8006f5c <_dtoa_r+0xaa4>
 8007046:	2331      	movs	r3, #49	; 0x31
 8007048:	f10b 0b01 	add.w	fp, fp, #1
 800704c:	e797      	b.n	8006f7e <_dtoa_r+0xac6>
 800704e:	4b0a      	ldr	r3, [pc, #40]	; (8007078 <_dtoa_r+0xbc0>)
 8007050:	f7ff ba9f 	b.w	8006592 <_dtoa_r+0xda>
 8007054:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007056:	2b00      	cmp	r3, #0
 8007058:	f47f aa77 	bne.w	800654a <_dtoa_r+0x92>
 800705c:	4b07      	ldr	r3, [pc, #28]	; (800707c <_dtoa_r+0xbc4>)
 800705e:	f7ff ba98 	b.w	8006592 <_dtoa_r+0xda>
 8007062:	9b06      	ldr	r3, [sp, #24]
 8007064:	2b00      	cmp	r3, #0
 8007066:	dcb6      	bgt.n	8006fd6 <_dtoa_r+0xb1e>
 8007068:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800706a:	2b02      	cmp	r3, #2
 800706c:	f73f aeb5 	bgt.w	8006dda <_dtoa_r+0x922>
 8007070:	e7b1      	b.n	8006fd6 <_dtoa_r+0xb1e>
 8007072:	bf00      	nop
 8007074:	0800867c 	.word	0x0800867c
 8007078:	080085dc 	.word	0x080085dc
 800707c:	08008600 	.word	0x08008600

08007080 <_free_r>:
 8007080:	b538      	push	{r3, r4, r5, lr}
 8007082:	4605      	mov	r5, r0
 8007084:	2900      	cmp	r1, #0
 8007086:	d040      	beq.n	800710a <_free_r+0x8a>
 8007088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800708c:	1f0c      	subs	r4, r1, #4
 800708e:	2b00      	cmp	r3, #0
 8007090:	bfb8      	it	lt
 8007092:	18e4      	addlt	r4, r4, r3
 8007094:	f000 f8e4 	bl	8007260 <__malloc_lock>
 8007098:	4a1c      	ldr	r2, [pc, #112]	; (800710c <_free_r+0x8c>)
 800709a:	6813      	ldr	r3, [r2, #0]
 800709c:	b933      	cbnz	r3, 80070ac <_free_r+0x2c>
 800709e:	6063      	str	r3, [r4, #4]
 80070a0:	6014      	str	r4, [r2, #0]
 80070a2:	4628      	mov	r0, r5
 80070a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070a8:	f000 b8e0 	b.w	800726c <__malloc_unlock>
 80070ac:	42a3      	cmp	r3, r4
 80070ae:	d908      	bls.n	80070c2 <_free_r+0x42>
 80070b0:	6820      	ldr	r0, [r4, #0]
 80070b2:	1821      	adds	r1, r4, r0
 80070b4:	428b      	cmp	r3, r1
 80070b6:	bf01      	itttt	eq
 80070b8:	6819      	ldreq	r1, [r3, #0]
 80070ba:	685b      	ldreq	r3, [r3, #4]
 80070bc:	1809      	addeq	r1, r1, r0
 80070be:	6021      	streq	r1, [r4, #0]
 80070c0:	e7ed      	b.n	800709e <_free_r+0x1e>
 80070c2:	461a      	mov	r2, r3
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	b10b      	cbz	r3, 80070cc <_free_r+0x4c>
 80070c8:	42a3      	cmp	r3, r4
 80070ca:	d9fa      	bls.n	80070c2 <_free_r+0x42>
 80070cc:	6811      	ldr	r1, [r2, #0]
 80070ce:	1850      	adds	r0, r2, r1
 80070d0:	42a0      	cmp	r0, r4
 80070d2:	d10b      	bne.n	80070ec <_free_r+0x6c>
 80070d4:	6820      	ldr	r0, [r4, #0]
 80070d6:	4401      	add	r1, r0
 80070d8:	1850      	adds	r0, r2, r1
 80070da:	4283      	cmp	r3, r0
 80070dc:	6011      	str	r1, [r2, #0]
 80070de:	d1e0      	bne.n	80070a2 <_free_r+0x22>
 80070e0:	6818      	ldr	r0, [r3, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	4408      	add	r0, r1
 80070e6:	6010      	str	r0, [r2, #0]
 80070e8:	6053      	str	r3, [r2, #4]
 80070ea:	e7da      	b.n	80070a2 <_free_r+0x22>
 80070ec:	d902      	bls.n	80070f4 <_free_r+0x74>
 80070ee:	230c      	movs	r3, #12
 80070f0:	602b      	str	r3, [r5, #0]
 80070f2:	e7d6      	b.n	80070a2 <_free_r+0x22>
 80070f4:	6820      	ldr	r0, [r4, #0]
 80070f6:	1821      	adds	r1, r4, r0
 80070f8:	428b      	cmp	r3, r1
 80070fa:	bf01      	itttt	eq
 80070fc:	6819      	ldreq	r1, [r3, #0]
 80070fe:	685b      	ldreq	r3, [r3, #4]
 8007100:	1809      	addeq	r1, r1, r0
 8007102:	6021      	streq	r1, [r4, #0]
 8007104:	6063      	str	r3, [r4, #4]
 8007106:	6054      	str	r4, [r2, #4]
 8007108:	e7cb      	b.n	80070a2 <_free_r+0x22>
 800710a:	bd38      	pop	{r3, r4, r5, pc}
 800710c:	200004a8 	.word	0x200004a8

08007110 <malloc>:
 8007110:	4b02      	ldr	r3, [pc, #8]	; (800711c <malloc+0xc>)
 8007112:	4601      	mov	r1, r0
 8007114:	6818      	ldr	r0, [r3, #0]
 8007116:	f000 b823 	b.w	8007160 <_malloc_r>
 800711a:	bf00      	nop
 800711c:	20000068 	.word	0x20000068

08007120 <sbrk_aligned>:
 8007120:	b570      	push	{r4, r5, r6, lr}
 8007122:	4e0e      	ldr	r6, [pc, #56]	; (800715c <sbrk_aligned+0x3c>)
 8007124:	460c      	mov	r4, r1
 8007126:	6831      	ldr	r1, [r6, #0]
 8007128:	4605      	mov	r5, r0
 800712a:	b911      	cbnz	r1, 8007132 <sbrk_aligned+0x12>
 800712c:	f000 fe38 	bl	8007da0 <_sbrk_r>
 8007130:	6030      	str	r0, [r6, #0]
 8007132:	4621      	mov	r1, r4
 8007134:	4628      	mov	r0, r5
 8007136:	f000 fe33 	bl	8007da0 <_sbrk_r>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	d00a      	beq.n	8007154 <sbrk_aligned+0x34>
 800713e:	1cc4      	adds	r4, r0, #3
 8007140:	f024 0403 	bic.w	r4, r4, #3
 8007144:	42a0      	cmp	r0, r4
 8007146:	d007      	beq.n	8007158 <sbrk_aligned+0x38>
 8007148:	1a21      	subs	r1, r4, r0
 800714a:	4628      	mov	r0, r5
 800714c:	f000 fe28 	bl	8007da0 <_sbrk_r>
 8007150:	3001      	adds	r0, #1
 8007152:	d101      	bne.n	8007158 <sbrk_aligned+0x38>
 8007154:	f04f 34ff 	mov.w	r4, #4294967295
 8007158:	4620      	mov	r0, r4
 800715a:	bd70      	pop	{r4, r5, r6, pc}
 800715c:	200004ac 	.word	0x200004ac

08007160 <_malloc_r>:
 8007160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007164:	1ccd      	adds	r5, r1, #3
 8007166:	f025 0503 	bic.w	r5, r5, #3
 800716a:	3508      	adds	r5, #8
 800716c:	2d0c      	cmp	r5, #12
 800716e:	bf38      	it	cc
 8007170:	250c      	movcc	r5, #12
 8007172:	2d00      	cmp	r5, #0
 8007174:	4607      	mov	r7, r0
 8007176:	db01      	blt.n	800717c <_malloc_r+0x1c>
 8007178:	42a9      	cmp	r1, r5
 800717a:	d905      	bls.n	8007188 <_malloc_r+0x28>
 800717c:	230c      	movs	r3, #12
 800717e:	2600      	movs	r6, #0
 8007180:	603b      	str	r3, [r7, #0]
 8007182:	4630      	mov	r0, r6
 8007184:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007188:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800725c <_malloc_r+0xfc>
 800718c:	f000 f868 	bl	8007260 <__malloc_lock>
 8007190:	f8d8 3000 	ldr.w	r3, [r8]
 8007194:	461c      	mov	r4, r3
 8007196:	bb5c      	cbnz	r4, 80071f0 <_malloc_r+0x90>
 8007198:	4629      	mov	r1, r5
 800719a:	4638      	mov	r0, r7
 800719c:	f7ff ffc0 	bl	8007120 <sbrk_aligned>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	4604      	mov	r4, r0
 80071a4:	d155      	bne.n	8007252 <_malloc_r+0xf2>
 80071a6:	f8d8 4000 	ldr.w	r4, [r8]
 80071aa:	4626      	mov	r6, r4
 80071ac:	2e00      	cmp	r6, #0
 80071ae:	d145      	bne.n	800723c <_malloc_r+0xdc>
 80071b0:	2c00      	cmp	r4, #0
 80071b2:	d048      	beq.n	8007246 <_malloc_r+0xe6>
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	4631      	mov	r1, r6
 80071b8:	4638      	mov	r0, r7
 80071ba:	eb04 0903 	add.w	r9, r4, r3
 80071be:	f000 fdef 	bl	8007da0 <_sbrk_r>
 80071c2:	4581      	cmp	r9, r0
 80071c4:	d13f      	bne.n	8007246 <_malloc_r+0xe6>
 80071c6:	6821      	ldr	r1, [r4, #0]
 80071c8:	4638      	mov	r0, r7
 80071ca:	1a6d      	subs	r5, r5, r1
 80071cc:	4629      	mov	r1, r5
 80071ce:	f7ff ffa7 	bl	8007120 <sbrk_aligned>
 80071d2:	3001      	adds	r0, #1
 80071d4:	d037      	beq.n	8007246 <_malloc_r+0xe6>
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	442b      	add	r3, r5
 80071da:	6023      	str	r3, [r4, #0]
 80071dc:	f8d8 3000 	ldr.w	r3, [r8]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d038      	beq.n	8007256 <_malloc_r+0xf6>
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	42a2      	cmp	r2, r4
 80071e8:	d12b      	bne.n	8007242 <_malloc_r+0xe2>
 80071ea:	2200      	movs	r2, #0
 80071ec:	605a      	str	r2, [r3, #4]
 80071ee:	e00f      	b.n	8007210 <_malloc_r+0xb0>
 80071f0:	6822      	ldr	r2, [r4, #0]
 80071f2:	1b52      	subs	r2, r2, r5
 80071f4:	d41f      	bmi.n	8007236 <_malloc_r+0xd6>
 80071f6:	2a0b      	cmp	r2, #11
 80071f8:	d917      	bls.n	800722a <_malloc_r+0xca>
 80071fa:	1961      	adds	r1, r4, r5
 80071fc:	42a3      	cmp	r3, r4
 80071fe:	6025      	str	r5, [r4, #0]
 8007200:	bf18      	it	ne
 8007202:	6059      	strne	r1, [r3, #4]
 8007204:	6863      	ldr	r3, [r4, #4]
 8007206:	bf08      	it	eq
 8007208:	f8c8 1000 	streq.w	r1, [r8]
 800720c:	5162      	str	r2, [r4, r5]
 800720e:	604b      	str	r3, [r1, #4]
 8007210:	4638      	mov	r0, r7
 8007212:	f104 060b 	add.w	r6, r4, #11
 8007216:	f000 f829 	bl	800726c <__malloc_unlock>
 800721a:	f026 0607 	bic.w	r6, r6, #7
 800721e:	1d23      	adds	r3, r4, #4
 8007220:	1af2      	subs	r2, r6, r3
 8007222:	d0ae      	beq.n	8007182 <_malloc_r+0x22>
 8007224:	1b9b      	subs	r3, r3, r6
 8007226:	50a3      	str	r3, [r4, r2]
 8007228:	e7ab      	b.n	8007182 <_malloc_r+0x22>
 800722a:	42a3      	cmp	r3, r4
 800722c:	6862      	ldr	r2, [r4, #4]
 800722e:	d1dd      	bne.n	80071ec <_malloc_r+0x8c>
 8007230:	f8c8 2000 	str.w	r2, [r8]
 8007234:	e7ec      	b.n	8007210 <_malloc_r+0xb0>
 8007236:	4623      	mov	r3, r4
 8007238:	6864      	ldr	r4, [r4, #4]
 800723a:	e7ac      	b.n	8007196 <_malloc_r+0x36>
 800723c:	4634      	mov	r4, r6
 800723e:	6876      	ldr	r6, [r6, #4]
 8007240:	e7b4      	b.n	80071ac <_malloc_r+0x4c>
 8007242:	4613      	mov	r3, r2
 8007244:	e7cc      	b.n	80071e0 <_malloc_r+0x80>
 8007246:	230c      	movs	r3, #12
 8007248:	4638      	mov	r0, r7
 800724a:	603b      	str	r3, [r7, #0]
 800724c:	f000 f80e 	bl	800726c <__malloc_unlock>
 8007250:	e797      	b.n	8007182 <_malloc_r+0x22>
 8007252:	6025      	str	r5, [r4, #0]
 8007254:	e7dc      	b.n	8007210 <_malloc_r+0xb0>
 8007256:	605b      	str	r3, [r3, #4]
 8007258:	deff      	udf	#255	; 0xff
 800725a:	bf00      	nop
 800725c:	200004a8 	.word	0x200004a8

08007260 <__malloc_lock>:
 8007260:	4801      	ldr	r0, [pc, #4]	; (8007268 <__malloc_lock+0x8>)
 8007262:	f7ff b88e 	b.w	8006382 <__retarget_lock_acquire_recursive>
 8007266:	bf00      	nop
 8007268:	200004a4 	.word	0x200004a4

0800726c <__malloc_unlock>:
 800726c:	4801      	ldr	r0, [pc, #4]	; (8007274 <__malloc_unlock+0x8>)
 800726e:	f7ff b889 	b.w	8006384 <__retarget_lock_release_recursive>
 8007272:	bf00      	nop
 8007274:	200004a4 	.word	0x200004a4

08007278 <_Balloc>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	69c6      	ldr	r6, [r0, #28]
 800727c:	4604      	mov	r4, r0
 800727e:	460d      	mov	r5, r1
 8007280:	b976      	cbnz	r6, 80072a0 <_Balloc+0x28>
 8007282:	2010      	movs	r0, #16
 8007284:	f7ff ff44 	bl	8007110 <malloc>
 8007288:	4602      	mov	r2, r0
 800728a:	61e0      	str	r0, [r4, #28]
 800728c:	b920      	cbnz	r0, 8007298 <_Balloc+0x20>
 800728e:	216b      	movs	r1, #107	; 0x6b
 8007290:	4b17      	ldr	r3, [pc, #92]	; (80072f0 <_Balloc+0x78>)
 8007292:	4818      	ldr	r0, [pc, #96]	; (80072f4 <_Balloc+0x7c>)
 8007294:	f000 fda2 	bl	8007ddc <__assert_func>
 8007298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800729c:	6006      	str	r6, [r0, #0]
 800729e:	60c6      	str	r6, [r0, #12]
 80072a0:	69e6      	ldr	r6, [r4, #28]
 80072a2:	68f3      	ldr	r3, [r6, #12]
 80072a4:	b183      	cbz	r3, 80072c8 <_Balloc+0x50>
 80072a6:	69e3      	ldr	r3, [r4, #28]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80072ae:	b9b8      	cbnz	r0, 80072e0 <_Balloc+0x68>
 80072b0:	2101      	movs	r1, #1
 80072b2:	fa01 f605 	lsl.w	r6, r1, r5
 80072b6:	1d72      	adds	r2, r6, #5
 80072b8:	4620      	mov	r0, r4
 80072ba:	0092      	lsls	r2, r2, #2
 80072bc:	f000 fdac 	bl	8007e18 <_calloc_r>
 80072c0:	b160      	cbz	r0, 80072dc <_Balloc+0x64>
 80072c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80072c6:	e00e      	b.n	80072e6 <_Balloc+0x6e>
 80072c8:	2221      	movs	r2, #33	; 0x21
 80072ca:	2104      	movs	r1, #4
 80072cc:	4620      	mov	r0, r4
 80072ce:	f000 fda3 	bl	8007e18 <_calloc_r>
 80072d2:	69e3      	ldr	r3, [r4, #28]
 80072d4:	60f0      	str	r0, [r6, #12]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e4      	bne.n	80072a6 <_Balloc+0x2e>
 80072dc:	2000      	movs	r0, #0
 80072de:	bd70      	pop	{r4, r5, r6, pc}
 80072e0:	6802      	ldr	r2, [r0, #0]
 80072e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80072e6:	2300      	movs	r3, #0
 80072e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80072ec:	e7f7      	b.n	80072de <_Balloc+0x66>
 80072ee:	bf00      	nop
 80072f0:	0800860d 	.word	0x0800860d
 80072f4:	0800868d 	.word	0x0800868d

080072f8 <_Bfree>:
 80072f8:	b570      	push	{r4, r5, r6, lr}
 80072fa:	69c6      	ldr	r6, [r0, #28]
 80072fc:	4605      	mov	r5, r0
 80072fe:	460c      	mov	r4, r1
 8007300:	b976      	cbnz	r6, 8007320 <_Bfree+0x28>
 8007302:	2010      	movs	r0, #16
 8007304:	f7ff ff04 	bl	8007110 <malloc>
 8007308:	4602      	mov	r2, r0
 800730a:	61e8      	str	r0, [r5, #28]
 800730c:	b920      	cbnz	r0, 8007318 <_Bfree+0x20>
 800730e:	218f      	movs	r1, #143	; 0x8f
 8007310:	4b08      	ldr	r3, [pc, #32]	; (8007334 <_Bfree+0x3c>)
 8007312:	4809      	ldr	r0, [pc, #36]	; (8007338 <_Bfree+0x40>)
 8007314:	f000 fd62 	bl	8007ddc <__assert_func>
 8007318:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800731c:	6006      	str	r6, [r0, #0]
 800731e:	60c6      	str	r6, [r0, #12]
 8007320:	b13c      	cbz	r4, 8007332 <_Bfree+0x3a>
 8007322:	69eb      	ldr	r3, [r5, #28]
 8007324:	6862      	ldr	r2, [r4, #4]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800732c:	6021      	str	r1, [r4, #0]
 800732e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007332:	bd70      	pop	{r4, r5, r6, pc}
 8007334:	0800860d 	.word	0x0800860d
 8007338:	0800868d 	.word	0x0800868d

0800733c <__multadd>:
 800733c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007340:	4607      	mov	r7, r0
 8007342:	460c      	mov	r4, r1
 8007344:	461e      	mov	r6, r3
 8007346:	2000      	movs	r0, #0
 8007348:	690d      	ldr	r5, [r1, #16]
 800734a:	f101 0c14 	add.w	ip, r1, #20
 800734e:	f8dc 3000 	ldr.w	r3, [ip]
 8007352:	3001      	adds	r0, #1
 8007354:	b299      	uxth	r1, r3
 8007356:	fb02 6101 	mla	r1, r2, r1, r6
 800735a:	0c1e      	lsrs	r6, r3, #16
 800735c:	0c0b      	lsrs	r3, r1, #16
 800735e:	fb02 3306 	mla	r3, r2, r6, r3
 8007362:	b289      	uxth	r1, r1
 8007364:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007368:	4285      	cmp	r5, r0
 800736a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800736e:	f84c 1b04 	str.w	r1, [ip], #4
 8007372:	dcec      	bgt.n	800734e <__multadd+0x12>
 8007374:	b30e      	cbz	r6, 80073ba <__multadd+0x7e>
 8007376:	68a3      	ldr	r3, [r4, #8]
 8007378:	42ab      	cmp	r3, r5
 800737a:	dc19      	bgt.n	80073b0 <__multadd+0x74>
 800737c:	6861      	ldr	r1, [r4, #4]
 800737e:	4638      	mov	r0, r7
 8007380:	3101      	adds	r1, #1
 8007382:	f7ff ff79 	bl	8007278 <_Balloc>
 8007386:	4680      	mov	r8, r0
 8007388:	b928      	cbnz	r0, 8007396 <__multadd+0x5a>
 800738a:	4602      	mov	r2, r0
 800738c:	21ba      	movs	r1, #186	; 0xba
 800738e:	4b0c      	ldr	r3, [pc, #48]	; (80073c0 <__multadd+0x84>)
 8007390:	480c      	ldr	r0, [pc, #48]	; (80073c4 <__multadd+0x88>)
 8007392:	f000 fd23 	bl	8007ddc <__assert_func>
 8007396:	6922      	ldr	r2, [r4, #16]
 8007398:	f104 010c 	add.w	r1, r4, #12
 800739c:	3202      	adds	r2, #2
 800739e:	0092      	lsls	r2, r2, #2
 80073a0:	300c      	adds	r0, #12
 80073a2:	f000 fd0d 	bl	8007dc0 <memcpy>
 80073a6:	4621      	mov	r1, r4
 80073a8:	4638      	mov	r0, r7
 80073aa:	f7ff ffa5 	bl	80072f8 <_Bfree>
 80073ae:	4644      	mov	r4, r8
 80073b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80073b4:	3501      	adds	r5, #1
 80073b6:	615e      	str	r6, [r3, #20]
 80073b8:	6125      	str	r5, [r4, #16]
 80073ba:	4620      	mov	r0, r4
 80073bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073c0:	0800867c 	.word	0x0800867c
 80073c4:	0800868d 	.word	0x0800868d

080073c8 <__hi0bits>:
 80073c8:	0c02      	lsrs	r2, r0, #16
 80073ca:	0412      	lsls	r2, r2, #16
 80073cc:	4603      	mov	r3, r0
 80073ce:	b9ca      	cbnz	r2, 8007404 <__hi0bits+0x3c>
 80073d0:	0403      	lsls	r3, r0, #16
 80073d2:	2010      	movs	r0, #16
 80073d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80073d8:	bf04      	itt	eq
 80073da:	021b      	lsleq	r3, r3, #8
 80073dc:	3008      	addeq	r0, #8
 80073de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80073e2:	bf04      	itt	eq
 80073e4:	011b      	lsleq	r3, r3, #4
 80073e6:	3004      	addeq	r0, #4
 80073e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80073ec:	bf04      	itt	eq
 80073ee:	009b      	lsleq	r3, r3, #2
 80073f0:	3002      	addeq	r0, #2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	db05      	blt.n	8007402 <__hi0bits+0x3a>
 80073f6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80073fa:	f100 0001 	add.w	r0, r0, #1
 80073fe:	bf08      	it	eq
 8007400:	2020      	moveq	r0, #32
 8007402:	4770      	bx	lr
 8007404:	2000      	movs	r0, #0
 8007406:	e7e5      	b.n	80073d4 <__hi0bits+0xc>

08007408 <__lo0bits>:
 8007408:	6803      	ldr	r3, [r0, #0]
 800740a:	4602      	mov	r2, r0
 800740c:	f013 0007 	ands.w	r0, r3, #7
 8007410:	d00b      	beq.n	800742a <__lo0bits+0x22>
 8007412:	07d9      	lsls	r1, r3, #31
 8007414:	d421      	bmi.n	800745a <__lo0bits+0x52>
 8007416:	0798      	lsls	r0, r3, #30
 8007418:	bf49      	itett	mi
 800741a:	085b      	lsrmi	r3, r3, #1
 800741c:	089b      	lsrpl	r3, r3, #2
 800741e:	2001      	movmi	r0, #1
 8007420:	6013      	strmi	r3, [r2, #0]
 8007422:	bf5c      	itt	pl
 8007424:	2002      	movpl	r0, #2
 8007426:	6013      	strpl	r3, [r2, #0]
 8007428:	4770      	bx	lr
 800742a:	b299      	uxth	r1, r3
 800742c:	b909      	cbnz	r1, 8007432 <__lo0bits+0x2a>
 800742e:	2010      	movs	r0, #16
 8007430:	0c1b      	lsrs	r3, r3, #16
 8007432:	b2d9      	uxtb	r1, r3
 8007434:	b909      	cbnz	r1, 800743a <__lo0bits+0x32>
 8007436:	3008      	adds	r0, #8
 8007438:	0a1b      	lsrs	r3, r3, #8
 800743a:	0719      	lsls	r1, r3, #28
 800743c:	bf04      	itt	eq
 800743e:	091b      	lsreq	r3, r3, #4
 8007440:	3004      	addeq	r0, #4
 8007442:	0799      	lsls	r1, r3, #30
 8007444:	bf04      	itt	eq
 8007446:	089b      	lsreq	r3, r3, #2
 8007448:	3002      	addeq	r0, #2
 800744a:	07d9      	lsls	r1, r3, #31
 800744c:	d403      	bmi.n	8007456 <__lo0bits+0x4e>
 800744e:	085b      	lsrs	r3, r3, #1
 8007450:	f100 0001 	add.w	r0, r0, #1
 8007454:	d003      	beq.n	800745e <__lo0bits+0x56>
 8007456:	6013      	str	r3, [r2, #0]
 8007458:	4770      	bx	lr
 800745a:	2000      	movs	r0, #0
 800745c:	4770      	bx	lr
 800745e:	2020      	movs	r0, #32
 8007460:	4770      	bx	lr
	...

08007464 <__i2b>:
 8007464:	b510      	push	{r4, lr}
 8007466:	460c      	mov	r4, r1
 8007468:	2101      	movs	r1, #1
 800746a:	f7ff ff05 	bl	8007278 <_Balloc>
 800746e:	4602      	mov	r2, r0
 8007470:	b928      	cbnz	r0, 800747e <__i2b+0x1a>
 8007472:	f240 1145 	movw	r1, #325	; 0x145
 8007476:	4b04      	ldr	r3, [pc, #16]	; (8007488 <__i2b+0x24>)
 8007478:	4804      	ldr	r0, [pc, #16]	; (800748c <__i2b+0x28>)
 800747a:	f000 fcaf 	bl	8007ddc <__assert_func>
 800747e:	2301      	movs	r3, #1
 8007480:	6144      	str	r4, [r0, #20]
 8007482:	6103      	str	r3, [r0, #16]
 8007484:	bd10      	pop	{r4, pc}
 8007486:	bf00      	nop
 8007488:	0800867c 	.word	0x0800867c
 800748c:	0800868d 	.word	0x0800868d

08007490 <__multiply>:
 8007490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007494:	4691      	mov	r9, r2
 8007496:	690a      	ldr	r2, [r1, #16]
 8007498:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800749c:	460c      	mov	r4, r1
 800749e:	429a      	cmp	r2, r3
 80074a0:	bfbe      	ittt	lt
 80074a2:	460b      	movlt	r3, r1
 80074a4:	464c      	movlt	r4, r9
 80074a6:	4699      	movlt	r9, r3
 80074a8:	6927      	ldr	r7, [r4, #16]
 80074aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80074ae:	68a3      	ldr	r3, [r4, #8]
 80074b0:	6861      	ldr	r1, [r4, #4]
 80074b2:	eb07 060a 	add.w	r6, r7, sl
 80074b6:	42b3      	cmp	r3, r6
 80074b8:	b085      	sub	sp, #20
 80074ba:	bfb8      	it	lt
 80074bc:	3101      	addlt	r1, #1
 80074be:	f7ff fedb 	bl	8007278 <_Balloc>
 80074c2:	b930      	cbnz	r0, 80074d2 <__multiply+0x42>
 80074c4:	4602      	mov	r2, r0
 80074c6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80074ca:	4b43      	ldr	r3, [pc, #268]	; (80075d8 <__multiply+0x148>)
 80074cc:	4843      	ldr	r0, [pc, #268]	; (80075dc <__multiply+0x14c>)
 80074ce:	f000 fc85 	bl	8007ddc <__assert_func>
 80074d2:	f100 0514 	add.w	r5, r0, #20
 80074d6:	462b      	mov	r3, r5
 80074d8:	2200      	movs	r2, #0
 80074da:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80074de:	4543      	cmp	r3, r8
 80074e0:	d321      	bcc.n	8007526 <__multiply+0x96>
 80074e2:	f104 0314 	add.w	r3, r4, #20
 80074e6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80074ea:	f109 0314 	add.w	r3, r9, #20
 80074ee:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80074f2:	9202      	str	r2, [sp, #8]
 80074f4:	1b3a      	subs	r2, r7, r4
 80074f6:	3a15      	subs	r2, #21
 80074f8:	f022 0203 	bic.w	r2, r2, #3
 80074fc:	3204      	adds	r2, #4
 80074fe:	f104 0115 	add.w	r1, r4, #21
 8007502:	428f      	cmp	r7, r1
 8007504:	bf38      	it	cc
 8007506:	2204      	movcc	r2, #4
 8007508:	9201      	str	r2, [sp, #4]
 800750a:	9a02      	ldr	r2, [sp, #8]
 800750c:	9303      	str	r3, [sp, #12]
 800750e:	429a      	cmp	r2, r3
 8007510:	d80c      	bhi.n	800752c <__multiply+0x9c>
 8007512:	2e00      	cmp	r6, #0
 8007514:	dd03      	ble.n	800751e <__multiply+0x8e>
 8007516:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800751a:	2b00      	cmp	r3, #0
 800751c:	d05a      	beq.n	80075d4 <__multiply+0x144>
 800751e:	6106      	str	r6, [r0, #16]
 8007520:	b005      	add	sp, #20
 8007522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007526:	f843 2b04 	str.w	r2, [r3], #4
 800752a:	e7d8      	b.n	80074de <__multiply+0x4e>
 800752c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007530:	f1ba 0f00 	cmp.w	sl, #0
 8007534:	d023      	beq.n	800757e <__multiply+0xee>
 8007536:	46a9      	mov	r9, r5
 8007538:	f04f 0c00 	mov.w	ip, #0
 800753c:	f104 0e14 	add.w	lr, r4, #20
 8007540:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007544:	f8d9 1000 	ldr.w	r1, [r9]
 8007548:	fa1f fb82 	uxth.w	fp, r2
 800754c:	b289      	uxth	r1, r1
 800754e:	fb0a 110b 	mla	r1, sl, fp, r1
 8007552:	4461      	add	r1, ip
 8007554:	f8d9 c000 	ldr.w	ip, [r9]
 8007558:	0c12      	lsrs	r2, r2, #16
 800755a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800755e:	fb0a c202 	mla	r2, sl, r2, ip
 8007562:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007566:	b289      	uxth	r1, r1
 8007568:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800756c:	4577      	cmp	r7, lr
 800756e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007572:	f849 1b04 	str.w	r1, [r9], #4
 8007576:	d8e3      	bhi.n	8007540 <__multiply+0xb0>
 8007578:	9a01      	ldr	r2, [sp, #4]
 800757a:	f845 c002 	str.w	ip, [r5, r2]
 800757e:	9a03      	ldr	r2, [sp, #12]
 8007580:	3304      	adds	r3, #4
 8007582:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007586:	f1b9 0f00 	cmp.w	r9, #0
 800758a:	d021      	beq.n	80075d0 <__multiply+0x140>
 800758c:	46ae      	mov	lr, r5
 800758e:	f04f 0a00 	mov.w	sl, #0
 8007592:	6829      	ldr	r1, [r5, #0]
 8007594:	f104 0c14 	add.w	ip, r4, #20
 8007598:	f8bc b000 	ldrh.w	fp, [ip]
 800759c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80075a0:	b289      	uxth	r1, r1
 80075a2:	fb09 220b 	mla	r2, r9, fp, r2
 80075a6:	4452      	add	r2, sl
 80075a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80075ac:	f84e 1b04 	str.w	r1, [lr], #4
 80075b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80075b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80075b8:	f8be 1000 	ldrh.w	r1, [lr]
 80075bc:	4567      	cmp	r7, ip
 80075be:	fb09 110a 	mla	r1, r9, sl, r1
 80075c2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80075c6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80075ca:	d8e5      	bhi.n	8007598 <__multiply+0x108>
 80075cc:	9a01      	ldr	r2, [sp, #4]
 80075ce:	50a9      	str	r1, [r5, r2]
 80075d0:	3504      	adds	r5, #4
 80075d2:	e79a      	b.n	800750a <__multiply+0x7a>
 80075d4:	3e01      	subs	r6, #1
 80075d6:	e79c      	b.n	8007512 <__multiply+0x82>
 80075d8:	0800867c 	.word	0x0800867c
 80075dc:	0800868d 	.word	0x0800868d

080075e0 <__pow5mult>:
 80075e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e4:	4615      	mov	r5, r2
 80075e6:	f012 0203 	ands.w	r2, r2, #3
 80075ea:	4606      	mov	r6, r0
 80075ec:	460f      	mov	r7, r1
 80075ee:	d007      	beq.n	8007600 <__pow5mult+0x20>
 80075f0:	4c25      	ldr	r4, [pc, #148]	; (8007688 <__pow5mult+0xa8>)
 80075f2:	3a01      	subs	r2, #1
 80075f4:	2300      	movs	r3, #0
 80075f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80075fa:	f7ff fe9f 	bl	800733c <__multadd>
 80075fe:	4607      	mov	r7, r0
 8007600:	10ad      	asrs	r5, r5, #2
 8007602:	d03d      	beq.n	8007680 <__pow5mult+0xa0>
 8007604:	69f4      	ldr	r4, [r6, #28]
 8007606:	b97c      	cbnz	r4, 8007628 <__pow5mult+0x48>
 8007608:	2010      	movs	r0, #16
 800760a:	f7ff fd81 	bl	8007110 <malloc>
 800760e:	4602      	mov	r2, r0
 8007610:	61f0      	str	r0, [r6, #28]
 8007612:	b928      	cbnz	r0, 8007620 <__pow5mult+0x40>
 8007614:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007618:	4b1c      	ldr	r3, [pc, #112]	; (800768c <__pow5mult+0xac>)
 800761a:	481d      	ldr	r0, [pc, #116]	; (8007690 <__pow5mult+0xb0>)
 800761c:	f000 fbde 	bl	8007ddc <__assert_func>
 8007620:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007624:	6004      	str	r4, [r0, #0]
 8007626:	60c4      	str	r4, [r0, #12]
 8007628:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800762c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007630:	b94c      	cbnz	r4, 8007646 <__pow5mult+0x66>
 8007632:	f240 2171 	movw	r1, #625	; 0x271
 8007636:	4630      	mov	r0, r6
 8007638:	f7ff ff14 	bl	8007464 <__i2b>
 800763c:	2300      	movs	r3, #0
 800763e:	4604      	mov	r4, r0
 8007640:	f8c8 0008 	str.w	r0, [r8, #8]
 8007644:	6003      	str	r3, [r0, #0]
 8007646:	f04f 0900 	mov.w	r9, #0
 800764a:	07eb      	lsls	r3, r5, #31
 800764c:	d50a      	bpl.n	8007664 <__pow5mult+0x84>
 800764e:	4639      	mov	r1, r7
 8007650:	4622      	mov	r2, r4
 8007652:	4630      	mov	r0, r6
 8007654:	f7ff ff1c 	bl	8007490 <__multiply>
 8007658:	4680      	mov	r8, r0
 800765a:	4639      	mov	r1, r7
 800765c:	4630      	mov	r0, r6
 800765e:	f7ff fe4b 	bl	80072f8 <_Bfree>
 8007662:	4647      	mov	r7, r8
 8007664:	106d      	asrs	r5, r5, #1
 8007666:	d00b      	beq.n	8007680 <__pow5mult+0xa0>
 8007668:	6820      	ldr	r0, [r4, #0]
 800766a:	b938      	cbnz	r0, 800767c <__pow5mult+0x9c>
 800766c:	4622      	mov	r2, r4
 800766e:	4621      	mov	r1, r4
 8007670:	4630      	mov	r0, r6
 8007672:	f7ff ff0d 	bl	8007490 <__multiply>
 8007676:	6020      	str	r0, [r4, #0]
 8007678:	f8c0 9000 	str.w	r9, [r0]
 800767c:	4604      	mov	r4, r0
 800767e:	e7e4      	b.n	800764a <__pow5mult+0x6a>
 8007680:	4638      	mov	r0, r7
 8007682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007686:	bf00      	nop
 8007688:	080087d8 	.word	0x080087d8
 800768c:	0800860d 	.word	0x0800860d
 8007690:	0800868d 	.word	0x0800868d

08007694 <__lshift>:
 8007694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007698:	460c      	mov	r4, r1
 800769a:	4607      	mov	r7, r0
 800769c:	4691      	mov	r9, r2
 800769e:	6923      	ldr	r3, [r4, #16]
 80076a0:	6849      	ldr	r1, [r1, #4]
 80076a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076a6:	68a3      	ldr	r3, [r4, #8]
 80076a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80076ac:	f108 0601 	add.w	r6, r8, #1
 80076b0:	42b3      	cmp	r3, r6
 80076b2:	db0b      	blt.n	80076cc <__lshift+0x38>
 80076b4:	4638      	mov	r0, r7
 80076b6:	f7ff fddf 	bl	8007278 <_Balloc>
 80076ba:	4605      	mov	r5, r0
 80076bc:	b948      	cbnz	r0, 80076d2 <__lshift+0x3e>
 80076be:	4602      	mov	r2, r0
 80076c0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80076c4:	4b27      	ldr	r3, [pc, #156]	; (8007764 <__lshift+0xd0>)
 80076c6:	4828      	ldr	r0, [pc, #160]	; (8007768 <__lshift+0xd4>)
 80076c8:	f000 fb88 	bl	8007ddc <__assert_func>
 80076cc:	3101      	adds	r1, #1
 80076ce:	005b      	lsls	r3, r3, #1
 80076d0:	e7ee      	b.n	80076b0 <__lshift+0x1c>
 80076d2:	2300      	movs	r3, #0
 80076d4:	f100 0114 	add.w	r1, r0, #20
 80076d8:	f100 0210 	add.w	r2, r0, #16
 80076dc:	4618      	mov	r0, r3
 80076de:	4553      	cmp	r3, sl
 80076e0:	db33      	blt.n	800774a <__lshift+0xb6>
 80076e2:	6920      	ldr	r0, [r4, #16]
 80076e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80076e8:	f104 0314 	add.w	r3, r4, #20
 80076ec:	f019 091f 	ands.w	r9, r9, #31
 80076f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80076f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80076f8:	d02b      	beq.n	8007752 <__lshift+0xbe>
 80076fa:	468a      	mov	sl, r1
 80076fc:	2200      	movs	r2, #0
 80076fe:	f1c9 0e20 	rsb	lr, r9, #32
 8007702:	6818      	ldr	r0, [r3, #0]
 8007704:	fa00 f009 	lsl.w	r0, r0, r9
 8007708:	4310      	orrs	r0, r2
 800770a:	f84a 0b04 	str.w	r0, [sl], #4
 800770e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007712:	459c      	cmp	ip, r3
 8007714:	fa22 f20e 	lsr.w	r2, r2, lr
 8007718:	d8f3      	bhi.n	8007702 <__lshift+0x6e>
 800771a:	ebac 0304 	sub.w	r3, ip, r4
 800771e:	3b15      	subs	r3, #21
 8007720:	f023 0303 	bic.w	r3, r3, #3
 8007724:	3304      	adds	r3, #4
 8007726:	f104 0015 	add.w	r0, r4, #21
 800772a:	4584      	cmp	ip, r0
 800772c:	bf38      	it	cc
 800772e:	2304      	movcc	r3, #4
 8007730:	50ca      	str	r2, [r1, r3]
 8007732:	b10a      	cbz	r2, 8007738 <__lshift+0xa4>
 8007734:	f108 0602 	add.w	r6, r8, #2
 8007738:	3e01      	subs	r6, #1
 800773a:	4638      	mov	r0, r7
 800773c:	4621      	mov	r1, r4
 800773e:	612e      	str	r6, [r5, #16]
 8007740:	f7ff fdda 	bl	80072f8 <_Bfree>
 8007744:	4628      	mov	r0, r5
 8007746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800774a:	f842 0f04 	str.w	r0, [r2, #4]!
 800774e:	3301      	adds	r3, #1
 8007750:	e7c5      	b.n	80076de <__lshift+0x4a>
 8007752:	3904      	subs	r1, #4
 8007754:	f853 2b04 	ldr.w	r2, [r3], #4
 8007758:	459c      	cmp	ip, r3
 800775a:	f841 2f04 	str.w	r2, [r1, #4]!
 800775e:	d8f9      	bhi.n	8007754 <__lshift+0xc0>
 8007760:	e7ea      	b.n	8007738 <__lshift+0xa4>
 8007762:	bf00      	nop
 8007764:	0800867c 	.word	0x0800867c
 8007768:	0800868d 	.word	0x0800868d

0800776c <__mcmp>:
 800776c:	4603      	mov	r3, r0
 800776e:	690a      	ldr	r2, [r1, #16]
 8007770:	6900      	ldr	r0, [r0, #16]
 8007772:	b530      	push	{r4, r5, lr}
 8007774:	1a80      	subs	r0, r0, r2
 8007776:	d10d      	bne.n	8007794 <__mcmp+0x28>
 8007778:	3314      	adds	r3, #20
 800777a:	3114      	adds	r1, #20
 800777c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007780:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007784:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007788:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800778c:	4295      	cmp	r5, r2
 800778e:	d002      	beq.n	8007796 <__mcmp+0x2a>
 8007790:	d304      	bcc.n	800779c <__mcmp+0x30>
 8007792:	2001      	movs	r0, #1
 8007794:	bd30      	pop	{r4, r5, pc}
 8007796:	42a3      	cmp	r3, r4
 8007798:	d3f4      	bcc.n	8007784 <__mcmp+0x18>
 800779a:	e7fb      	b.n	8007794 <__mcmp+0x28>
 800779c:	f04f 30ff 	mov.w	r0, #4294967295
 80077a0:	e7f8      	b.n	8007794 <__mcmp+0x28>
	...

080077a4 <__mdiff>:
 80077a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a8:	460d      	mov	r5, r1
 80077aa:	4607      	mov	r7, r0
 80077ac:	4611      	mov	r1, r2
 80077ae:	4628      	mov	r0, r5
 80077b0:	4614      	mov	r4, r2
 80077b2:	f7ff ffdb 	bl	800776c <__mcmp>
 80077b6:	1e06      	subs	r6, r0, #0
 80077b8:	d111      	bne.n	80077de <__mdiff+0x3a>
 80077ba:	4631      	mov	r1, r6
 80077bc:	4638      	mov	r0, r7
 80077be:	f7ff fd5b 	bl	8007278 <_Balloc>
 80077c2:	4602      	mov	r2, r0
 80077c4:	b928      	cbnz	r0, 80077d2 <__mdiff+0x2e>
 80077c6:	f240 2137 	movw	r1, #567	; 0x237
 80077ca:	4b3a      	ldr	r3, [pc, #232]	; (80078b4 <__mdiff+0x110>)
 80077cc:	483a      	ldr	r0, [pc, #232]	; (80078b8 <__mdiff+0x114>)
 80077ce:	f000 fb05 	bl	8007ddc <__assert_func>
 80077d2:	2301      	movs	r3, #1
 80077d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80077d8:	4610      	mov	r0, r2
 80077da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077de:	bfa4      	itt	ge
 80077e0:	4623      	movge	r3, r4
 80077e2:	462c      	movge	r4, r5
 80077e4:	4638      	mov	r0, r7
 80077e6:	6861      	ldr	r1, [r4, #4]
 80077e8:	bfa6      	itte	ge
 80077ea:	461d      	movge	r5, r3
 80077ec:	2600      	movge	r6, #0
 80077ee:	2601      	movlt	r6, #1
 80077f0:	f7ff fd42 	bl	8007278 <_Balloc>
 80077f4:	4602      	mov	r2, r0
 80077f6:	b918      	cbnz	r0, 8007800 <__mdiff+0x5c>
 80077f8:	f240 2145 	movw	r1, #581	; 0x245
 80077fc:	4b2d      	ldr	r3, [pc, #180]	; (80078b4 <__mdiff+0x110>)
 80077fe:	e7e5      	b.n	80077cc <__mdiff+0x28>
 8007800:	f102 0814 	add.w	r8, r2, #20
 8007804:	46c2      	mov	sl, r8
 8007806:	f04f 0c00 	mov.w	ip, #0
 800780a:	6927      	ldr	r7, [r4, #16]
 800780c:	60c6      	str	r6, [r0, #12]
 800780e:	692e      	ldr	r6, [r5, #16]
 8007810:	f104 0014 	add.w	r0, r4, #20
 8007814:	f105 0914 	add.w	r9, r5, #20
 8007818:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800781c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007820:	3410      	adds	r4, #16
 8007822:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007826:	f859 3b04 	ldr.w	r3, [r9], #4
 800782a:	fa1f f18b 	uxth.w	r1, fp
 800782e:	4461      	add	r1, ip
 8007830:	fa1f fc83 	uxth.w	ip, r3
 8007834:	0c1b      	lsrs	r3, r3, #16
 8007836:	eba1 010c 	sub.w	r1, r1, ip
 800783a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800783e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007842:	b289      	uxth	r1, r1
 8007844:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007848:	454e      	cmp	r6, r9
 800784a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800784e:	f84a 1b04 	str.w	r1, [sl], #4
 8007852:	d8e6      	bhi.n	8007822 <__mdiff+0x7e>
 8007854:	1b73      	subs	r3, r6, r5
 8007856:	3b15      	subs	r3, #21
 8007858:	f023 0303 	bic.w	r3, r3, #3
 800785c:	3515      	adds	r5, #21
 800785e:	3304      	adds	r3, #4
 8007860:	42ae      	cmp	r6, r5
 8007862:	bf38      	it	cc
 8007864:	2304      	movcc	r3, #4
 8007866:	4418      	add	r0, r3
 8007868:	4443      	add	r3, r8
 800786a:	461e      	mov	r6, r3
 800786c:	4605      	mov	r5, r0
 800786e:	4575      	cmp	r5, lr
 8007870:	d30e      	bcc.n	8007890 <__mdiff+0xec>
 8007872:	f10e 0103 	add.w	r1, lr, #3
 8007876:	1a09      	subs	r1, r1, r0
 8007878:	f021 0103 	bic.w	r1, r1, #3
 800787c:	3803      	subs	r0, #3
 800787e:	4586      	cmp	lr, r0
 8007880:	bf38      	it	cc
 8007882:	2100      	movcc	r1, #0
 8007884:	440b      	add	r3, r1
 8007886:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800788a:	b189      	cbz	r1, 80078b0 <__mdiff+0x10c>
 800788c:	6117      	str	r7, [r2, #16]
 800788e:	e7a3      	b.n	80077d8 <__mdiff+0x34>
 8007890:	f855 8b04 	ldr.w	r8, [r5], #4
 8007894:	fa1f f188 	uxth.w	r1, r8
 8007898:	4461      	add	r1, ip
 800789a:	140c      	asrs	r4, r1, #16
 800789c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80078a0:	b289      	uxth	r1, r1
 80078a2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80078a6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80078aa:	f846 1b04 	str.w	r1, [r6], #4
 80078ae:	e7de      	b.n	800786e <__mdiff+0xca>
 80078b0:	3f01      	subs	r7, #1
 80078b2:	e7e8      	b.n	8007886 <__mdiff+0xe2>
 80078b4:	0800867c 	.word	0x0800867c
 80078b8:	0800868d 	.word	0x0800868d

080078bc <__d2b>:
 80078bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078be:	2101      	movs	r1, #1
 80078c0:	4617      	mov	r7, r2
 80078c2:	461c      	mov	r4, r3
 80078c4:	9e08      	ldr	r6, [sp, #32]
 80078c6:	f7ff fcd7 	bl	8007278 <_Balloc>
 80078ca:	4605      	mov	r5, r0
 80078cc:	b930      	cbnz	r0, 80078dc <__d2b+0x20>
 80078ce:	4602      	mov	r2, r0
 80078d0:	f240 310f 	movw	r1, #783	; 0x30f
 80078d4:	4b22      	ldr	r3, [pc, #136]	; (8007960 <__d2b+0xa4>)
 80078d6:	4823      	ldr	r0, [pc, #140]	; (8007964 <__d2b+0xa8>)
 80078d8:	f000 fa80 	bl	8007ddc <__assert_func>
 80078dc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80078e0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80078e4:	bb24      	cbnz	r4, 8007930 <__d2b+0x74>
 80078e6:	2f00      	cmp	r7, #0
 80078e8:	9301      	str	r3, [sp, #4]
 80078ea:	d026      	beq.n	800793a <__d2b+0x7e>
 80078ec:	4668      	mov	r0, sp
 80078ee:	9700      	str	r7, [sp, #0]
 80078f0:	f7ff fd8a 	bl	8007408 <__lo0bits>
 80078f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80078f8:	b1e8      	cbz	r0, 8007936 <__d2b+0x7a>
 80078fa:	f1c0 0320 	rsb	r3, r0, #32
 80078fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007902:	430b      	orrs	r3, r1
 8007904:	40c2      	lsrs	r2, r0
 8007906:	616b      	str	r3, [r5, #20]
 8007908:	9201      	str	r2, [sp, #4]
 800790a:	9b01      	ldr	r3, [sp, #4]
 800790c:	2b00      	cmp	r3, #0
 800790e:	bf14      	ite	ne
 8007910:	2102      	movne	r1, #2
 8007912:	2101      	moveq	r1, #1
 8007914:	61ab      	str	r3, [r5, #24]
 8007916:	6129      	str	r1, [r5, #16]
 8007918:	b1bc      	cbz	r4, 800794a <__d2b+0x8e>
 800791a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800791e:	4404      	add	r4, r0
 8007920:	6034      	str	r4, [r6, #0]
 8007922:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007928:	6018      	str	r0, [r3, #0]
 800792a:	4628      	mov	r0, r5
 800792c:	b003      	add	sp, #12
 800792e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007930:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007934:	e7d7      	b.n	80078e6 <__d2b+0x2a>
 8007936:	6169      	str	r1, [r5, #20]
 8007938:	e7e7      	b.n	800790a <__d2b+0x4e>
 800793a:	a801      	add	r0, sp, #4
 800793c:	f7ff fd64 	bl	8007408 <__lo0bits>
 8007940:	9b01      	ldr	r3, [sp, #4]
 8007942:	2101      	movs	r1, #1
 8007944:	616b      	str	r3, [r5, #20]
 8007946:	3020      	adds	r0, #32
 8007948:	e7e5      	b.n	8007916 <__d2b+0x5a>
 800794a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800794e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8007952:	6030      	str	r0, [r6, #0]
 8007954:	6918      	ldr	r0, [r3, #16]
 8007956:	f7ff fd37 	bl	80073c8 <__hi0bits>
 800795a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800795e:	e7e2      	b.n	8007926 <__d2b+0x6a>
 8007960:	0800867c 	.word	0x0800867c
 8007964:	0800868d 	.word	0x0800868d

08007968 <__ssputs_r>:
 8007968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800796c:	461f      	mov	r7, r3
 800796e:	688e      	ldr	r6, [r1, #8]
 8007970:	4682      	mov	sl, r0
 8007972:	42be      	cmp	r6, r7
 8007974:	460c      	mov	r4, r1
 8007976:	4690      	mov	r8, r2
 8007978:	680b      	ldr	r3, [r1, #0]
 800797a:	d82c      	bhi.n	80079d6 <__ssputs_r+0x6e>
 800797c:	898a      	ldrh	r2, [r1, #12]
 800797e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007982:	d026      	beq.n	80079d2 <__ssputs_r+0x6a>
 8007984:	6965      	ldr	r5, [r4, #20]
 8007986:	6909      	ldr	r1, [r1, #16]
 8007988:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800798c:	eba3 0901 	sub.w	r9, r3, r1
 8007990:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007994:	1c7b      	adds	r3, r7, #1
 8007996:	444b      	add	r3, r9
 8007998:	106d      	asrs	r5, r5, #1
 800799a:	429d      	cmp	r5, r3
 800799c:	bf38      	it	cc
 800799e:	461d      	movcc	r5, r3
 80079a0:	0553      	lsls	r3, r2, #21
 80079a2:	d527      	bpl.n	80079f4 <__ssputs_r+0x8c>
 80079a4:	4629      	mov	r1, r5
 80079a6:	f7ff fbdb 	bl	8007160 <_malloc_r>
 80079aa:	4606      	mov	r6, r0
 80079ac:	b360      	cbz	r0, 8007a08 <__ssputs_r+0xa0>
 80079ae:	464a      	mov	r2, r9
 80079b0:	6921      	ldr	r1, [r4, #16]
 80079b2:	f000 fa05 	bl	8007dc0 <memcpy>
 80079b6:	89a3      	ldrh	r3, [r4, #12]
 80079b8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80079bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079c0:	81a3      	strh	r3, [r4, #12]
 80079c2:	6126      	str	r6, [r4, #16]
 80079c4:	444e      	add	r6, r9
 80079c6:	6026      	str	r6, [r4, #0]
 80079c8:	463e      	mov	r6, r7
 80079ca:	6165      	str	r5, [r4, #20]
 80079cc:	eba5 0509 	sub.w	r5, r5, r9
 80079d0:	60a5      	str	r5, [r4, #8]
 80079d2:	42be      	cmp	r6, r7
 80079d4:	d900      	bls.n	80079d8 <__ssputs_r+0x70>
 80079d6:	463e      	mov	r6, r7
 80079d8:	4632      	mov	r2, r6
 80079da:	4641      	mov	r1, r8
 80079dc:	6820      	ldr	r0, [r4, #0]
 80079de:	f000 f9c5 	bl	8007d6c <memmove>
 80079e2:	2000      	movs	r0, #0
 80079e4:	68a3      	ldr	r3, [r4, #8]
 80079e6:	1b9b      	subs	r3, r3, r6
 80079e8:	60a3      	str	r3, [r4, #8]
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	4433      	add	r3, r6
 80079ee:	6023      	str	r3, [r4, #0]
 80079f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079f4:	462a      	mov	r2, r5
 80079f6:	f000 fa35 	bl	8007e64 <_realloc_r>
 80079fa:	4606      	mov	r6, r0
 80079fc:	2800      	cmp	r0, #0
 80079fe:	d1e0      	bne.n	80079c2 <__ssputs_r+0x5a>
 8007a00:	4650      	mov	r0, sl
 8007a02:	6921      	ldr	r1, [r4, #16]
 8007a04:	f7ff fb3c 	bl	8007080 <_free_r>
 8007a08:	230c      	movs	r3, #12
 8007a0a:	f8ca 3000 	str.w	r3, [sl]
 8007a0e:	89a3      	ldrh	r3, [r4, #12]
 8007a10:	f04f 30ff 	mov.w	r0, #4294967295
 8007a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a18:	81a3      	strh	r3, [r4, #12]
 8007a1a:	e7e9      	b.n	80079f0 <__ssputs_r+0x88>

08007a1c <_svfiprintf_r>:
 8007a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a20:	4698      	mov	r8, r3
 8007a22:	898b      	ldrh	r3, [r1, #12]
 8007a24:	4607      	mov	r7, r0
 8007a26:	061b      	lsls	r3, r3, #24
 8007a28:	460d      	mov	r5, r1
 8007a2a:	4614      	mov	r4, r2
 8007a2c:	b09d      	sub	sp, #116	; 0x74
 8007a2e:	d50e      	bpl.n	8007a4e <_svfiprintf_r+0x32>
 8007a30:	690b      	ldr	r3, [r1, #16]
 8007a32:	b963      	cbnz	r3, 8007a4e <_svfiprintf_r+0x32>
 8007a34:	2140      	movs	r1, #64	; 0x40
 8007a36:	f7ff fb93 	bl	8007160 <_malloc_r>
 8007a3a:	6028      	str	r0, [r5, #0]
 8007a3c:	6128      	str	r0, [r5, #16]
 8007a3e:	b920      	cbnz	r0, 8007a4a <_svfiprintf_r+0x2e>
 8007a40:	230c      	movs	r3, #12
 8007a42:	603b      	str	r3, [r7, #0]
 8007a44:	f04f 30ff 	mov.w	r0, #4294967295
 8007a48:	e0d0      	b.n	8007bec <_svfiprintf_r+0x1d0>
 8007a4a:	2340      	movs	r3, #64	; 0x40
 8007a4c:	616b      	str	r3, [r5, #20]
 8007a4e:	2300      	movs	r3, #0
 8007a50:	9309      	str	r3, [sp, #36]	; 0x24
 8007a52:	2320      	movs	r3, #32
 8007a54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a58:	2330      	movs	r3, #48	; 0x30
 8007a5a:	f04f 0901 	mov.w	r9, #1
 8007a5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a62:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8007c04 <_svfiprintf_r+0x1e8>
 8007a66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a6a:	4623      	mov	r3, r4
 8007a6c:	469a      	mov	sl, r3
 8007a6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a72:	b10a      	cbz	r2, 8007a78 <_svfiprintf_r+0x5c>
 8007a74:	2a25      	cmp	r2, #37	; 0x25
 8007a76:	d1f9      	bne.n	8007a6c <_svfiprintf_r+0x50>
 8007a78:	ebba 0b04 	subs.w	fp, sl, r4
 8007a7c:	d00b      	beq.n	8007a96 <_svfiprintf_r+0x7a>
 8007a7e:	465b      	mov	r3, fp
 8007a80:	4622      	mov	r2, r4
 8007a82:	4629      	mov	r1, r5
 8007a84:	4638      	mov	r0, r7
 8007a86:	f7ff ff6f 	bl	8007968 <__ssputs_r>
 8007a8a:	3001      	adds	r0, #1
 8007a8c:	f000 80a9 	beq.w	8007be2 <_svfiprintf_r+0x1c6>
 8007a90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a92:	445a      	add	r2, fp
 8007a94:	9209      	str	r2, [sp, #36]	; 0x24
 8007a96:	f89a 3000 	ldrb.w	r3, [sl]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	f000 80a1 	beq.w	8007be2 <_svfiprintf_r+0x1c6>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8007aa6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aaa:	f10a 0a01 	add.w	sl, sl, #1
 8007aae:	9304      	str	r3, [sp, #16]
 8007ab0:	9307      	str	r3, [sp, #28]
 8007ab2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ab6:	931a      	str	r3, [sp, #104]	; 0x68
 8007ab8:	4654      	mov	r4, sl
 8007aba:	2205      	movs	r2, #5
 8007abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ac0:	4850      	ldr	r0, [pc, #320]	; (8007c04 <_svfiprintf_r+0x1e8>)
 8007ac2:	f7fe fc60 	bl	8006386 <memchr>
 8007ac6:	9a04      	ldr	r2, [sp, #16]
 8007ac8:	b9d8      	cbnz	r0, 8007b02 <_svfiprintf_r+0xe6>
 8007aca:	06d0      	lsls	r0, r2, #27
 8007acc:	bf44      	itt	mi
 8007ace:	2320      	movmi	r3, #32
 8007ad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ad4:	0711      	lsls	r1, r2, #28
 8007ad6:	bf44      	itt	mi
 8007ad8:	232b      	movmi	r3, #43	; 0x2b
 8007ada:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ade:	f89a 3000 	ldrb.w	r3, [sl]
 8007ae2:	2b2a      	cmp	r3, #42	; 0x2a
 8007ae4:	d015      	beq.n	8007b12 <_svfiprintf_r+0xf6>
 8007ae6:	4654      	mov	r4, sl
 8007ae8:	2000      	movs	r0, #0
 8007aea:	f04f 0c0a 	mov.w	ip, #10
 8007aee:	9a07      	ldr	r2, [sp, #28]
 8007af0:	4621      	mov	r1, r4
 8007af2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007af6:	3b30      	subs	r3, #48	; 0x30
 8007af8:	2b09      	cmp	r3, #9
 8007afa:	d94d      	bls.n	8007b98 <_svfiprintf_r+0x17c>
 8007afc:	b1b0      	cbz	r0, 8007b2c <_svfiprintf_r+0x110>
 8007afe:	9207      	str	r2, [sp, #28]
 8007b00:	e014      	b.n	8007b2c <_svfiprintf_r+0x110>
 8007b02:	eba0 0308 	sub.w	r3, r0, r8
 8007b06:	fa09 f303 	lsl.w	r3, r9, r3
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	46a2      	mov	sl, r4
 8007b0e:	9304      	str	r3, [sp, #16]
 8007b10:	e7d2      	b.n	8007ab8 <_svfiprintf_r+0x9c>
 8007b12:	9b03      	ldr	r3, [sp, #12]
 8007b14:	1d19      	adds	r1, r3, #4
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	9103      	str	r1, [sp, #12]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	bfbb      	ittet	lt
 8007b1e:	425b      	neglt	r3, r3
 8007b20:	f042 0202 	orrlt.w	r2, r2, #2
 8007b24:	9307      	strge	r3, [sp, #28]
 8007b26:	9307      	strlt	r3, [sp, #28]
 8007b28:	bfb8      	it	lt
 8007b2a:	9204      	strlt	r2, [sp, #16]
 8007b2c:	7823      	ldrb	r3, [r4, #0]
 8007b2e:	2b2e      	cmp	r3, #46	; 0x2e
 8007b30:	d10c      	bne.n	8007b4c <_svfiprintf_r+0x130>
 8007b32:	7863      	ldrb	r3, [r4, #1]
 8007b34:	2b2a      	cmp	r3, #42	; 0x2a
 8007b36:	d134      	bne.n	8007ba2 <_svfiprintf_r+0x186>
 8007b38:	9b03      	ldr	r3, [sp, #12]
 8007b3a:	3402      	adds	r4, #2
 8007b3c:	1d1a      	adds	r2, r3, #4
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	9203      	str	r2, [sp, #12]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	bfb8      	it	lt
 8007b46:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b4a:	9305      	str	r3, [sp, #20]
 8007b4c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8007c08 <_svfiprintf_r+0x1ec>
 8007b50:	2203      	movs	r2, #3
 8007b52:	4650      	mov	r0, sl
 8007b54:	7821      	ldrb	r1, [r4, #0]
 8007b56:	f7fe fc16 	bl	8006386 <memchr>
 8007b5a:	b138      	cbz	r0, 8007b6c <_svfiprintf_r+0x150>
 8007b5c:	2240      	movs	r2, #64	; 0x40
 8007b5e:	9b04      	ldr	r3, [sp, #16]
 8007b60:	eba0 000a 	sub.w	r0, r0, sl
 8007b64:	4082      	lsls	r2, r0
 8007b66:	4313      	orrs	r3, r2
 8007b68:	3401      	adds	r4, #1
 8007b6a:	9304      	str	r3, [sp, #16]
 8007b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b70:	2206      	movs	r2, #6
 8007b72:	4826      	ldr	r0, [pc, #152]	; (8007c0c <_svfiprintf_r+0x1f0>)
 8007b74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b78:	f7fe fc05 	bl	8006386 <memchr>
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	d038      	beq.n	8007bf2 <_svfiprintf_r+0x1d6>
 8007b80:	4b23      	ldr	r3, [pc, #140]	; (8007c10 <_svfiprintf_r+0x1f4>)
 8007b82:	bb1b      	cbnz	r3, 8007bcc <_svfiprintf_r+0x1b0>
 8007b84:	9b03      	ldr	r3, [sp, #12]
 8007b86:	3307      	adds	r3, #7
 8007b88:	f023 0307 	bic.w	r3, r3, #7
 8007b8c:	3308      	adds	r3, #8
 8007b8e:	9303      	str	r3, [sp, #12]
 8007b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b92:	4433      	add	r3, r6
 8007b94:	9309      	str	r3, [sp, #36]	; 0x24
 8007b96:	e768      	b.n	8007a6a <_svfiprintf_r+0x4e>
 8007b98:	460c      	mov	r4, r1
 8007b9a:	2001      	movs	r0, #1
 8007b9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ba0:	e7a6      	b.n	8007af0 <_svfiprintf_r+0xd4>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	f04f 0c0a 	mov.w	ip, #10
 8007ba8:	4619      	mov	r1, r3
 8007baa:	3401      	adds	r4, #1
 8007bac:	9305      	str	r3, [sp, #20]
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bb4:	3a30      	subs	r2, #48	; 0x30
 8007bb6:	2a09      	cmp	r2, #9
 8007bb8:	d903      	bls.n	8007bc2 <_svfiprintf_r+0x1a6>
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d0c6      	beq.n	8007b4c <_svfiprintf_r+0x130>
 8007bbe:	9105      	str	r1, [sp, #20]
 8007bc0:	e7c4      	b.n	8007b4c <_svfiprintf_r+0x130>
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bca:	e7f0      	b.n	8007bae <_svfiprintf_r+0x192>
 8007bcc:	ab03      	add	r3, sp, #12
 8007bce:	9300      	str	r3, [sp, #0]
 8007bd0:	462a      	mov	r2, r5
 8007bd2:	4638      	mov	r0, r7
 8007bd4:	4b0f      	ldr	r3, [pc, #60]	; (8007c14 <_svfiprintf_r+0x1f8>)
 8007bd6:	a904      	add	r1, sp, #16
 8007bd8:	f7fd fe6e 	bl	80058b8 <_printf_float>
 8007bdc:	1c42      	adds	r2, r0, #1
 8007bde:	4606      	mov	r6, r0
 8007be0:	d1d6      	bne.n	8007b90 <_svfiprintf_r+0x174>
 8007be2:	89ab      	ldrh	r3, [r5, #12]
 8007be4:	065b      	lsls	r3, r3, #25
 8007be6:	f53f af2d 	bmi.w	8007a44 <_svfiprintf_r+0x28>
 8007bea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bec:	b01d      	add	sp, #116	; 0x74
 8007bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf2:	ab03      	add	r3, sp, #12
 8007bf4:	9300      	str	r3, [sp, #0]
 8007bf6:	462a      	mov	r2, r5
 8007bf8:	4638      	mov	r0, r7
 8007bfa:	4b06      	ldr	r3, [pc, #24]	; (8007c14 <_svfiprintf_r+0x1f8>)
 8007bfc:	a904      	add	r1, sp, #16
 8007bfe:	f7fe f8fb 	bl	8005df8 <_printf_i>
 8007c02:	e7eb      	b.n	8007bdc <_svfiprintf_r+0x1c0>
 8007c04:	080087e4 	.word	0x080087e4
 8007c08:	080087ea 	.word	0x080087ea
 8007c0c:	080087ee 	.word	0x080087ee
 8007c10:	080058b9 	.word	0x080058b9
 8007c14:	08007969 	.word	0x08007969

08007c18 <__sflush_r>:
 8007c18:	898a      	ldrh	r2, [r1, #12]
 8007c1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c1c:	4605      	mov	r5, r0
 8007c1e:	0710      	lsls	r0, r2, #28
 8007c20:	460c      	mov	r4, r1
 8007c22:	d457      	bmi.n	8007cd4 <__sflush_r+0xbc>
 8007c24:	684b      	ldr	r3, [r1, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	dc04      	bgt.n	8007c34 <__sflush_r+0x1c>
 8007c2a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	dc01      	bgt.n	8007c34 <__sflush_r+0x1c>
 8007c30:	2000      	movs	r0, #0
 8007c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c36:	2e00      	cmp	r6, #0
 8007c38:	d0fa      	beq.n	8007c30 <__sflush_r+0x18>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c40:	682f      	ldr	r7, [r5, #0]
 8007c42:	6a21      	ldr	r1, [r4, #32]
 8007c44:	602b      	str	r3, [r5, #0]
 8007c46:	d032      	beq.n	8007cae <__sflush_r+0x96>
 8007c48:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c4a:	89a3      	ldrh	r3, [r4, #12]
 8007c4c:	075a      	lsls	r2, r3, #29
 8007c4e:	d505      	bpl.n	8007c5c <__sflush_r+0x44>
 8007c50:	6863      	ldr	r3, [r4, #4]
 8007c52:	1ac0      	subs	r0, r0, r3
 8007c54:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c56:	b10b      	cbz	r3, 8007c5c <__sflush_r+0x44>
 8007c58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c5a:	1ac0      	subs	r0, r0, r3
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	4602      	mov	r2, r0
 8007c60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c62:	4628      	mov	r0, r5
 8007c64:	6a21      	ldr	r1, [r4, #32]
 8007c66:	47b0      	blx	r6
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	89a3      	ldrh	r3, [r4, #12]
 8007c6c:	d106      	bne.n	8007c7c <__sflush_r+0x64>
 8007c6e:	6829      	ldr	r1, [r5, #0]
 8007c70:	291d      	cmp	r1, #29
 8007c72:	d82b      	bhi.n	8007ccc <__sflush_r+0xb4>
 8007c74:	4a28      	ldr	r2, [pc, #160]	; (8007d18 <__sflush_r+0x100>)
 8007c76:	410a      	asrs	r2, r1
 8007c78:	07d6      	lsls	r6, r2, #31
 8007c7a:	d427      	bmi.n	8007ccc <__sflush_r+0xb4>
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	6062      	str	r2, [r4, #4]
 8007c80:	6922      	ldr	r2, [r4, #16]
 8007c82:	04d9      	lsls	r1, r3, #19
 8007c84:	6022      	str	r2, [r4, #0]
 8007c86:	d504      	bpl.n	8007c92 <__sflush_r+0x7a>
 8007c88:	1c42      	adds	r2, r0, #1
 8007c8a:	d101      	bne.n	8007c90 <__sflush_r+0x78>
 8007c8c:	682b      	ldr	r3, [r5, #0]
 8007c8e:	b903      	cbnz	r3, 8007c92 <__sflush_r+0x7a>
 8007c90:	6560      	str	r0, [r4, #84]	; 0x54
 8007c92:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c94:	602f      	str	r7, [r5, #0]
 8007c96:	2900      	cmp	r1, #0
 8007c98:	d0ca      	beq.n	8007c30 <__sflush_r+0x18>
 8007c9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c9e:	4299      	cmp	r1, r3
 8007ca0:	d002      	beq.n	8007ca8 <__sflush_r+0x90>
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	f7ff f9ec 	bl	8007080 <_free_r>
 8007ca8:	2000      	movs	r0, #0
 8007caa:	6360      	str	r0, [r4, #52]	; 0x34
 8007cac:	e7c1      	b.n	8007c32 <__sflush_r+0x1a>
 8007cae:	2301      	movs	r3, #1
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	47b0      	blx	r6
 8007cb4:	1c41      	adds	r1, r0, #1
 8007cb6:	d1c8      	bne.n	8007c4a <__sflush_r+0x32>
 8007cb8:	682b      	ldr	r3, [r5, #0]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d0c5      	beq.n	8007c4a <__sflush_r+0x32>
 8007cbe:	2b1d      	cmp	r3, #29
 8007cc0:	d001      	beq.n	8007cc6 <__sflush_r+0xae>
 8007cc2:	2b16      	cmp	r3, #22
 8007cc4:	d101      	bne.n	8007cca <__sflush_r+0xb2>
 8007cc6:	602f      	str	r7, [r5, #0]
 8007cc8:	e7b2      	b.n	8007c30 <__sflush_r+0x18>
 8007cca:	89a3      	ldrh	r3, [r4, #12]
 8007ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cd0:	81a3      	strh	r3, [r4, #12]
 8007cd2:	e7ae      	b.n	8007c32 <__sflush_r+0x1a>
 8007cd4:	690f      	ldr	r7, [r1, #16]
 8007cd6:	2f00      	cmp	r7, #0
 8007cd8:	d0aa      	beq.n	8007c30 <__sflush_r+0x18>
 8007cda:	0793      	lsls	r3, r2, #30
 8007cdc:	bf18      	it	ne
 8007cde:	2300      	movne	r3, #0
 8007ce0:	680e      	ldr	r6, [r1, #0]
 8007ce2:	bf08      	it	eq
 8007ce4:	694b      	ldreq	r3, [r1, #20]
 8007ce6:	1bf6      	subs	r6, r6, r7
 8007ce8:	600f      	str	r7, [r1, #0]
 8007cea:	608b      	str	r3, [r1, #8]
 8007cec:	2e00      	cmp	r6, #0
 8007cee:	dd9f      	ble.n	8007c30 <__sflush_r+0x18>
 8007cf0:	4633      	mov	r3, r6
 8007cf2:	463a      	mov	r2, r7
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	6a21      	ldr	r1, [r4, #32]
 8007cf8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007cfc:	47e0      	blx	ip
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	dc06      	bgt.n	8007d10 <__sflush_r+0xf8>
 8007d02:	89a3      	ldrh	r3, [r4, #12]
 8007d04:	f04f 30ff 	mov.w	r0, #4294967295
 8007d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d0c:	81a3      	strh	r3, [r4, #12]
 8007d0e:	e790      	b.n	8007c32 <__sflush_r+0x1a>
 8007d10:	4407      	add	r7, r0
 8007d12:	1a36      	subs	r6, r6, r0
 8007d14:	e7ea      	b.n	8007cec <__sflush_r+0xd4>
 8007d16:	bf00      	nop
 8007d18:	dfbffffe 	.word	0xdfbffffe

08007d1c <_fflush_r>:
 8007d1c:	b538      	push	{r3, r4, r5, lr}
 8007d1e:	690b      	ldr	r3, [r1, #16]
 8007d20:	4605      	mov	r5, r0
 8007d22:	460c      	mov	r4, r1
 8007d24:	b913      	cbnz	r3, 8007d2c <_fflush_r+0x10>
 8007d26:	2500      	movs	r5, #0
 8007d28:	4628      	mov	r0, r5
 8007d2a:	bd38      	pop	{r3, r4, r5, pc}
 8007d2c:	b118      	cbz	r0, 8007d36 <_fflush_r+0x1a>
 8007d2e:	6a03      	ldr	r3, [r0, #32]
 8007d30:	b90b      	cbnz	r3, 8007d36 <_fflush_r+0x1a>
 8007d32:	f7fe fa0f 	bl	8006154 <__sinit>
 8007d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d0f3      	beq.n	8007d26 <_fflush_r+0xa>
 8007d3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d40:	07d0      	lsls	r0, r2, #31
 8007d42:	d404      	bmi.n	8007d4e <_fflush_r+0x32>
 8007d44:	0599      	lsls	r1, r3, #22
 8007d46:	d402      	bmi.n	8007d4e <_fflush_r+0x32>
 8007d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d4a:	f7fe fb1a 	bl	8006382 <__retarget_lock_acquire_recursive>
 8007d4e:	4628      	mov	r0, r5
 8007d50:	4621      	mov	r1, r4
 8007d52:	f7ff ff61 	bl	8007c18 <__sflush_r>
 8007d56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d58:	4605      	mov	r5, r0
 8007d5a:	07da      	lsls	r2, r3, #31
 8007d5c:	d4e4      	bmi.n	8007d28 <_fflush_r+0xc>
 8007d5e:	89a3      	ldrh	r3, [r4, #12]
 8007d60:	059b      	lsls	r3, r3, #22
 8007d62:	d4e1      	bmi.n	8007d28 <_fflush_r+0xc>
 8007d64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d66:	f7fe fb0d 	bl	8006384 <__retarget_lock_release_recursive>
 8007d6a:	e7dd      	b.n	8007d28 <_fflush_r+0xc>

08007d6c <memmove>:
 8007d6c:	4288      	cmp	r0, r1
 8007d6e:	b510      	push	{r4, lr}
 8007d70:	eb01 0402 	add.w	r4, r1, r2
 8007d74:	d902      	bls.n	8007d7c <memmove+0x10>
 8007d76:	4284      	cmp	r4, r0
 8007d78:	4623      	mov	r3, r4
 8007d7a:	d807      	bhi.n	8007d8c <memmove+0x20>
 8007d7c:	1e43      	subs	r3, r0, #1
 8007d7e:	42a1      	cmp	r1, r4
 8007d80:	d008      	beq.n	8007d94 <memmove+0x28>
 8007d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d8a:	e7f8      	b.n	8007d7e <memmove+0x12>
 8007d8c:	4601      	mov	r1, r0
 8007d8e:	4402      	add	r2, r0
 8007d90:	428a      	cmp	r2, r1
 8007d92:	d100      	bne.n	8007d96 <memmove+0x2a>
 8007d94:	bd10      	pop	{r4, pc}
 8007d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d9e:	e7f7      	b.n	8007d90 <memmove+0x24>

08007da0 <_sbrk_r>:
 8007da0:	b538      	push	{r3, r4, r5, lr}
 8007da2:	2300      	movs	r3, #0
 8007da4:	4d05      	ldr	r5, [pc, #20]	; (8007dbc <_sbrk_r+0x1c>)
 8007da6:	4604      	mov	r4, r0
 8007da8:	4608      	mov	r0, r1
 8007daa:	602b      	str	r3, [r5, #0]
 8007dac:	f7fa fb7e 	bl	80024ac <_sbrk>
 8007db0:	1c43      	adds	r3, r0, #1
 8007db2:	d102      	bne.n	8007dba <_sbrk_r+0x1a>
 8007db4:	682b      	ldr	r3, [r5, #0]
 8007db6:	b103      	cbz	r3, 8007dba <_sbrk_r+0x1a>
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	bd38      	pop	{r3, r4, r5, pc}
 8007dbc:	200004a0 	.word	0x200004a0

08007dc0 <memcpy>:
 8007dc0:	440a      	add	r2, r1
 8007dc2:	4291      	cmp	r1, r2
 8007dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dc8:	d100      	bne.n	8007dcc <memcpy+0xc>
 8007dca:	4770      	bx	lr
 8007dcc:	b510      	push	{r4, lr}
 8007dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dd2:	4291      	cmp	r1, r2
 8007dd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dd8:	d1f9      	bne.n	8007dce <memcpy+0xe>
 8007dda:	bd10      	pop	{r4, pc}

08007ddc <__assert_func>:
 8007ddc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007dde:	4614      	mov	r4, r2
 8007de0:	461a      	mov	r2, r3
 8007de2:	4b09      	ldr	r3, [pc, #36]	; (8007e08 <__assert_func+0x2c>)
 8007de4:	4605      	mov	r5, r0
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68d8      	ldr	r0, [r3, #12]
 8007dea:	b14c      	cbz	r4, 8007e00 <__assert_func+0x24>
 8007dec:	4b07      	ldr	r3, [pc, #28]	; (8007e0c <__assert_func+0x30>)
 8007dee:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007df2:	9100      	str	r1, [sp, #0]
 8007df4:	462b      	mov	r3, r5
 8007df6:	4906      	ldr	r1, [pc, #24]	; (8007e10 <__assert_func+0x34>)
 8007df8:	f000 f870 	bl	8007edc <fiprintf>
 8007dfc:	f000 f880 	bl	8007f00 <abort>
 8007e00:	4b04      	ldr	r3, [pc, #16]	; (8007e14 <__assert_func+0x38>)
 8007e02:	461c      	mov	r4, r3
 8007e04:	e7f3      	b.n	8007dee <__assert_func+0x12>
 8007e06:	bf00      	nop
 8007e08:	20000068 	.word	0x20000068
 8007e0c:	080087ff 	.word	0x080087ff
 8007e10:	0800880c 	.word	0x0800880c
 8007e14:	0800883a 	.word	0x0800883a

08007e18 <_calloc_r>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	fba1 5402 	umull	r5, r4, r1, r2
 8007e1e:	b934      	cbnz	r4, 8007e2e <_calloc_r+0x16>
 8007e20:	4629      	mov	r1, r5
 8007e22:	f7ff f99d 	bl	8007160 <_malloc_r>
 8007e26:	4606      	mov	r6, r0
 8007e28:	b928      	cbnz	r0, 8007e36 <_calloc_r+0x1e>
 8007e2a:	4630      	mov	r0, r6
 8007e2c:	bd70      	pop	{r4, r5, r6, pc}
 8007e2e:	220c      	movs	r2, #12
 8007e30:	2600      	movs	r6, #0
 8007e32:	6002      	str	r2, [r0, #0]
 8007e34:	e7f9      	b.n	8007e2a <_calloc_r+0x12>
 8007e36:	462a      	mov	r2, r5
 8007e38:	4621      	mov	r1, r4
 8007e3a:	f7fe fa24 	bl	8006286 <memset>
 8007e3e:	e7f4      	b.n	8007e2a <_calloc_r+0x12>

08007e40 <__ascii_mbtowc>:
 8007e40:	b082      	sub	sp, #8
 8007e42:	b901      	cbnz	r1, 8007e46 <__ascii_mbtowc+0x6>
 8007e44:	a901      	add	r1, sp, #4
 8007e46:	b142      	cbz	r2, 8007e5a <__ascii_mbtowc+0x1a>
 8007e48:	b14b      	cbz	r3, 8007e5e <__ascii_mbtowc+0x1e>
 8007e4a:	7813      	ldrb	r3, [r2, #0]
 8007e4c:	600b      	str	r3, [r1, #0]
 8007e4e:	7812      	ldrb	r2, [r2, #0]
 8007e50:	1e10      	subs	r0, r2, #0
 8007e52:	bf18      	it	ne
 8007e54:	2001      	movne	r0, #1
 8007e56:	b002      	add	sp, #8
 8007e58:	4770      	bx	lr
 8007e5a:	4610      	mov	r0, r2
 8007e5c:	e7fb      	b.n	8007e56 <__ascii_mbtowc+0x16>
 8007e5e:	f06f 0001 	mvn.w	r0, #1
 8007e62:	e7f8      	b.n	8007e56 <__ascii_mbtowc+0x16>

08007e64 <_realloc_r>:
 8007e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e68:	4680      	mov	r8, r0
 8007e6a:	4614      	mov	r4, r2
 8007e6c:	460e      	mov	r6, r1
 8007e6e:	b921      	cbnz	r1, 8007e7a <_realloc_r+0x16>
 8007e70:	4611      	mov	r1, r2
 8007e72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e76:	f7ff b973 	b.w	8007160 <_malloc_r>
 8007e7a:	b92a      	cbnz	r2, 8007e88 <_realloc_r+0x24>
 8007e7c:	f7ff f900 	bl	8007080 <_free_r>
 8007e80:	4625      	mov	r5, r4
 8007e82:	4628      	mov	r0, r5
 8007e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e88:	f000 f841 	bl	8007f0e <_malloc_usable_size_r>
 8007e8c:	4284      	cmp	r4, r0
 8007e8e:	4607      	mov	r7, r0
 8007e90:	d802      	bhi.n	8007e98 <_realloc_r+0x34>
 8007e92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e96:	d812      	bhi.n	8007ebe <_realloc_r+0x5a>
 8007e98:	4621      	mov	r1, r4
 8007e9a:	4640      	mov	r0, r8
 8007e9c:	f7ff f960 	bl	8007160 <_malloc_r>
 8007ea0:	4605      	mov	r5, r0
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d0ed      	beq.n	8007e82 <_realloc_r+0x1e>
 8007ea6:	42bc      	cmp	r4, r7
 8007ea8:	4622      	mov	r2, r4
 8007eaa:	4631      	mov	r1, r6
 8007eac:	bf28      	it	cs
 8007eae:	463a      	movcs	r2, r7
 8007eb0:	f7ff ff86 	bl	8007dc0 <memcpy>
 8007eb4:	4631      	mov	r1, r6
 8007eb6:	4640      	mov	r0, r8
 8007eb8:	f7ff f8e2 	bl	8007080 <_free_r>
 8007ebc:	e7e1      	b.n	8007e82 <_realloc_r+0x1e>
 8007ebe:	4635      	mov	r5, r6
 8007ec0:	e7df      	b.n	8007e82 <_realloc_r+0x1e>

08007ec2 <__ascii_wctomb>:
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	4608      	mov	r0, r1
 8007ec6:	b141      	cbz	r1, 8007eda <__ascii_wctomb+0x18>
 8007ec8:	2aff      	cmp	r2, #255	; 0xff
 8007eca:	d904      	bls.n	8007ed6 <__ascii_wctomb+0x14>
 8007ecc:	228a      	movs	r2, #138	; 0x8a
 8007ece:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed2:	601a      	str	r2, [r3, #0]
 8007ed4:	4770      	bx	lr
 8007ed6:	2001      	movs	r0, #1
 8007ed8:	700a      	strb	r2, [r1, #0]
 8007eda:	4770      	bx	lr

08007edc <fiprintf>:
 8007edc:	b40e      	push	{r1, r2, r3}
 8007ede:	b503      	push	{r0, r1, lr}
 8007ee0:	4601      	mov	r1, r0
 8007ee2:	ab03      	add	r3, sp, #12
 8007ee4:	4805      	ldr	r0, [pc, #20]	; (8007efc <fiprintf+0x20>)
 8007ee6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eea:	6800      	ldr	r0, [r0, #0]
 8007eec:	9301      	str	r3, [sp, #4]
 8007eee:	f000 f83d 	bl	8007f6c <_vfiprintf_r>
 8007ef2:	b002      	add	sp, #8
 8007ef4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ef8:	b003      	add	sp, #12
 8007efa:	4770      	bx	lr
 8007efc:	20000068 	.word	0x20000068

08007f00 <abort>:
 8007f00:	2006      	movs	r0, #6
 8007f02:	b508      	push	{r3, lr}
 8007f04:	f000 fa0a 	bl	800831c <raise>
 8007f08:	2001      	movs	r0, #1
 8007f0a:	f7fa fa5c 	bl	80023c6 <_exit>

08007f0e <_malloc_usable_size_r>:
 8007f0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f12:	1f18      	subs	r0, r3, #4
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	bfbc      	itt	lt
 8007f18:	580b      	ldrlt	r3, [r1, r0]
 8007f1a:	18c0      	addlt	r0, r0, r3
 8007f1c:	4770      	bx	lr

08007f1e <__sfputc_r>:
 8007f1e:	6893      	ldr	r3, [r2, #8]
 8007f20:	b410      	push	{r4}
 8007f22:	3b01      	subs	r3, #1
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	6093      	str	r3, [r2, #8]
 8007f28:	da07      	bge.n	8007f3a <__sfputc_r+0x1c>
 8007f2a:	6994      	ldr	r4, [r2, #24]
 8007f2c:	42a3      	cmp	r3, r4
 8007f2e:	db01      	blt.n	8007f34 <__sfputc_r+0x16>
 8007f30:	290a      	cmp	r1, #10
 8007f32:	d102      	bne.n	8007f3a <__sfputc_r+0x1c>
 8007f34:	bc10      	pop	{r4}
 8007f36:	f000 b933 	b.w	80081a0 <__swbuf_r>
 8007f3a:	6813      	ldr	r3, [r2, #0]
 8007f3c:	1c58      	adds	r0, r3, #1
 8007f3e:	6010      	str	r0, [r2, #0]
 8007f40:	7019      	strb	r1, [r3, #0]
 8007f42:	4608      	mov	r0, r1
 8007f44:	bc10      	pop	{r4}
 8007f46:	4770      	bx	lr

08007f48 <__sfputs_r>:
 8007f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	460f      	mov	r7, r1
 8007f4e:	4614      	mov	r4, r2
 8007f50:	18d5      	adds	r5, r2, r3
 8007f52:	42ac      	cmp	r4, r5
 8007f54:	d101      	bne.n	8007f5a <__sfputs_r+0x12>
 8007f56:	2000      	movs	r0, #0
 8007f58:	e007      	b.n	8007f6a <__sfputs_r+0x22>
 8007f5a:	463a      	mov	r2, r7
 8007f5c:	4630      	mov	r0, r6
 8007f5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f62:	f7ff ffdc 	bl	8007f1e <__sfputc_r>
 8007f66:	1c43      	adds	r3, r0, #1
 8007f68:	d1f3      	bne.n	8007f52 <__sfputs_r+0xa>
 8007f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f6c <_vfiprintf_r>:
 8007f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f70:	460d      	mov	r5, r1
 8007f72:	4614      	mov	r4, r2
 8007f74:	4698      	mov	r8, r3
 8007f76:	4606      	mov	r6, r0
 8007f78:	b09d      	sub	sp, #116	; 0x74
 8007f7a:	b118      	cbz	r0, 8007f84 <_vfiprintf_r+0x18>
 8007f7c:	6a03      	ldr	r3, [r0, #32]
 8007f7e:	b90b      	cbnz	r3, 8007f84 <_vfiprintf_r+0x18>
 8007f80:	f7fe f8e8 	bl	8006154 <__sinit>
 8007f84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f86:	07d9      	lsls	r1, r3, #31
 8007f88:	d405      	bmi.n	8007f96 <_vfiprintf_r+0x2a>
 8007f8a:	89ab      	ldrh	r3, [r5, #12]
 8007f8c:	059a      	lsls	r2, r3, #22
 8007f8e:	d402      	bmi.n	8007f96 <_vfiprintf_r+0x2a>
 8007f90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f92:	f7fe f9f6 	bl	8006382 <__retarget_lock_acquire_recursive>
 8007f96:	89ab      	ldrh	r3, [r5, #12]
 8007f98:	071b      	lsls	r3, r3, #28
 8007f9a:	d501      	bpl.n	8007fa0 <_vfiprintf_r+0x34>
 8007f9c:	692b      	ldr	r3, [r5, #16]
 8007f9e:	b99b      	cbnz	r3, 8007fc8 <_vfiprintf_r+0x5c>
 8007fa0:	4629      	mov	r1, r5
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	f000 f93a 	bl	800821c <__swsetup_r>
 8007fa8:	b170      	cbz	r0, 8007fc8 <_vfiprintf_r+0x5c>
 8007faa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fac:	07dc      	lsls	r4, r3, #31
 8007fae:	d504      	bpl.n	8007fba <_vfiprintf_r+0x4e>
 8007fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb4:	b01d      	add	sp, #116	; 0x74
 8007fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fba:	89ab      	ldrh	r3, [r5, #12]
 8007fbc:	0598      	lsls	r0, r3, #22
 8007fbe:	d4f7      	bmi.n	8007fb0 <_vfiprintf_r+0x44>
 8007fc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fc2:	f7fe f9df 	bl	8006384 <__retarget_lock_release_recursive>
 8007fc6:	e7f3      	b.n	8007fb0 <_vfiprintf_r+0x44>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	9309      	str	r3, [sp, #36]	; 0x24
 8007fcc:	2320      	movs	r3, #32
 8007fce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007fd2:	2330      	movs	r3, #48	; 0x30
 8007fd4:	f04f 0901 	mov.w	r9, #1
 8007fd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fdc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800818c <_vfiprintf_r+0x220>
 8007fe0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fe4:	4623      	mov	r3, r4
 8007fe6:	469a      	mov	sl, r3
 8007fe8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fec:	b10a      	cbz	r2, 8007ff2 <_vfiprintf_r+0x86>
 8007fee:	2a25      	cmp	r2, #37	; 0x25
 8007ff0:	d1f9      	bne.n	8007fe6 <_vfiprintf_r+0x7a>
 8007ff2:	ebba 0b04 	subs.w	fp, sl, r4
 8007ff6:	d00b      	beq.n	8008010 <_vfiprintf_r+0xa4>
 8007ff8:	465b      	mov	r3, fp
 8007ffa:	4622      	mov	r2, r4
 8007ffc:	4629      	mov	r1, r5
 8007ffe:	4630      	mov	r0, r6
 8008000:	f7ff ffa2 	bl	8007f48 <__sfputs_r>
 8008004:	3001      	adds	r0, #1
 8008006:	f000 80a9 	beq.w	800815c <_vfiprintf_r+0x1f0>
 800800a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800800c:	445a      	add	r2, fp
 800800e:	9209      	str	r2, [sp, #36]	; 0x24
 8008010:	f89a 3000 	ldrb.w	r3, [sl]
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 80a1 	beq.w	800815c <_vfiprintf_r+0x1f0>
 800801a:	2300      	movs	r3, #0
 800801c:	f04f 32ff 	mov.w	r2, #4294967295
 8008020:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008024:	f10a 0a01 	add.w	sl, sl, #1
 8008028:	9304      	str	r3, [sp, #16]
 800802a:	9307      	str	r3, [sp, #28]
 800802c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008030:	931a      	str	r3, [sp, #104]	; 0x68
 8008032:	4654      	mov	r4, sl
 8008034:	2205      	movs	r2, #5
 8008036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800803a:	4854      	ldr	r0, [pc, #336]	; (800818c <_vfiprintf_r+0x220>)
 800803c:	f7fe f9a3 	bl	8006386 <memchr>
 8008040:	9a04      	ldr	r2, [sp, #16]
 8008042:	b9d8      	cbnz	r0, 800807c <_vfiprintf_r+0x110>
 8008044:	06d1      	lsls	r1, r2, #27
 8008046:	bf44      	itt	mi
 8008048:	2320      	movmi	r3, #32
 800804a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800804e:	0713      	lsls	r3, r2, #28
 8008050:	bf44      	itt	mi
 8008052:	232b      	movmi	r3, #43	; 0x2b
 8008054:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008058:	f89a 3000 	ldrb.w	r3, [sl]
 800805c:	2b2a      	cmp	r3, #42	; 0x2a
 800805e:	d015      	beq.n	800808c <_vfiprintf_r+0x120>
 8008060:	4654      	mov	r4, sl
 8008062:	2000      	movs	r0, #0
 8008064:	f04f 0c0a 	mov.w	ip, #10
 8008068:	9a07      	ldr	r2, [sp, #28]
 800806a:	4621      	mov	r1, r4
 800806c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008070:	3b30      	subs	r3, #48	; 0x30
 8008072:	2b09      	cmp	r3, #9
 8008074:	d94d      	bls.n	8008112 <_vfiprintf_r+0x1a6>
 8008076:	b1b0      	cbz	r0, 80080a6 <_vfiprintf_r+0x13a>
 8008078:	9207      	str	r2, [sp, #28]
 800807a:	e014      	b.n	80080a6 <_vfiprintf_r+0x13a>
 800807c:	eba0 0308 	sub.w	r3, r0, r8
 8008080:	fa09 f303 	lsl.w	r3, r9, r3
 8008084:	4313      	orrs	r3, r2
 8008086:	46a2      	mov	sl, r4
 8008088:	9304      	str	r3, [sp, #16]
 800808a:	e7d2      	b.n	8008032 <_vfiprintf_r+0xc6>
 800808c:	9b03      	ldr	r3, [sp, #12]
 800808e:	1d19      	adds	r1, r3, #4
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	9103      	str	r1, [sp, #12]
 8008094:	2b00      	cmp	r3, #0
 8008096:	bfbb      	ittet	lt
 8008098:	425b      	neglt	r3, r3
 800809a:	f042 0202 	orrlt.w	r2, r2, #2
 800809e:	9307      	strge	r3, [sp, #28]
 80080a0:	9307      	strlt	r3, [sp, #28]
 80080a2:	bfb8      	it	lt
 80080a4:	9204      	strlt	r2, [sp, #16]
 80080a6:	7823      	ldrb	r3, [r4, #0]
 80080a8:	2b2e      	cmp	r3, #46	; 0x2e
 80080aa:	d10c      	bne.n	80080c6 <_vfiprintf_r+0x15a>
 80080ac:	7863      	ldrb	r3, [r4, #1]
 80080ae:	2b2a      	cmp	r3, #42	; 0x2a
 80080b0:	d134      	bne.n	800811c <_vfiprintf_r+0x1b0>
 80080b2:	9b03      	ldr	r3, [sp, #12]
 80080b4:	3402      	adds	r4, #2
 80080b6:	1d1a      	adds	r2, r3, #4
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	9203      	str	r2, [sp, #12]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	bfb8      	it	lt
 80080c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80080c4:	9305      	str	r3, [sp, #20]
 80080c6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008190 <_vfiprintf_r+0x224>
 80080ca:	2203      	movs	r2, #3
 80080cc:	4650      	mov	r0, sl
 80080ce:	7821      	ldrb	r1, [r4, #0]
 80080d0:	f7fe f959 	bl	8006386 <memchr>
 80080d4:	b138      	cbz	r0, 80080e6 <_vfiprintf_r+0x17a>
 80080d6:	2240      	movs	r2, #64	; 0x40
 80080d8:	9b04      	ldr	r3, [sp, #16]
 80080da:	eba0 000a 	sub.w	r0, r0, sl
 80080de:	4082      	lsls	r2, r0
 80080e0:	4313      	orrs	r3, r2
 80080e2:	3401      	adds	r4, #1
 80080e4:	9304      	str	r3, [sp, #16]
 80080e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ea:	2206      	movs	r2, #6
 80080ec:	4829      	ldr	r0, [pc, #164]	; (8008194 <_vfiprintf_r+0x228>)
 80080ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080f2:	f7fe f948 	bl	8006386 <memchr>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	d03f      	beq.n	800817a <_vfiprintf_r+0x20e>
 80080fa:	4b27      	ldr	r3, [pc, #156]	; (8008198 <_vfiprintf_r+0x22c>)
 80080fc:	bb1b      	cbnz	r3, 8008146 <_vfiprintf_r+0x1da>
 80080fe:	9b03      	ldr	r3, [sp, #12]
 8008100:	3307      	adds	r3, #7
 8008102:	f023 0307 	bic.w	r3, r3, #7
 8008106:	3308      	adds	r3, #8
 8008108:	9303      	str	r3, [sp, #12]
 800810a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800810c:	443b      	add	r3, r7
 800810e:	9309      	str	r3, [sp, #36]	; 0x24
 8008110:	e768      	b.n	8007fe4 <_vfiprintf_r+0x78>
 8008112:	460c      	mov	r4, r1
 8008114:	2001      	movs	r0, #1
 8008116:	fb0c 3202 	mla	r2, ip, r2, r3
 800811a:	e7a6      	b.n	800806a <_vfiprintf_r+0xfe>
 800811c:	2300      	movs	r3, #0
 800811e:	f04f 0c0a 	mov.w	ip, #10
 8008122:	4619      	mov	r1, r3
 8008124:	3401      	adds	r4, #1
 8008126:	9305      	str	r3, [sp, #20]
 8008128:	4620      	mov	r0, r4
 800812a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800812e:	3a30      	subs	r2, #48	; 0x30
 8008130:	2a09      	cmp	r2, #9
 8008132:	d903      	bls.n	800813c <_vfiprintf_r+0x1d0>
 8008134:	2b00      	cmp	r3, #0
 8008136:	d0c6      	beq.n	80080c6 <_vfiprintf_r+0x15a>
 8008138:	9105      	str	r1, [sp, #20]
 800813a:	e7c4      	b.n	80080c6 <_vfiprintf_r+0x15a>
 800813c:	4604      	mov	r4, r0
 800813e:	2301      	movs	r3, #1
 8008140:	fb0c 2101 	mla	r1, ip, r1, r2
 8008144:	e7f0      	b.n	8008128 <_vfiprintf_r+0x1bc>
 8008146:	ab03      	add	r3, sp, #12
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	462a      	mov	r2, r5
 800814c:	4630      	mov	r0, r6
 800814e:	4b13      	ldr	r3, [pc, #76]	; (800819c <_vfiprintf_r+0x230>)
 8008150:	a904      	add	r1, sp, #16
 8008152:	f7fd fbb1 	bl	80058b8 <_printf_float>
 8008156:	4607      	mov	r7, r0
 8008158:	1c78      	adds	r0, r7, #1
 800815a:	d1d6      	bne.n	800810a <_vfiprintf_r+0x19e>
 800815c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800815e:	07d9      	lsls	r1, r3, #31
 8008160:	d405      	bmi.n	800816e <_vfiprintf_r+0x202>
 8008162:	89ab      	ldrh	r3, [r5, #12]
 8008164:	059a      	lsls	r2, r3, #22
 8008166:	d402      	bmi.n	800816e <_vfiprintf_r+0x202>
 8008168:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800816a:	f7fe f90b 	bl	8006384 <__retarget_lock_release_recursive>
 800816e:	89ab      	ldrh	r3, [r5, #12]
 8008170:	065b      	lsls	r3, r3, #25
 8008172:	f53f af1d 	bmi.w	8007fb0 <_vfiprintf_r+0x44>
 8008176:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008178:	e71c      	b.n	8007fb4 <_vfiprintf_r+0x48>
 800817a:	ab03      	add	r3, sp, #12
 800817c:	9300      	str	r3, [sp, #0]
 800817e:	462a      	mov	r2, r5
 8008180:	4630      	mov	r0, r6
 8008182:	4b06      	ldr	r3, [pc, #24]	; (800819c <_vfiprintf_r+0x230>)
 8008184:	a904      	add	r1, sp, #16
 8008186:	f7fd fe37 	bl	8005df8 <_printf_i>
 800818a:	e7e4      	b.n	8008156 <_vfiprintf_r+0x1ea>
 800818c:	080087e4 	.word	0x080087e4
 8008190:	080087ea 	.word	0x080087ea
 8008194:	080087ee 	.word	0x080087ee
 8008198:	080058b9 	.word	0x080058b9
 800819c:	08007f49 	.word	0x08007f49

080081a0 <__swbuf_r>:
 80081a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081a2:	460e      	mov	r6, r1
 80081a4:	4614      	mov	r4, r2
 80081a6:	4605      	mov	r5, r0
 80081a8:	b118      	cbz	r0, 80081b2 <__swbuf_r+0x12>
 80081aa:	6a03      	ldr	r3, [r0, #32]
 80081ac:	b90b      	cbnz	r3, 80081b2 <__swbuf_r+0x12>
 80081ae:	f7fd ffd1 	bl	8006154 <__sinit>
 80081b2:	69a3      	ldr	r3, [r4, #24]
 80081b4:	60a3      	str	r3, [r4, #8]
 80081b6:	89a3      	ldrh	r3, [r4, #12]
 80081b8:	071a      	lsls	r2, r3, #28
 80081ba:	d525      	bpl.n	8008208 <__swbuf_r+0x68>
 80081bc:	6923      	ldr	r3, [r4, #16]
 80081be:	b31b      	cbz	r3, 8008208 <__swbuf_r+0x68>
 80081c0:	6823      	ldr	r3, [r4, #0]
 80081c2:	6922      	ldr	r2, [r4, #16]
 80081c4:	b2f6      	uxtb	r6, r6
 80081c6:	1a98      	subs	r0, r3, r2
 80081c8:	6963      	ldr	r3, [r4, #20]
 80081ca:	4637      	mov	r7, r6
 80081cc:	4283      	cmp	r3, r0
 80081ce:	dc04      	bgt.n	80081da <__swbuf_r+0x3a>
 80081d0:	4621      	mov	r1, r4
 80081d2:	4628      	mov	r0, r5
 80081d4:	f7ff fda2 	bl	8007d1c <_fflush_r>
 80081d8:	b9e0      	cbnz	r0, 8008214 <__swbuf_r+0x74>
 80081da:	68a3      	ldr	r3, [r4, #8]
 80081dc:	3b01      	subs	r3, #1
 80081de:	60a3      	str	r3, [r4, #8]
 80081e0:	6823      	ldr	r3, [r4, #0]
 80081e2:	1c5a      	adds	r2, r3, #1
 80081e4:	6022      	str	r2, [r4, #0]
 80081e6:	701e      	strb	r6, [r3, #0]
 80081e8:	6962      	ldr	r2, [r4, #20]
 80081ea:	1c43      	adds	r3, r0, #1
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d004      	beq.n	80081fa <__swbuf_r+0x5a>
 80081f0:	89a3      	ldrh	r3, [r4, #12]
 80081f2:	07db      	lsls	r3, r3, #31
 80081f4:	d506      	bpl.n	8008204 <__swbuf_r+0x64>
 80081f6:	2e0a      	cmp	r6, #10
 80081f8:	d104      	bne.n	8008204 <__swbuf_r+0x64>
 80081fa:	4621      	mov	r1, r4
 80081fc:	4628      	mov	r0, r5
 80081fe:	f7ff fd8d 	bl	8007d1c <_fflush_r>
 8008202:	b938      	cbnz	r0, 8008214 <__swbuf_r+0x74>
 8008204:	4638      	mov	r0, r7
 8008206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008208:	4621      	mov	r1, r4
 800820a:	4628      	mov	r0, r5
 800820c:	f000 f806 	bl	800821c <__swsetup_r>
 8008210:	2800      	cmp	r0, #0
 8008212:	d0d5      	beq.n	80081c0 <__swbuf_r+0x20>
 8008214:	f04f 37ff 	mov.w	r7, #4294967295
 8008218:	e7f4      	b.n	8008204 <__swbuf_r+0x64>
	...

0800821c <__swsetup_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4b2a      	ldr	r3, [pc, #168]	; (80082c8 <__swsetup_r+0xac>)
 8008220:	4605      	mov	r5, r0
 8008222:	6818      	ldr	r0, [r3, #0]
 8008224:	460c      	mov	r4, r1
 8008226:	b118      	cbz	r0, 8008230 <__swsetup_r+0x14>
 8008228:	6a03      	ldr	r3, [r0, #32]
 800822a:	b90b      	cbnz	r3, 8008230 <__swsetup_r+0x14>
 800822c:	f7fd ff92 	bl	8006154 <__sinit>
 8008230:	89a3      	ldrh	r3, [r4, #12]
 8008232:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008236:	0718      	lsls	r0, r3, #28
 8008238:	d422      	bmi.n	8008280 <__swsetup_r+0x64>
 800823a:	06d9      	lsls	r1, r3, #27
 800823c:	d407      	bmi.n	800824e <__swsetup_r+0x32>
 800823e:	2309      	movs	r3, #9
 8008240:	602b      	str	r3, [r5, #0]
 8008242:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008246:	f04f 30ff 	mov.w	r0, #4294967295
 800824a:	81a3      	strh	r3, [r4, #12]
 800824c:	e034      	b.n	80082b8 <__swsetup_r+0x9c>
 800824e:	0758      	lsls	r0, r3, #29
 8008250:	d512      	bpl.n	8008278 <__swsetup_r+0x5c>
 8008252:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008254:	b141      	cbz	r1, 8008268 <__swsetup_r+0x4c>
 8008256:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800825a:	4299      	cmp	r1, r3
 800825c:	d002      	beq.n	8008264 <__swsetup_r+0x48>
 800825e:	4628      	mov	r0, r5
 8008260:	f7fe ff0e 	bl	8007080 <_free_r>
 8008264:	2300      	movs	r3, #0
 8008266:	6363      	str	r3, [r4, #52]	; 0x34
 8008268:	89a3      	ldrh	r3, [r4, #12]
 800826a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800826e:	81a3      	strh	r3, [r4, #12]
 8008270:	2300      	movs	r3, #0
 8008272:	6063      	str	r3, [r4, #4]
 8008274:	6923      	ldr	r3, [r4, #16]
 8008276:	6023      	str	r3, [r4, #0]
 8008278:	89a3      	ldrh	r3, [r4, #12]
 800827a:	f043 0308 	orr.w	r3, r3, #8
 800827e:	81a3      	strh	r3, [r4, #12]
 8008280:	6923      	ldr	r3, [r4, #16]
 8008282:	b94b      	cbnz	r3, 8008298 <__swsetup_r+0x7c>
 8008284:	89a3      	ldrh	r3, [r4, #12]
 8008286:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800828a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800828e:	d003      	beq.n	8008298 <__swsetup_r+0x7c>
 8008290:	4621      	mov	r1, r4
 8008292:	4628      	mov	r0, r5
 8008294:	f000 f883 	bl	800839e <__smakebuf_r>
 8008298:	89a0      	ldrh	r0, [r4, #12]
 800829a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800829e:	f010 0301 	ands.w	r3, r0, #1
 80082a2:	d00a      	beq.n	80082ba <__swsetup_r+0x9e>
 80082a4:	2300      	movs	r3, #0
 80082a6:	60a3      	str	r3, [r4, #8]
 80082a8:	6963      	ldr	r3, [r4, #20]
 80082aa:	425b      	negs	r3, r3
 80082ac:	61a3      	str	r3, [r4, #24]
 80082ae:	6923      	ldr	r3, [r4, #16]
 80082b0:	b943      	cbnz	r3, 80082c4 <__swsetup_r+0xa8>
 80082b2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082b6:	d1c4      	bne.n	8008242 <__swsetup_r+0x26>
 80082b8:	bd38      	pop	{r3, r4, r5, pc}
 80082ba:	0781      	lsls	r1, r0, #30
 80082bc:	bf58      	it	pl
 80082be:	6963      	ldrpl	r3, [r4, #20]
 80082c0:	60a3      	str	r3, [r4, #8]
 80082c2:	e7f4      	b.n	80082ae <__swsetup_r+0x92>
 80082c4:	2000      	movs	r0, #0
 80082c6:	e7f7      	b.n	80082b8 <__swsetup_r+0x9c>
 80082c8:	20000068 	.word	0x20000068

080082cc <_raise_r>:
 80082cc:	291f      	cmp	r1, #31
 80082ce:	b538      	push	{r3, r4, r5, lr}
 80082d0:	4604      	mov	r4, r0
 80082d2:	460d      	mov	r5, r1
 80082d4:	d904      	bls.n	80082e0 <_raise_r+0x14>
 80082d6:	2316      	movs	r3, #22
 80082d8:	6003      	str	r3, [r0, #0]
 80082da:	f04f 30ff 	mov.w	r0, #4294967295
 80082de:	bd38      	pop	{r3, r4, r5, pc}
 80082e0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80082e2:	b112      	cbz	r2, 80082ea <_raise_r+0x1e>
 80082e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082e8:	b94b      	cbnz	r3, 80082fe <_raise_r+0x32>
 80082ea:	4620      	mov	r0, r4
 80082ec:	f000 f830 	bl	8008350 <_getpid_r>
 80082f0:	462a      	mov	r2, r5
 80082f2:	4601      	mov	r1, r0
 80082f4:	4620      	mov	r0, r4
 80082f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082fa:	f000 b817 	b.w	800832c <_kill_r>
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d00a      	beq.n	8008318 <_raise_r+0x4c>
 8008302:	1c59      	adds	r1, r3, #1
 8008304:	d103      	bne.n	800830e <_raise_r+0x42>
 8008306:	2316      	movs	r3, #22
 8008308:	6003      	str	r3, [r0, #0]
 800830a:	2001      	movs	r0, #1
 800830c:	e7e7      	b.n	80082de <_raise_r+0x12>
 800830e:	2400      	movs	r4, #0
 8008310:	4628      	mov	r0, r5
 8008312:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008316:	4798      	blx	r3
 8008318:	2000      	movs	r0, #0
 800831a:	e7e0      	b.n	80082de <_raise_r+0x12>

0800831c <raise>:
 800831c:	4b02      	ldr	r3, [pc, #8]	; (8008328 <raise+0xc>)
 800831e:	4601      	mov	r1, r0
 8008320:	6818      	ldr	r0, [r3, #0]
 8008322:	f7ff bfd3 	b.w	80082cc <_raise_r>
 8008326:	bf00      	nop
 8008328:	20000068 	.word	0x20000068

0800832c <_kill_r>:
 800832c:	b538      	push	{r3, r4, r5, lr}
 800832e:	2300      	movs	r3, #0
 8008330:	4d06      	ldr	r5, [pc, #24]	; (800834c <_kill_r+0x20>)
 8008332:	4604      	mov	r4, r0
 8008334:	4608      	mov	r0, r1
 8008336:	4611      	mov	r1, r2
 8008338:	602b      	str	r3, [r5, #0]
 800833a:	f7fa f834 	bl	80023a6 <_kill>
 800833e:	1c43      	adds	r3, r0, #1
 8008340:	d102      	bne.n	8008348 <_kill_r+0x1c>
 8008342:	682b      	ldr	r3, [r5, #0]
 8008344:	b103      	cbz	r3, 8008348 <_kill_r+0x1c>
 8008346:	6023      	str	r3, [r4, #0]
 8008348:	bd38      	pop	{r3, r4, r5, pc}
 800834a:	bf00      	nop
 800834c:	200004a0 	.word	0x200004a0

08008350 <_getpid_r>:
 8008350:	f7fa b822 	b.w	8002398 <_getpid>

08008354 <__swhatbuf_r>:
 8008354:	b570      	push	{r4, r5, r6, lr}
 8008356:	460c      	mov	r4, r1
 8008358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800835c:	4615      	mov	r5, r2
 800835e:	2900      	cmp	r1, #0
 8008360:	461e      	mov	r6, r3
 8008362:	b096      	sub	sp, #88	; 0x58
 8008364:	da0c      	bge.n	8008380 <__swhatbuf_r+0x2c>
 8008366:	89a3      	ldrh	r3, [r4, #12]
 8008368:	2100      	movs	r1, #0
 800836a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800836e:	bf0c      	ite	eq
 8008370:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008374:	2340      	movne	r3, #64	; 0x40
 8008376:	2000      	movs	r0, #0
 8008378:	6031      	str	r1, [r6, #0]
 800837a:	602b      	str	r3, [r5, #0]
 800837c:	b016      	add	sp, #88	; 0x58
 800837e:	bd70      	pop	{r4, r5, r6, pc}
 8008380:	466a      	mov	r2, sp
 8008382:	f000 f849 	bl	8008418 <_fstat_r>
 8008386:	2800      	cmp	r0, #0
 8008388:	dbed      	blt.n	8008366 <__swhatbuf_r+0x12>
 800838a:	9901      	ldr	r1, [sp, #4]
 800838c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008390:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008394:	4259      	negs	r1, r3
 8008396:	4159      	adcs	r1, r3
 8008398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800839c:	e7eb      	b.n	8008376 <__swhatbuf_r+0x22>

0800839e <__smakebuf_r>:
 800839e:	898b      	ldrh	r3, [r1, #12]
 80083a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083a2:	079d      	lsls	r5, r3, #30
 80083a4:	4606      	mov	r6, r0
 80083a6:	460c      	mov	r4, r1
 80083a8:	d507      	bpl.n	80083ba <__smakebuf_r+0x1c>
 80083aa:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083ae:	6023      	str	r3, [r4, #0]
 80083b0:	6123      	str	r3, [r4, #16]
 80083b2:	2301      	movs	r3, #1
 80083b4:	6163      	str	r3, [r4, #20]
 80083b6:	b002      	add	sp, #8
 80083b8:	bd70      	pop	{r4, r5, r6, pc}
 80083ba:	466a      	mov	r2, sp
 80083bc:	ab01      	add	r3, sp, #4
 80083be:	f7ff ffc9 	bl	8008354 <__swhatbuf_r>
 80083c2:	9900      	ldr	r1, [sp, #0]
 80083c4:	4605      	mov	r5, r0
 80083c6:	4630      	mov	r0, r6
 80083c8:	f7fe feca 	bl	8007160 <_malloc_r>
 80083cc:	b948      	cbnz	r0, 80083e2 <__smakebuf_r+0x44>
 80083ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083d2:	059a      	lsls	r2, r3, #22
 80083d4:	d4ef      	bmi.n	80083b6 <__smakebuf_r+0x18>
 80083d6:	f023 0303 	bic.w	r3, r3, #3
 80083da:	f043 0302 	orr.w	r3, r3, #2
 80083de:	81a3      	strh	r3, [r4, #12]
 80083e0:	e7e3      	b.n	80083aa <__smakebuf_r+0xc>
 80083e2:	89a3      	ldrh	r3, [r4, #12]
 80083e4:	6020      	str	r0, [r4, #0]
 80083e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083ea:	81a3      	strh	r3, [r4, #12]
 80083ec:	9b00      	ldr	r3, [sp, #0]
 80083ee:	6120      	str	r0, [r4, #16]
 80083f0:	6163      	str	r3, [r4, #20]
 80083f2:	9b01      	ldr	r3, [sp, #4]
 80083f4:	b15b      	cbz	r3, 800840e <__smakebuf_r+0x70>
 80083f6:	4630      	mov	r0, r6
 80083f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083fc:	f000 f81e 	bl	800843c <_isatty_r>
 8008400:	b128      	cbz	r0, 800840e <__smakebuf_r+0x70>
 8008402:	89a3      	ldrh	r3, [r4, #12]
 8008404:	f023 0303 	bic.w	r3, r3, #3
 8008408:	f043 0301 	orr.w	r3, r3, #1
 800840c:	81a3      	strh	r3, [r4, #12]
 800840e:	89a3      	ldrh	r3, [r4, #12]
 8008410:	431d      	orrs	r5, r3
 8008412:	81a5      	strh	r5, [r4, #12]
 8008414:	e7cf      	b.n	80083b6 <__smakebuf_r+0x18>
	...

08008418 <_fstat_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	2300      	movs	r3, #0
 800841c:	4d06      	ldr	r5, [pc, #24]	; (8008438 <_fstat_r+0x20>)
 800841e:	4604      	mov	r4, r0
 8008420:	4608      	mov	r0, r1
 8008422:	4611      	mov	r1, r2
 8008424:	602b      	str	r3, [r5, #0]
 8008426:	f7fa f81c 	bl	8002462 <_fstat>
 800842a:	1c43      	adds	r3, r0, #1
 800842c:	d102      	bne.n	8008434 <_fstat_r+0x1c>
 800842e:	682b      	ldr	r3, [r5, #0]
 8008430:	b103      	cbz	r3, 8008434 <_fstat_r+0x1c>
 8008432:	6023      	str	r3, [r4, #0]
 8008434:	bd38      	pop	{r3, r4, r5, pc}
 8008436:	bf00      	nop
 8008438:	200004a0 	.word	0x200004a0

0800843c <_isatty_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	2300      	movs	r3, #0
 8008440:	4d05      	ldr	r5, [pc, #20]	; (8008458 <_isatty_r+0x1c>)
 8008442:	4604      	mov	r4, r0
 8008444:	4608      	mov	r0, r1
 8008446:	602b      	str	r3, [r5, #0]
 8008448:	f7fa f81a 	bl	8002480 <_isatty>
 800844c:	1c43      	adds	r3, r0, #1
 800844e:	d102      	bne.n	8008456 <_isatty_r+0x1a>
 8008450:	682b      	ldr	r3, [r5, #0]
 8008452:	b103      	cbz	r3, 8008456 <_isatty_r+0x1a>
 8008454:	6023      	str	r3, [r4, #0]
 8008456:	bd38      	pop	{r3, r4, r5, pc}
 8008458:	200004a0 	.word	0x200004a0

0800845c <_init>:
 800845c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845e:	bf00      	nop
 8008460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008462:	bc08      	pop	{r3}
 8008464:	469e      	mov	lr, r3
 8008466:	4770      	bx	lr

08008468 <_fini>:
 8008468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800846a:	bf00      	nop
 800846c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800846e:	bc08      	pop	{r3}
 8008470:	469e      	mov	lr, r3
 8008472:	4770      	bx	lr
