
*** Running vivado
    with args -log Main_Process.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Process.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main_Process.tcl -notrace
Command: synth_design -top Main_Process -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 926439 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.473 ; gain = 86.914 ; free physical = 385 ; free virtual = 2398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:51]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_decoder_0' of component 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:208]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (1#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:51]
INFO: [Synth 8-3491] module 'Register_Bank' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:225]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Decode_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decode_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decode_2_TO_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decode_2_TO_4' (2#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-3491] module 'Decode_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decode_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (3#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4_B' (4#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:116]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (5#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_0' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_1' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'buff_0' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_4_B' (6#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:40]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'buff_1' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_4_B' (7#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_2' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:58]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_3' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:66]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_4' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:74]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_5' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:82]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_6' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:90]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_7' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_W_4_B' (8#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_1' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:255]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub' of component 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:70]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (9#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (10#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (11#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux_2_W_4_B_0' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:279]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:34' bound to instance 'Adder_3_b' of component 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:287]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (12#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_W_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:34' bound to instance 'Mux_2_w_3_b_0' of component 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:294]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:34' bound to instance 'buff_0' of component 'Tri_State_Buffer_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_3_B' (13#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:40]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:34' bound to instance 'buff_1' of component 'Tri_State_Buffer_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_3_B' (14#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:302]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Reg_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:34' bound to instance 'Reg_0' of component 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_3_B' (15#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (16#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Program_Rom' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:34' bound to instance 'Pro_rom' of component 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:309]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (17#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'slow_clock' of component 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:314]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (18#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seg_display' of component 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:319]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'Comparator' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Comparator.vhd:34' bound to instance 'Comparator_0' of component 'Comparator' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:324]
INFO: [Synth 8-638] synthesizing module 'Comparator' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (20#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Comparator.vhd:42]
INFO: [Synth 8-3491] module 'Logical_Operations_Unit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:34' bound to instance 'Logical_unit' of component 'Logical_Operations_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:331]
INFO: [Synth 8-638] synthesizing module 'Logical_Operations_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Decode_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decoder' of component 'Decode_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:70]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Tri_State_AND' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:81]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Tri_State_OR' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:86]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Tri_State_XOR' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:91]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Tri_State_XNOR' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'Logical_Operations_Unit' (21#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Logical_Operations_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Bit_Shift' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:34' bound to instance 'Bit_Shift_0' of component 'Bit_Shift' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:340]
INFO: [Synth 8-638] synthesizing module 'Bit_Shift' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:42]
INFO: [Synth 8-3491] module 'Decode_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decoder' of component 'Decode_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:62]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Buff_0' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:84]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Buff_1' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:90]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Buff_2' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:96]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'Buff_3' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Bit_Shift' (22#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Bit_Shift.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Main_Process' (23#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:51]
WARNING: [Synth 8-3917] design Main_Process has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_bit has unconnected port C_in
WARNING: [Synth 8-3331] design Mux_2_W_4_B has unconnected port EN
WARNING: [Synth 8-3331] design Add_Sub_Unit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.082 ; gain = 132.523 ; free physical = 383 ; free virtual = 2397
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.082 ; gain = 132.523 ; free physical = 385 ; free virtual = 2398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.082 ; gain = 132.523 ; free physical = 385 ; free virtual = 2398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vihangamuthumala/Documents/my_work/Nano-Processor/3.xdc]
Finished Parsing XDC File [/home/vihangamuthumala/Documents/my_work/Nano-Processor/3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vihangamuthumala/Documents/my_work/Nano-Processor/3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_Process_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_Process_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1620.926 ; gain = 0.000 ; free physical = 135 ; free virtual = 2116
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 199 ; free virtual = 2192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 199 ; free virtual = 2192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 201 ; free virtual = 2194
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 200 ; free virtual = 2194
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg_4_B 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Reg_3_B 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Program_Rom 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     13 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Logical_Operations_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "slow_clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Main_Process has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[3]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[2]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[1]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[0]) is unused and will be removed from module Main_Process.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 186 ; free virtual = 2184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 138 ; free virtual = 2111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_1/R_reg[2]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_4/R_reg[2]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_5/R_reg[2]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_6/R_reg[2] )
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_1/R_reg[0]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_4/R_reg[0]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_5/R_reg[0]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_6/R_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_1/R_reg[1]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_4/R_reg[1]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_5/R_reg[1]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_6/R_reg[1] )
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_1/R_reg[3]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_4/R_reg[3]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_5/R_reg[3]' (FDCE) to 'Register_Bank_0/Reg_6/R_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_6/R_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/R_reg[2]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/R_reg[0]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/R_reg[1]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/R_reg[3]) is unused and will be removed from module Main_Process.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 125 ; free virtual = 2099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     6|
|4     |LUT2   |   173|
|5     |LUT3   |    24|
|6     |LUT4   |    68|
|7     |LUT5   |     5|
|8     |LUT6   |    30|
|9     |FDCE   |    15|
|10    |FDRE   |    34|
|11    |IBUF   |     2|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   393|
|2     |  Program_Counter_0 |Program_Counter |   258|
|3     |    Reg_0           |Reg_3_B         |   258|
|4     |  Register_Bank_0   |Register_Bank   |    51|
|5     |    Reg_2           |Reg_4_B         |     4|
|6     |    Reg_3           |Reg_4_B_0       |    20|
|7     |    Reg_7           |Reg_4_B_1       |    27|
|8     |  slow_clock        |Slow_Clk        |    54|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.926 ; gain = 455.367 ; free physical = 126 ; free virtual = 2099
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1620.926 ; gain = 132.523 ; free physical = 180 ; free virtual = 2154
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.934 ; gain = 455.367 ; free physical = 180 ; free virtual = 2154
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
141 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1620.934 ; gain = 465.938 ; free physical = 179 ; free virtual = 2162
INFO: [Common 17-1381] The checkpoint '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/Main_Process.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_Process_utilization_synth.rpt -pb Main_Process_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1644.938 ; gain = 0.000 ; free physical = 186 ; free virtual = 2157
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 16:03:00 2024...
