

================================================================
== Vivado HLS Report for 'pattern_generator_cross'
================================================================
* Date:           Sat Apr 30 19:08:09 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PATTERN_GENERATOR_CROSS
* Solution:       Zynq
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  368222|  368222|  368223|  368223|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  368220|  368220|       722|          -|          -|   510|    no    |
        | + Loop 1.1  |     720|     720|         1|          -|          -|   720|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    173|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|     229|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     229|    266|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |storemerge4_fu_273_p2              |     +    |      0|  0|  32|          32|          32|
    |storemerge_fu_249_p2               |     +    |      0|  0|  32|          32|          32|
    |x_1_fu_210_p2                      |     +    |      0|  0|  10|          10|           1|
    |y_1_fu_139_p2                      |     +    |      0|  0|   9|           9|           1|
    |storemerge4_v_cast_cast_fu_265_p3  |  Select  |      0|  0|   2|           1|           2|
    |storemerge_v_cast_cast_fu_241_p3   |  Select  |      0|  0|   2|           1|           2|
    |ap_sig_bdd_209                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_239                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_242                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_245                     |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_222_p2                  |    and   |      0|  0|   1|           1|           1|
    |exitcond5_fu_133_p2                |   icmp   |      0|  0|   3|           9|           3|
    |exitcond_fu_204_p2                 |   icmp   |      0|  0|   4|          10|          10|
    |tmp_1_fu_183_p2                    |   icmp   |      0|  0|  11|          32|           9|
    |tmp_2_fu_156_p2                    |   icmp   |      0|  0|  11|          32|           1|
    |tmp_3_fu_145_p2                    |   icmp   |      0|  0|   3|           9|           7|
    |tmp_4_fu_161_p2                    |   icmp   |      0|  0|  11|          32|          10|
    |tmp_6_fu_216_p2                    |   icmp   |      0|  0|   4|          10|          10|
    |tmp_8_fu_178_p2                    |   icmp   |      0|  0|  11|          32|           1|
    |tmp_9_fu_227_p2                    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_s_fu_151_p2                    |   icmp   |      0|  0|  11|          32|          32|
    |or_cond7_fu_232_p2                 |    or    |      0|  0|   1|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 173|         321|         191|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |   1|          5|    1|          5|
    |ap_sig_ioackin_outputStream_V_TREADY  |   1|          2|    1|          2|
    |outputStream_V_TDATA                  |   8|          3|    8|         24|
    |tmp_5_reg_110                         |  32|          2|   32|         64|
    |tmp_7_reg_88                          |  32|          2|   32|         64|
    |x_reg_99                              |  10|          2|   10|         20|
    |y_reg_77                              |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  93|         18|   93|        197|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_reg_ioackin_outputStream_V_TREADY  |   1|   0|    1|          0|
    |dirX                                  |   1|   0|    1|          0|
    |dirY                                  |   1|   0|    1|          0|
    |lineX                                 |  32|   0|   32|          0|
    |lineX_load_reg_285                    |  32|   0|   32|          0|
    |lineY                                 |  32|   0|   32|          0|
    |lineY_load_reg_293                    |  32|   0|   32|          0|
    |tmp_3_reg_309                         |   1|   0|    1|          0|
    |tmp_5_reg_110                         |  32|   0|   32|          0|
    |tmp_7_reg_88                          |  32|   0|   32|          0|
    |tmp_s_reg_314                         |   1|   0|    1|          0|
    |x_reg_99                              |  10|   0|   10|          0|
    |y_1_reg_304                           |   9|   0|    9|          0|
    |y_reg_77                              |   9|   0|    9|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 229|   0|  229|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object      |    C Type    |
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_none | pattern_generator_cross | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none | pattern_generator_cross | return value |
|outputStream_V_TDATA   | out |    8|     axis     |      outputStream_V     |    pointer   |
|outputStream_V_TVALID  | out |    1|     axis     |      outputStream_V     |    pointer   |
|outputStream_V_TREADY  |  in |    1|     axis     |      outputStream_V     |    pointer   |
+-----------------------+-----+-----+--------------+-------------------------+--------------+

