<stg><name>conv<1, 16, 18></name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %n_0 = phi i5 [ 0, %0 ], [ %n, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln61 = icmp eq i5 %n_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %n = add i5 %n_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln61, label %1, label %.preheader92.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
.preheader92.preheader:0  %zext_ln68 = zext i5 %n_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader92.preheader:8  %threshold_conv1_V_ad = getelementptr [16 x i4]* @threshold_conv1_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="threshold_conv1_V_ad"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4">
<![CDATA[
.preheader92.preheader:9  %threshold_conv1_V_lo = load i4* %threshold_conv1_V_ad, align 1

]]></Node>
<StgValue><ssdm name="threshold_conv1_V_lo"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="5">
<![CDATA[
.preheader92.preheader:1  %zext_ln68_12 = zext i5 %n_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln68_12"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader92.preheader:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %n_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="7">
<![CDATA[
.preheader92.preheader:3  %zext_ln68_13 = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln68_13"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader:4  %sub_ln68 = sub i8 %zext_ln68_13, %zext_ln68_12

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="8">
<![CDATA[
.preheader92.preheader:5  %sext_ln68 = sext i8 %sub_ln68 to i9

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader92.preheader:6  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %n_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="9">
<![CDATA[
.preheader92.preheader:7  %zext_ln895 = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="zext_ln895"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4">
<![CDATA[
.preheader92.preheader:9  %threshold_conv1_V_lo = load i4* %threshold_conv1_V_ad, align 1

]]></Node>
<StgValue><ssdm name="threshold_conv1_V_lo"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="4">
<![CDATA[
.preheader92.preheader:10  %sext_ln62 = sext i4 %threshold_conv1_V_lo to i16

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader92.preheader:11  br label %.preheader92

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader92:0  %x_0 = phi i5 [ 0, %.preheader92.preheader ], [ %x, %.preheader92.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader92:1  %icmp_ln62 = icmp eq i5 %x_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader92:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader92:3  %x = add i5 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader92:4  br i1 %icmp_ln62, label %.loopexit.loopexit, label %.preheader91.preheader

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="5">
<![CDATA[
.preheader91.preheader:0  %zext_ln63 = zext i5 %x_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader91.preheader:1  br label %.preheader91

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader91:0  %y_0 = phi i5 [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader91.preheader ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader91:1  %icmp_ln63 = icmp eq i5 %y_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader91:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader91:3  %y = add i5 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader91:4  br i1 %icmp_ln63, label %.preheader92.loopexit, label %.preheader90.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.preheader:0  br label %.preheader90

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader92.loopexit:0  br label %.preheader92

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader90:0  %p_014_0 = phi i16 [ %p_014_1, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="p_014_0"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader90:1  %c_0 = phi i2 [ %c, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="2">
<![CDATA[
.preheader90:2  %zext_ln65 = zext i2 %c_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader90:3  %icmp_ln65 = icmp eq i2 %c_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader90:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader90:5  %c = add i2 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader90:6  br i1 %icmp_ln65, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %.preheader89.preheader

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader89.preheader:0  %add_ln68 = add i5 %zext_ln65, %x_0

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="5">
<![CDATA[
.preheader89.preheader:1  %zext_ln68_14 = zext i5 %add_ln68 to i10

]]></Node>
<StgValue><ssdm name="zext_ln68_14"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="2">
<![CDATA[
.preheader89.preheader:2  %zext_ln66_2 = zext i2 %c_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader89.preheader:3  br label %.preheader89

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %shl_ln1503 = shl i16 %p_014_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln1503"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %accum_V = add i16 -9, %shl_ln1503

]]></Node>
<StgValue><ssdm name="accum_V"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %icmp_ln895 = icmp sgt i16 %accum_V, %sext_ln62

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="5">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %zext_ln73 = zext i5 %y_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %add_ln73 = add i10 %zext_ln895, %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %tmp_36_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %add_ln73, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %add_ln73_2 = add i14 %tmp_36_cast, %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="14">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %zext_ln73_3 = zext i14 %add_ln73_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %output_addr = getelementptr [4096 x i1]* %output_r, i64 0, i64 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  store i1 %icmp_ln895, i1* %output_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  br label %.preheader91

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader89:0  %p_014_1 = phi i16 [ %add_ln700, %.preheader.preheader ], [ %p_014_0, %.preheader89.preheader ]

]]></Node>
<StgValue><ssdm name="p_014_1"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader89:1  %r_0 = phi i2 [ %r, %.preheader.preheader ], [ 0, %.preheader89.preheader ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="2">
<![CDATA[
.preheader89:2  %zext_ln66 = zext i2 %r_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader89:3  %icmp_ln66 = icmp eq i2 %r_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader89:4  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader89:5  %r = add i2 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader89:6  br i1 %icmp_ln66, label %.preheader90.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %add_ln68_2 = add i5 %y_0, %zext_ln66

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader.preheader:1  %tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln68_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %zext_ln68_15 = zext i9 %tmp_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln68_15"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:3  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln68_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader:4  %zext_ln68_16 = zext i6 %tmp_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln68_16"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:5  %add_ln68_9 = add i10 %zext_ln68_15, %zext_ln68_16

]]></Node>
<StgValue><ssdm name="add_ln68_9"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:6  %add_ln68_10 = add i10 %zext_ln68_14, %add_ln68_9

]]></Node>
<StgValue><ssdm name="add_ln68_10"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:7  %zext_ln68_17 = zext i10 %add_ln68_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_17"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %input_0_addr = getelementptr [324 x i1]* %input_0, i64 0, i64 %zext_ln68_17

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:9  %zext_ln68_18 = zext i2 %r_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln68_18"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:10  %add_ln68_11 = add i9 %zext_ln68_18, %sext_ln68

]]></Node>
<StgValue><ssdm name="add_ln68_11"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:11  %shl_ln68 = shl i9 %add_ln68_11, 2

]]></Node>
<StgValue><ssdm name="shl_ln68"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:12  %sub_ln68_2 = sub i9 %shl_ln68, %add_ln68_11

]]></Node>
<StgValue><ssdm name="sub_ln68_2"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:13  %add_ln68_12 = add i9 %zext_ln66_2, %sub_ln68_2

]]></Node>
<StgValue><ssdm name="add_ln68_12"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="9">
<![CDATA[
.preheader.preheader:16  %input_0_load = load i1* %input_0_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.loopexit:0  br label %.preheader90

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:14  %zext_ln68_19 = zext i9 %add_ln68_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_19"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %w_conv1_0_addr = getelementptr [144 x i1]* @w_conv1_0, i64 0, i64 %zext_ln68_19

]]></Node>
<StgValue><ssdm name="w_conv1_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="9">
<![CDATA[
.preheader.preheader:16  %input_0_load = load i1* %input_0_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8">
<![CDATA[
.preheader.preheader:17  %w_conv1_0_load = load i1* %w_conv1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8">
<![CDATA[
.preheader.preheader:17  %w_conv1_0_load = load i1* %w_conv1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:18  %xor_ln68 = xor i1 %w_conv1_0_load, true

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:19  %xor_ln68_2 = xor i1 %input_0_load, %xor_ln68

]]></Node>
<StgValue><ssdm name="xor_ln68_2"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="1">
<![CDATA[
.preheader.preheader:20  %zext_ln700 = zext i1 %xor_ln68_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:21  %add_ln700 = add i16 %zext_ln700, %p_014_1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:22  br label %.preheader89

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="115" name="input_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="threshold_conv1_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="threshold_conv1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="w_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="120" from="StgValue_119" to="n_0" fromId="119" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln61" to="n_0" fromId="10" toId="11">
</dataflow>
<dataflow id="122" from="n" to="n_0" fromId="14" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln0" to="n_0" fromId="37" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="124" from="n_0" to="icmp_ln61" fromId="11" toId="12">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln61" fromId="125" toId="12">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="127" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_129" to="empty" fromId="129" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_129" to="empty" fromId="129" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_129" to="empty" fromId="129" toId="13">
</dataflow>
<dataflow id="133" from="n_0" to="n" fromId="11" toId="14">
</dataflow>
<dataflow id="135" from="StgValue_134" to="n" fromId="134" toId="14">
</dataflow>
<dataflow id="136" from="icmp_ln61" to="br_ln61" fromId="12" toId="15">
</dataflow>
<dataflow id="137" from="n_0" to="zext_ln68" fromId="11" toId="16">
</dataflow>
<dataflow id="138" from="threshold_conv1_V" to="threshold_conv1_V_ad" fromId="117" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_139" to="threshold_conv1_V_ad" fromId="139" toId="17">
</dataflow>
<dataflow id="141" from="zext_ln68" to="threshold_conv1_V_ad" fromId="16" toId="17">
</dataflow>
<dataflow id="142" from="threshold_conv1_V_ad" to="threshold_conv1_V_lo" fromId="17" toId="18">
</dataflow>
<dataflow id="143" from="n_0" to="zext_ln68_12" fromId="11" toId="20">
</dataflow>
<dataflow id="145" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp" fromId="144" toId="21">
</dataflow>
<dataflow id="146" from="n_0" to="tmp" fromId="11" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp" fromId="147" toId="21">
</dataflow>
<dataflow id="149" from="tmp" to="zext_ln68_13" fromId="21" toId="22">
</dataflow>
<dataflow id="150" from="zext_ln68_13" to="sub_ln68" fromId="22" toId="23">
</dataflow>
<dataflow id="151" from="zext_ln68_12" to="sub_ln68" fromId="20" toId="23">
</dataflow>
<dataflow id="152" from="sub_ln68" to="sext_ln68" fromId="23" toId="24">
</dataflow>
<dataflow id="154" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_s" fromId="153" toId="25">
</dataflow>
<dataflow id="155" from="n_0" to="tmp_s" fromId="11" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_156" to="tmp_s" fromId="156" toId="25">
</dataflow>
<dataflow id="158" from="tmp_s" to="zext_ln895" fromId="25" toId="26">
</dataflow>
<dataflow id="159" from="threshold_conv1_V_ad" to="threshold_conv1_V_lo" fromId="17" toId="27">
</dataflow>
<dataflow id="160" from="threshold_conv1_V_lo" to="sext_ln62" fromId="27" toId="28">
</dataflow>
<dataflow id="161" from="StgValue_119" to="x_0" fromId="119" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="br_ln62" to="x_0" fromId="29" toId="30">
</dataflow>
<dataflow id="163" from="x" to="x_0" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="br_ln0" to="x_0" fromId="44" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="165" from="x_0" to="icmp_ln62" fromId="30" toId="31">
</dataflow>
<dataflow id="166" from="StgValue_125" to="icmp_ln62" fromId="125" toId="31">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="127" toId="32">
</dataflow>
<dataflow id="168" from="StgValue_129" to="empty_26" fromId="129" toId="32">
</dataflow>
<dataflow id="169" from="StgValue_129" to="empty_26" fromId="129" toId="32">
</dataflow>
<dataflow id="170" from="StgValue_129" to="empty_26" fromId="129" toId="32">
</dataflow>
<dataflow id="171" from="x_0" to="x" fromId="30" toId="33">
</dataflow>
<dataflow id="172" from="StgValue_134" to="x" fromId="134" toId="33">
</dataflow>
<dataflow id="173" from="icmp_ln62" to="br_ln62" fromId="31" toId="34">
</dataflow>
<dataflow id="174" from="x_0" to="zext_ln63" fromId="30" toId="35">
</dataflow>
<dataflow id="175" from="y" to="y_0" fromId="41" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln63" to="y_0" fromId="66" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="177" from="StgValue_119" to="y_0" fromId="119" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln63" to="y_0" fromId="36" toId="38">
</dataflow>
<dataflow id="179" from="y_0" to="icmp_ln63" fromId="38" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_125" to="icmp_ln63" fromId="125" toId="39">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="127" toId="40">
</dataflow>
<dataflow id="182" from="StgValue_129" to="empty_27" fromId="129" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_129" to="empty_27" fromId="129" toId="40">
</dataflow>
<dataflow id="184" from="StgValue_129" to="empty_27" fromId="129" toId="40">
</dataflow>
<dataflow id="185" from="y_0" to="y" fromId="38" toId="41">
</dataflow>
<dataflow id="186" from="StgValue_134" to="y" fromId="134" toId="41">
</dataflow>
<dataflow id="187" from="icmp_ln63" to="br_ln63" fromId="39" toId="42">
</dataflow>
<dataflow id="188" from="p_014_1" to="p_014_0" fromId="67" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="br_ln0" to="p_014_0" fromId="89" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="191" from="StgValue_190" to="p_014_0" fromId="190" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln65" to="p_014_0" fromId="43" toId="45">
</dataflow>
<dataflow id="193" from="c" to="c_0" fromId="50" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln0" to="c_0" fromId="89" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="195" from="StgValue_147" to="c_0" fromId="147" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln65" to="c_0" fromId="43" toId="46">
</dataflow>
<dataflow id="197" from="c_0" to="zext_ln65" fromId="46" toId="47">
</dataflow>
<dataflow id="198" from="c_0" to="icmp_ln65" fromId="46" toId="48">
</dataflow>
<dataflow id="200" from="StgValue_199" to="icmp_ln65" fromId="199" toId="48">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="127" toId="49">
</dataflow>
<dataflow id="203" from="StgValue_202" to="empty_28" fromId="202" toId="49">
</dataflow>
<dataflow id="204" from="StgValue_202" to="empty_28" fromId="202" toId="49">
</dataflow>
<dataflow id="205" from="StgValue_202" to="empty_28" fromId="202" toId="49">
</dataflow>
<dataflow id="206" from="c_0" to="c" fromId="46" toId="50">
</dataflow>
<dataflow id="208" from="StgValue_207" to="c" fromId="207" toId="50">
</dataflow>
<dataflow id="209" from="icmp_ln65" to="br_ln65" fromId="48" toId="51">
</dataflow>
<dataflow id="210" from="zext_ln65" to="add_ln68" fromId="47" toId="52">
</dataflow>
<dataflow id="211" from="x_0" to="add_ln68" fromId="30" toId="52">
</dataflow>
<dataflow id="212" from="add_ln68" to="zext_ln68_14" fromId="52" toId="53">
</dataflow>
<dataflow id="213" from="c_0" to="zext_ln66_2" fromId="46" toId="54">
</dataflow>
<dataflow id="214" from="p_014_0" to="shl_ln1503" fromId="45" toId="56">
</dataflow>
<dataflow id="216" from="StgValue_215" to="shl_ln1503" fromId="215" toId="56">
</dataflow>
<dataflow id="218" from="StgValue_217" to="accum_V" fromId="217" toId="57">
</dataflow>
<dataflow id="219" from="shl_ln1503" to="accum_V" fromId="56" toId="57">
</dataflow>
<dataflow id="220" from="accum_V" to="icmp_ln895" fromId="57" toId="58">
</dataflow>
<dataflow id="221" from="sext_ln62" to="icmp_ln895" fromId="28" toId="58">
</dataflow>
<dataflow id="222" from="y_0" to="zext_ln73" fromId="38" toId="59">
</dataflow>
<dataflow id="223" from="zext_ln895" to="add_ln73" fromId="26" toId="60">
</dataflow>
<dataflow id="224" from="zext_ln73" to="add_ln73" fromId="59" toId="60">
</dataflow>
<dataflow id="226" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="tmp_36_cast" fromId="225" toId="61">
</dataflow>
<dataflow id="227" from="add_ln73" to="tmp_36_cast" fromId="60" toId="61">
</dataflow>
<dataflow id="228" from="StgValue_156" to="tmp_36_cast" fromId="156" toId="61">
</dataflow>
<dataflow id="229" from="tmp_36_cast" to="add_ln73_2" fromId="61" toId="62">
</dataflow>
<dataflow id="230" from="zext_ln63" to="add_ln73_2" fromId="35" toId="62">
</dataflow>
<dataflow id="231" from="add_ln73_2" to="zext_ln73_3" fromId="62" toId="63">
</dataflow>
<dataflow id="232" from="output_r" to="output_addr" fromId="116" toId="64">
</dataflow>
<dataflow id="233" from="StgValue_139" to="output_addr" fromId="139" toId="64">
</dataflow>
<dataflow id="234" from="zext_ln73_3" to="output_addr" fromId="63" toId="64">
</dataflow>
<dataflow id="235" from="icmp_ln895" to="store_ln73" fromId="58" toId="65">
</dataflow>
<dataflow id="236" from="output_addr" to="store_ln73" fromId="64" toId="65">
</dataflow>
<dataflow id="237" from="add_ln700" to="p_014_1" fromId="98" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln66" to="p_014_1" fromId="99" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="239" from="p_014_0" to="p_014_1" fromId="45" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="br_ln66" to="p_014_1" fromId="55" toId="67">
</dataflow>
<dataflow id="241" from="r" to="r_0" fromId="72" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="br_ln66" to="r_0" fromId="99" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="243" from="StgValue_147" to="r_0" fromId="147" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="br_ln66" to="r_0" fromId="55" toId="68">
</dataflow>
<dataflow id="245" from="r_0" to="zext_ln66" fromId="68" toId="69">
</dataflow>
<dataflow id="246" from="r_0" to="icmp_ln66" fromId="68" toId="70">
</dataflow>
<dataflow id="247" from="StgValue_199" to="icmp_ln66" fromId="199" toId="70">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="127" toId="71">
</dataflow>
<dataflow id="249" from="StgValue_202" to="empty_29" fromId="202" toId="71">
</dataflow>
<dataflow id="250" from="StgValue_202" to="empty_29" fromId="202" toId="71">
</dataflow>
<dataflow id="251" from="StgValue_202" to="empty_29" fromId="202" toId="71">
</dataflow>
<dataflow id="252" from="r_0" to="r" fromId="68" toId="72">
</dataflow>
<dataflow id="253" from="StgValue_207" to="r" fromId="207" toId="72">
</dataflow>
<dataflow id="254" from="icmp_ln66" to="br_ln66" fromId="70" toId="73">
</dataflow>
<dataflow id="255" from="y_0" to="add_ln68_2" fromId="38" toId="74">
</dataflow>
<dataflow id="256" from="zext_ln66" to="add_ln68_2" fromId="69" toId="74">
</dataflow>
<dataflow id="257" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_3" fromId="153" toId="75">
</dataflow>
<dataflow id="258" from="add_ln68_2" to="tmp_3" fromId="74" toId="75">
</dataflow>
<dataflow id="259" from="StgValue_156" to="tmp_3" fromId="156" toId="75">
</dataflow>
<dataflow id="260" from="tmp_3" to="zext_ln68_15" fromId="75" toId="76">
</dataflow>
<dataflow id="262" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_4" fromId="261" toId="77">
</dataflow>
<dataflow id="263" from="add_ln68_2" to="tmp_4" fromId="74" toId="77">
</dataflow>
<dataflow id="265" from="StgValue_264" to="tmp_4" fromId="264" toId="77">
</dataflow>
<dataflow id="266" from="tmp_4" to="zext_ln68_16" fromId="77" toId="78">
</dataflow>
<dataflow id="267" from="zext_ln68_15" to="add_ln68_9" fromId="76" toId="79">
</dataflow>
<dataflow id="268" from="zext_ln68_16" to="add_ln68_9" fromId="78" toId="79">
</dataflow>
<dataflow id="269" from="zext_ln68_14" to="add_ln68_10" fromId="53" toId="80">
</dataflow>
<dataflow id="270" from="add_ln68_9" to="add_ln68_10" fromId="79" toId="80">
</dataflow>
<dataflow id="271" from="add_ln68_10" to="zext_ln68_17" fromId="80" toId="81">
</dataflow>
<dataflow id="272" from="input_0" to="input_0_addr" fromId="115" toId="82">
</dataflow>
<dataflow id="273" from="StgValue_139" to="input_0_addr" fromId="139" toId="82">
</dataflow>
<dataflow id="274" from="zext_ln68_17" to="input_0_addr" fromId="81" toId="82">
</dataflow>
<dataflow id="275" from="r_0" to="zext_ln68_18" fromId="68" toId="83">
</dataflow>
<dataflow id="276" from="zext_ln68_18" to="add_ln68_11" fromId="83" toId="84">
</dataflow>
<dataflow id="277" from="sext_ln68" to="add_ln68_11" fromId="24" toId="84">
</dataflow>
<dataflow id="278" from="add_ln68_11" to="shl_ln68" fromId="84" toId="85">
</dataflow>
<dataflow id="280" from="StgValue_279" to="shl_ln68" fromId="279" toId="85">
</dataflow>
<dataflow id="281" from="shl_ln68" to="sub_ln68_2" fromId="85" toId="86">
</dataflow>
<dataflow id="282" from="add_ln68_11" to="sub_ln68_2" fromId="84" toId="86">
</dataflow>
<dataflow id="283" from="zext_ln66_2" to="add_ln68_12" fromId="54" toId="87">
</dataflow>
<dataflow id="284" from="sub_ln68_2" to="add_ln68_12" fromId="86" toId="87">
</dataflow>
<dataflow id="285" from="input_0_addr" to="input_0_load" fromId="82" toId="88">
</dataflow>
<dataflow id="286" from="add_ln68_12" to="zext_ln68_19" fromId="87" toId="90">
</dataflow>
<dataflow id="287" from="w_conv1_0" to="w_conv1_0_addr" fromId="118" toId="91">
</dataflow>
<dataflow id="288" from="StgValue_139" to="w_conv1_0_addr" fromId="139" toId="91">
</dataflow>
<dataflow id="289" from="zext_ln68_19" to="w_conv1_0_addr" fromId="90" toId="91">
</dataflow>
<dataflow id="290" from="input_0_addr" to="input_0_load" fromId="82" toId="92">
</dataflow>
<dataflow id="291" from="w_conv1_0_addr" to="w_conv1_0_load" fromId="91" toId="93">
</dataflow>
<dataflow id="292" from="w_conv1_0_addr" to="w_conv1_0_load" fromId="91" toId="94">
</dataflow>
<dataflow id="293" from="w_conv1_0_load" to="xor_ln68" fromId="94" toId="95">
</dataflow>
<dataflow id="295" from="StgValue_294" to="xor_ln68" fromId="294" toId="95">
</dataflow>
<dataflow id="296" from="input_0_load" to="xor_ln68_2" fromId="92" toId="96">
</dataflow>
<dataflow id="297" from="xor_ln68" to="xor_ln68_2" fromId="95" toId="96">
</dataflow>
<dataflow id="298" from="xor_ln68_2" to="zext_ln700" fromId="96" toId="97">
</dataflow>
<dataflow id="299" from="zext_ln700" to="add_ln700" fromId="97" toId="98">
</dataflow>
<dataflow id="300" from="p_014_1" to="add_ln700" fromId="67" toId="98">
</dataflow>
<dataflow id="301" from="icmp_ln61" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="302" from="icmp_ln62" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="303" from="icmp_ln63" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="304" from="icmp_ln65" to="StgValue_6" fromId="48" toId="6">
</dataflow>
<dataflow id="305" from="icmp_ln66" to="StgValue_7" fromId="70" toId="7">
</dataflow>
</dataflows>


</stg>
