#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Apr 19 11:03:46 2024
# Process ID: 20580
# Current directory: C:/git/fpga-workspace/ELEC_APPLI/ELEC_APPLI.runs/synth_1
# Command line: vivado.exe -log SD_filter_toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SD_filter_toplevel.tcl
# Log file: C:/git/fpga-workspace/ELEC_APPLI/ELEC_APPLI.runs/synth_1/SD_filter_toplevel.vds
# Journal file: C:/git/fpga-workspace/ELEC_APPLI/ELEC_APPLI.runs/synth_1\vivado.jou
# Running On: LAPTOP-CJ972H0K, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17007 MB
#-----------------------------------------------------------
source SD_filter_toplevel.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 430.211 ; gain = 163.504
Command: read_checkpoint -auto_incremental -incremental C:/git/fpga-workspace/ELEC_APPLI/ELEC_APPLI.srcs/utils_1/imports/synth_1/SD_filter_toplevel.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/git/fpga-workspace/ELEC_APPLI/ELEC_APPLI.srcs/utils_1/imports/synth_1/SD_filter_toplevel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SD_filter_toplevel -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1279.488 ; gain = 412.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SD_filter_toplevel' [C:/git/fpga-workspace/ELEC_APPLI/rtl/SD_filter_toplevel.vhd:47]
INFO: [Synth 8-3491] module 'FIR_rect' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:6' bound to instance 'FIR' of component 'FIR_rect' [C:/git/fpga-workspace/ELEC_APPLI/rtl/SD_filter_toplevel.vhd:75]
INFO: [Synth 8-638] synthesizing module 'FIR_rect' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:18]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'first_reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:33]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DFF' (0#1) [C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:14]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/git/fpga-workspace/ELEC_APPLI/rtl/DFF.vhd:4' bound to instance 'reg' of component 'DFF' [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:42]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'FIR_rect' (0#1) [C:/git/fpga-workspace/ELEC_APPLI/rtl/FIR_rect.vhd:18]
INFO: [Synth 8-638] synthesizing module 'IIR_LP1o' [C:/git/fpga-workspace/ELEC_APPLI/rtl/IIR_LP1o.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'IIR_LP1o' (0#1) [C:/git/fpga-workspace/ELEC_APPLI/rtl/IIR_LP1o.vhd:18]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/git/fpga-workspace/ELEC_APPLI/rtl/SD_filter_toplevel.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'SD_filter_toplevel' (0#1) [C:/git/fpga-workspace/ELEC_APPLI/rtl/SD_filter_toplevel.vhd:47]
WARNING: [Synth 8-7129] Port clk_i in module SD_filter_toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.340 ; gain = 512.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.340 ; gain = 512.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1379.340 ; gain = 512.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1379.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc:104]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc:107]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc:112]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'clk_i'. [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc:119]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets clk_i]'. [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc:119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/git/fpga-workspace/ELEC_APPLI/rtl/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SD_filter_toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SD_filter_toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1419.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1419.469 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'first_level_reg' [C:/git/fpga-workspace/ELEC_APPLI/rtl/IIR_LP1o.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1772  
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk_i in module SD_filter_toplevel is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (IIR/first_level_reg[9]) is unused and will be removed from module SD_filter_toplevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFR   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |    24|
|5     |LUT3   |    10|
|6     |FDCE   |    27|
|7     |FDRE   |   886|
|8     |IBUF   |     4|
|9     |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 1419.469 ; gain = 512.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1419.469 ; gain = 552.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1419.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1419.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: de6af9fa
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 1419.469 ; gain = 963.160
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/git/fpga-workspace/ELEC_APPLI/ELEC_APPLI.runs/synth_1/SD_filter_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SD_filter_toplevel_utilization_synth.rpt -pb SD_filter_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 11:05:21 2024...
