0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/UART_Testing/UART_Testing.sim/sim_1/synth/func/xsim/UART_TB_func_synth.v,1643510126,verilog,,C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/UART_Testing/UART_Testing.srcs/sim_1/new/UART_TB.v,,UART_RX;UART_TX;UART_Wrapper;glbl,,,,,,,,
C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/UART_Testing/UART_Testing.srcs/sim_1/new/UART_TB.v,1643506267,verilog,,,,UART_TB,,,,,,,,
