
IO_28nm_12x18_double_ring_mixed: |
Task: Generate IO ring schematic and layout design for Cadence Virtuoso.

  Design requirements:
  12 pads on left and right sides, 18 pads on top and bottom sides. Single ring layout. Order: counterclockwise through left side, bottom side, right side, top side.


  ======================================================================
  SIGNAL CONFIGURATION
  ======================================================================
  Signal names: IB0 IB1 IB2 IB3 IB4 IB5 IB6 IB7 VDDGM VSSGM VCMGM VDDA09 VSSA VDDA18 VCM GND VIP VIN GND VCM09 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 CLKO SLP RST SCK SDI SDO VIOH VIOL GIOH GIOL VAMP IBIAS IBIAS2 VREFIB VREFIB2. Additionally, please insert an inner ring pad D14 between D13 and D12. Voltage domains: Digital domain uses VIOH, GIOH, VIOL, GIOL as voltage domain. Analog signals use analog domain voltage domain (VDDGM/VSSGM)


  ======================================================================
  DESIGN CONFIGURATION
  ======================================================================
  Configuration:
  - Technology: 28nm process node
  - Library: LLM_Layout_Design
  - Cell name: IO_RING_12x18_double_ring_mixed
  - View: schematic and layout