INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_DE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_FD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_1/imports/new/RV32I_pipelined_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_tb'
