#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022726323930 .scope module, "BancoDeRegistros8088" "BancoDeRegistros8088" 2 18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RD";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 4 "SEL";
    .port_info 5 /INOUT 16 "DATA";
v000002272639c1b0_0 .net "AH", 7 0, v000002272633f3a0_0;  1 drivers
v000002272639c250_0 .net "AL", 7 0, v000002272633ff80_0;  1 drivers
v000002272639ce30_0 .net "BH", 7 0, v00000227263400c0_0;  1 drivers
v000002272639c930_0 .net "BL", 7 0, v00000227263371d0_0;  1 drivers
v000002272639c890_0 .net "BP", 15 0, v0000022726336af0_0;  1 drivers
v000002272639d1f0_0 .net "CH", 7 0, v0000022726336ff0_0;  1 drivers
v000002272639ca70_0 .net "CL", 7 0, v0000022726399750_0;  1 drivers
o00000227263442e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002272639cb10_0 .net "CLK", 0 0, o00000227263442e8;  0 drivers
v000002272639c750_0 .net "DATA", 15 0, L_00000227263a2dd0;  1 drivers
v000002272639b670_0 .net "DH", 7 0, v000002272639a6f0_0;  1 drivers
v000002272639bd50_0 .net "DI", 15 0, v0000022726399ed0_0;  1 drivers
v000002272639c2f0_0 .net "DL", 7 0, v000002272639ac90_0;  1 drivers
o00000227263457e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002272639c430_0 .net "RD", 0 0, o00000227263457e8;  0 drivers
o0000022726344378 .functor BUFZ 1, C4<z>; HiZ drive
v000002272639c390_0 .net "RST", 0 0, o0000022726344378;  0 drivers
v000002272639bc10_0 .net "SALIDA", 15 0, v000002272633f260_0;  1 drivers
o0000022726343b38 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002272639cbb0_0 .net "SEL", 3 0, o0000022726343b38;  0 drivers
v000002272639bcb0_0 .net "SI", 15 0, v0000022726399bb0_0;  1 drivers
v000002272639c7f0_0 .net "SP", 15 0, v000002272639a8d0_0;  1 drivers
v000002272639d3d0_0 .net "WE", 11 0, v000002272633f580_0;  1 drivers
o0000022726343b98 .functor BUFZ 1, C4<z>; HiZ drive
v000002272639cc50_0 .net "WR", 0 0, o0000022726343b98;  0 drivers
L_00000227263d0118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639c4d0_0 .net/2u *"_ivl_10", 7 0, L_00000227263d0118;  1 drivers
L_00000227263d0160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639b7b0_0 .net/2u *"_ivl_14", 7 0, L_00000227263d0160;  1 drivers
L_00000227263d01a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639b710_0 .net/2u *"_ivl_18", 7 0, L_00000227263d01a8;  1 drivers
L_00000227263d0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639ccf0_0 .net/2u *"_ivl_2", 7 0, L_00000227263d0088;  1 drivers
L_00000227263d01f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639bfd0_0 .net/2u *"_ivl_22", 7 0, L_00000227263d01f0;  1 drivers
L_00000227263d0238 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639bdf0_0 .net/2u *"_ivl_26", 7 0, L_00000227263d0238;  1 drivers
L_00000227263d0280 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639cd90_0 .net/2u *"_ivl_30", 7 0, L_00000227263d0280;  1 drivers
L_00000227263d00d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002272639b850_0 .net/2u *"_ivl_6", 7 0, L_00000227263d00d0;  1 drivers
L_00000227263a1cf0 .part o0000022726343b38, 3, 1;
L_00000227263a26f0 .concat [ 8 8 0 0], v000002272633ff80_0, L_00000227263d0088;
L_00000227263a1d90 .concat [ 8 8 0 0], v0000022726399750_0, L_00000227263d00d0;
L_00000227263a3370 .concat [ 8 8 0 0], v000002272639ac90_0, L_00000227263d0118;
L_00000227263a2c90 .concat [ 8 8 0 0], v00000227263371d0_0, L_00000227263d0160;
L_00000227263a1bb0 .concat [ 8 8 0 0], v000002272633f3a0_0, L_00000227263d01a8;
L_00000227263a2fb0 .concat [ 8 8 0 0], v0000022726336ff0_0, L_00000227263d01f0;
L_00000227263a17f0 .concat [ 8 8 0 0], v000002272639a6f0_0, L_00000227263d0238;
L_00000227263a3190 .concat [ 8 8 0 0], v00000227263400c0_0, L_00000227263d0280;
L_00000227263a2790 .concat [ 8 8 0 0], v000002272633ff80_0, v000002272633f3a0_0;
L_00000227263a1e30 .concat [ 8 8 0 0], v0000022726399750_0, v0000022726336ff0_0;
L_00000227263a2330 .concat [ 8 8 0 0], v000002272639ac90_0, v000002272639a6f0_0;
L_00000227263a1570 .concat [ 8 8 0 0], v00000227263371d0_0, v00000227263400c0_0;
S_0000022726323ac0 .scope module, "DecoEscritura" "Deco" 2 29, 3 10 0, S_0000022726323930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WR";
    .port_info 1 /INPUT 4 "SEL";
    .port_info 2 /OUTPUT 12 "WE";
v00000227263407a0_0 .net "SEL", 3 0, o0000022726343b38;  alias, 0 drivers
v000002272633f580_0 .var "WE", 11 0;
v0000022726340340_0 .net "WR", 0 0, o0000022726343b98;  alias, 0 drivers
E_0000022726332110 .event anyedge, v0000022726340340_0, v00000227263407a0_0;
S_000002272631f160 .scope module, "MuxSalida" "Mux16x1" 2 38, 4 9 0, S_0000022726323930;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A0";
    .port_info 1 /INPUT 16 "A1";
    .port_info 2 /INPUT 16 "A2";
    .port_info 3 /INPUT 16 "A3";
    .port_info 4 /INPUT 16 "A4";
    .port_info 5 /INPUT 16 "A5";
    .port_info 6 /INPUT 16 "A6";
    .port_info 7 /INPUT 16 "A7";
    .port_info 8 /INPUT 16 "A8";
    .port_info 9 /INPUT 16 "A9";
    .port_info 10 /INPUT 16 "A10";
    .port_info 11 /INPUT 16 "A11";
    .port_info 12 /INPUT 16 "A12";
    .port_info 13 /INPUT 16 "A13";
    .port_info 14 /INPUT 16 "A14";
    .port_info 15 /INPUT 16 "A15";
    .port_info 16 /INPUT 4 "SEL";
    .port_info 17 /OUTPUT 16 "OUT";
v000002272633f440_0 .net "A0", 15 0, L_00000227263a26f0;  1 drivers
v000002272633f120_0 .net "A1", 15 0, L_00000227263a1d90;  1 drivers
v000002272633f9e0_0 .net "A10", 15 0, L_00000227263a2330;  1 drivers
v00000227263408e0_0 .net "A11", 15 0, L_00000227263a1570;  1 drivers
v0000022726340200_0 .net "A12", 15 0, v000002272639a8d0_0;  alias, 1 drivers
v0000022726340980_0 .net "A13", 15 0, v0000022726336af0_0;  alias, 1 drivers
v000002272633f4e0_0 .net "A14", 15 0, v0000022726399bb0_0;  alias, 1 drivers
v000002272633f800_0 .net "A15", 15 0, v0000022726399ed0_0;  alias, 1 drivers
v0000022726340de0_0 .net "A2", 15 0, L_00000227263a3370;  1 drivers
v0000022726340e80_0 .net "A3", 15 0, L_00000227263a2c90;  1 drivers
v0000022726340a20_0 .net "A4", 15 0, L_00000227263a1bb0;  1 drivers
v00000227263402a0_0 .net "A5", 15 0, L_00000227263a2fb0;  1 drivers
v000002272633f8a0_0 .net "A6", 15 0, L_00000227263a17f0;  1 drivers
v000002272633fa80_0 .net "A7", 15 0, L_00000227263a3190;  1 drivers
v0000022726340ac0_0 .net "A8", 15 0, L_00000227263a2790;  1 drivers
v0000022726340b60_0 .net "A9", 15 0, L_00000227263a1e30;  1 drivers
v000002272633f260_0 .var "OUT", 15 0;
v0000022726340ca0_0 .net "SEL", 3 0, o0000022726343b38;  alias, 0 drivers
E_0000022726332790/0 .event anyedge, v00000227263407a0_0, v000002272633f440_0, v000002272633f120_0, v0000022726340de0_0;
E_0000022726332790/1 .event anyedge, v0000022726340e80_0, v0000022726340a20_0, v00000227263402a0_0, v000002272633f8a0_0;
E_0000022726332790/2 .event anyedge, v000002272633fa80_0, v0000022726340ac0_0, v0000022726340b60_0, v000002272633f9e0_0;
E_0000022726332790/3 .event anyedge, v00000227263408e0_0, v0000022726340200_0, v0000022726340980_0, v000002272633f4e0_0;
E_0000022726332790/4 .event anyedge, v000002272633f800_0;
E_0000022726332790 .event/or E_0000022726332790/0, E_0000022726332790/1, E_0000022726332790/2, E_0000022726332790/3, E_0000022726332790/4;
S_000002272631f2f0 .scope module, "Regs" "Registros" 2 34, 5 10 0, S_0000022726323930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /INPUT 16 "DATA";
    .port_info 4 /INPUT 12 "WE";
    .port_info 5 /OUTPUT 8 "AL";
    .port_info 6 /OUTPUT 8 "CL";
    .port_info 7 /OUTPUT 8 "DL";
    .port_info 8 /OUTPUT 8 "BL";
    .port_info 9 /OUTPUT 8 "AH";
    .port_info 10 /OUTPUT 8 "CH";
    .port_info 11 /OUTPUT 8 "DH";
    .port_info 12 /OUTPUT 8 "BH";
    .port_info 13 /OUTPUT 16 "SP";
    .port_info 14 /OUTPUT 16 "BP";
    .port_info 15 /OUTPUT 16 "SI";
    .port_info 16 /OUTPUT 16 "DI";
v00000227263999d0_0 .net "AH", 7 0, v000002272633f3a0_0;  alias, 1 drivers
v000002272639a970_0 .net "AL", 7 0, v000002272633ff80_0;  alias, 1 drivers
v00000227263992f0_0 .net "BH", 7 0, v00000227263400c0_0;  alias, 1 drivers
v0000022726399cf0_0 .net "BL", 7 0, v00000227263371d0_0;  alias, 1 drivers
v000002272639aab0_0 .net "BP", 15 0, v0000022726336af0_0;  alias, 1 drivers
v0000022726399d90_0 .net "CH", 7 0, v0000022726336ff0_0;  alias, 1 drivers
v0000022726399a70_0 .net "CL", 7 0, v0000022726399750_0;  alias, 1 drivers
v000002272639af10_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726399c50_0 .net "DATA", 15 0, L_00000227263a2dd0;  alias, 1 drivers
v000002272639a010_0 .net "DH", 7 0, v000002272639a6f0_0;  alias, 1 drivers
v0000022726399430_0 .net "DI", 15 0, v0000022726399ed0_0;  alias, 1 drivers
v00000227263994d0_0 .net "DL", 7 0, v000002272639ac90_0;  alias, 1 drivers
v0000022726399b10_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v0000022726399e30_0 .net "SEL", 0 0, L_00000227263a1cf0;  1 drivers
v0000022726399610_0 .net "SI", 15 0, v0000022726399bb0_0;  alias, 1 drivers
v000002272639c110_0 .net "SP", 15 0, v000002272639a8d0_0;  alias, 1 drivers
v000002272639b5d0_0 .net "Temp", 7 0, v000002272639ad30_0;  1 drivers
v000002272639bb70_0 .net "WE", 11 0, v000002272633f580_0;  alias, 1 drivers
L_000002272639c6b0 .part L_00000227263a2dd0, 0, 8;
L_000002272639ced0 .part L_00000227263a2dd0, 8, 8;
L_000002272639b8f0 .part v000002272633f580_0, 11, 1;
L_000002272639cf70 .part L_00000227263a2dd0, 0, 8;
L_000002272639d010 .part v000002272633f580_0, 10, 1;
L_000002272639be90 .part L_00000227263a2dd0, 0, 8;
L_000002272639d0b0 .part v000002272633f580_0, 9, 1;
L_000002272639d290 .part L_00000227263a2dd0, 0, 8;
L_000002272639b990 .part v000002272633f580_0, 8, 1;
L_000002272639d330 .part L_00000227263a2dd0, 0, 8;
L_000002272639ba30 .part v000002272633f580_0, 7, 1;
L_000002272639c570 .part v000002272633f580_0, 6, 1;
L_000002272639bf30 .part v000002272633f580_0, 5, 1;
L_000002272639c610 .part v000002272633f580_0, 4, 1;
L_000002272639bad0 .part v000002272633f580_0, 3, 1;
L_00000227263a2650 .part v000002272633f580_0, 2, 1;
L_00000227263a2290 .part v000002272633f580_0, 1, 1;
L_00000227263a25b0 .part v000002272633f580_0, 0, 1;
S_0000022726321150 .scope module, "RegAH" "Reg8bits" 5 41, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v000002272633fe40_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726340480_0 .net "D", 7 0, v000002272639ad30_0;  alias, 1 drivers
v000002272633f3a0_0 .var "Q", 7 0;
v000002272633f940_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v00000227263403e0_0 .net "WriteEnable", 0 0, L_000002272639ba30;  1 drivers
E_0000022726332850 .event posedge, v000002272633f940_0, v000002272633fe40_0;
S_00000227263212e0 .scope module, "RegAL" "Reg8bits" 5 37, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v000002272633fda0_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v000002272633f080_0 .net "D", 7 0, L_000002272639cf70;  1 drivers
v000002272633ff80_0 .var "Q", 7 0;
v000002272633f1c0_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v0000022726340020_0 .net "WriteEnable", 0 0, L_000002272639b8f0;  1 drivers
S_0000022726312040 .scope module, "RegBH" "Reg8bits" 5 44, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v0000022726340c00_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726340840_0 .net "D", 7 0, v000002272639ad30_0;  alias, 1 drivers
v00000227263400c0_0 .var "Q", 7 0;
v0000022726340d40_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v000002272633efe0_0 .net "WriteEnable", 0 0, L_000002272639c610;  1 drivers
S_00000227263121d0 .scope module, "RegBL" "Reg8bits" 5 40, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v00000227263369b0_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726336730_0 .net "D", 7 0, L_000002272639d330;  1 drivers
v00000227263371d0_0 .var "Q", 7 0;
v0000022726336410_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v0000022726336eb0_0 .net "WriteEnable", 0 0, L_000002272639b990;  1 drivers
S_0000022726314030 .scope module, "RegBP" "Reg16bits" 5 49, 7 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 16 "D";
    .port_info 4 /OUTPUT 16 "Q";
v00000227263365f0_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726336370_0 .net "D", 15 0, L_00000227263a2dd0;  alias, 1 drivers
v0000022726336af0_0 .var "Q", 15 0;
v0000022726336b90_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v00000227263364b0_0 .net "WriteEnable", 0 0, L_00000227263a2650;  1 drivers
S_00000227263141c0 .scope module, "RegCH" "Reg8bits" 5 42, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v0000022726336c30_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726336f50_0 .net "D", 7 0, v000002272639ad30_0;  alias, 1 drivers
v0000022726336ff0_0 .var "Q", 7 0;
v00000227263367d0_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v000002272639a290_0 .net "WriteEnable", 0 0, L_000002272639c570;  1 drivers
S_0000022726324f10 .scope module, "RegCL" "Reg8bits" 5 38, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v0000022726399390_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v00000227263996b0_0 .net "D", 7 0, L_000002272639be90;  1 drivers
v0000022726399750_0 .var "Q", 7 0;
v0000022726399570_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v000002272639a790_0 .net "WriteEnable", 0 0, L_000002272639d010;  1 drivers
S_00000227263250a0 .scope module, "RegDH" "Reg8bits" 5 43, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v000002272639a510_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v000002272639a5b0_0 .net "D", 7 0, v000002272639ad30_0;  alias, 1 drivers
v000002272639a6f0_0 .var "Q", 7 0;
v000002272639add0_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v0000022726399070_0 .net "WriteEnable", 0 0, L_000002272639bf30;  1 drivers
S_00000227262d3380 .scope module, "RegDI" "Reg16bits" 5 51, 7 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 16 "D";
    .port_info 4 /OUTPUT 16 "Q";
v000002272639ab50_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v000002272639a830_0 .net "D", 15 0, L_00000227263a2dd0;  alias, 1 drivers
v0000022726399ed0_0 .var "Q", 15 0;
v000002272639ae70_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v000002272639a150_0 .net "WriteEnable", 0 0, L_00000227263a25b0;  1 drivers
S_00000227262d3510 .scope module, "RegDL" "Reg8bits" 5 39, 6 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
v000002272639a1f0_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v00000227263991b0_0 .net "D", 7 0, L_000002272639d290;  1 drivers
v000002272639ac90_0 .var "Q", 7 0;
v000002272639a3d0_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v000002272639a650_0 .net "WriteEnable", 0 0, L_000002272639d0b0;  1 drivers
S_000002272639b030 .scope module, "RegSI" "Reg16bits" 5 50, 7 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 16 "D";
    .port_info 4 /OUTPUT 16 "Q";
v000002272639a330_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726399f70_0 .net "D", 15 0, L_00000227263a2dd0;  alias, 1 drivers
v0000022726399bb0_0 .var "Q", 15 0;
v000002272639abf0_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v00000227263997f0_0 .net "WriteEnable", 0 0, L_00000227263a2290;  1 drivers
S_000002272639b1c0 .scope module, "RegSP" "Reg16bits" 5 48, 7 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 16 "D";
    .port_info 4 /OUTPUT 16 "Q";
v000002272639a470_0 .net "CLK", 0 0, o00000227263442e8;  alias, 0 drivers
v0000022726399890_0 .net "D", 15 0, L_00000227263a2dd0;  alias, 1 drivers
v000002272639a8d0_0 .var "Q", 15 0;
v0000022726399250_0 .net "RST", 0 0, o0000022726344378;  alias, 0 drivers
v000002272639a0b0_0 .net "WriteEnable", 0 0, L_000002272639bad0;  1 drivers
S_000002272639b350 .scope module, "mux2x8" "Mux2x8" 5 34, 8 9 0, S_000002272631f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ENT1";
    .port_info 1 /INPUT 8 "ENT2";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 8 "OUT";
v000002272639aa10_0 .net "ENT1", 7 0, L_000002272639c6b0;  1 drivers
v0000022726399930_0 .net "ENT2", 7 0, L_000002272639ced0;  1 drivers
v000002272639ad30_0 .var "OUT", 7 0;
v0000022726399110_0 .net "SEL", 0 0, L_00000227263a1cf0;  alias, 1 drivers
E_0000022726332610 .event anyedge, v0000022726399110_0, v000002272639aa10_0, v0000022726399930_0;
S_000002272639d540 .scope module, "TriEstado" "TriS16bits" 2 60, 9 10 0, S_0000022726323930;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "IN";
    .port_info 1 /INPUT 1 "SEL";
    .port_info 2 /OUTPUT 16 "OUT";
v000002272639d150_0 .net "IN", 15 0, v000002272633f260_0;  alias, 1 drivers
v000002272639c070_0 .net "OUT", 15 0, L_00000227263a2dd0;  alias, 1 drivers
v000002272639c9d0_0 .net "SEL", 0 0, o00000227263457e8;  alias, 0 drivers
o0000022726345818 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002272639b530_0 name=_ivl_0
L_00000227263a2dd0 .functor MUXZ 16, o0000022726345818, v000002272633f260_0, o00000227263457e8, C4<>;
    .scope S_0000022726323ac0;
T_0 ;
    %wait E_0000022726332110;
    %load/vec4 v0000022726340340_0;
    %load/vec4 v00000227263407a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 2048, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 1024, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 512, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 512, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 128, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 2080, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 2176, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 1088, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 544, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 272, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v000002272633f580_0, 0, 12;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002272639b350;
T_1 ;
    %wait E_0000022726332610;
    %load/vec4 v0000022726399110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v000002272639aa10_0;
    %store/vec4 v000002272639ad30_0, 0, 8;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000022726399930_0;
    %store/vec4 v000002272639ad30_0, 0, 8;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000227263212e0;
T_2 ;
    %wait E_0000022726332850;
    %load/vec4 v000002272633f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002272633ff80_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022726340020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002272633f080_0;
    %store/vec4 v000002272633ff80_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002272633ff80_0;
    %store/vec4 v000002272633ff80_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022726324f10;
T_3 ;
    %wait E_0000022726332850;
    %load/vec4 v0000022726399570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022726399750_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002272639a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000227263996b0_0;
    %store/vec4 v0000022726399750_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000022726399750_0;
    %store/vec4 v0000022726399750_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000227262d3510;
T_4 ;
    %wait E_0000022726332850;
    %load/vec4 v000002272639a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002272639ac90_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002272639a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000227263991b0_0;
    %store/vec4 v000002272639ac90_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002272639ac90_0;
    %store/vec4 v000002272639ac90_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000227263121d0;
T_5 ;
    %wait E_0000022726332850;
    %load/vec4 v0000022726336410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000227263371d0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022726336eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000022726336730_0;
    %store/vec4 v00000227263371d0_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000227263371d0_0;
    %store/vec4 v00000227263371d0_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022726321150;
T_6 ;
    %wait E_0000022726332850;
    %load/vec4 v000002272633f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002272633f3a0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000227263403e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000022726340480_0;
    %store/vec4 v000002272633f3a0_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002272633f3a0_0;
    %store/vec4 v000002272633f3a0_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000227263141c0;
T_7 ;
    %wait E_0000022726332850;
    %load/vec4 v00000227263367d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022726336ff0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002272639a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022726336f50_0;
    %store/vec4 v0000022726336ff0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000022726336ff0_0;
    %store/vec4 v0000022726336ff0_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000227263250a0;
T_8 ;
    %wait E_0000022726332850;
    %load/vec4 v000002272639add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002272639a6f0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022726399070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002272639a5b0_0;
    %store/vec4 v000002272639a6f0_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002272639a6f0_0;
    %store/vec4 v000002272639a6f0_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022726312040;
T_9 ;
    %wait E_0000022726332850;
    %load/vec4 v0000022726340d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000227263400c0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002272633efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000022726340840_0;
    %store/vec4 v00000227263400c0_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000227263400c0_0;
    %store/vec4 v00000227263400c0_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002272639b1c0;
T_10 ;
    %wait E_0000022726332850;
    %load/vec4 v0000022726399250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002272639a8d0_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002272639a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000022726399890_0;
    %store/vec4 v000002272639a8d0_0, 0, 16;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002272639a8d0_0;
    %store/vec4 v000002272639a8d0_0, 0, 16;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022726314030;
T_11 ;
    %wait E_0000022726332850;
    %load/vec4 v0000022726336b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022726336af0_0, 0, 16;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000227263364b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000022726336370_0;
    %store/vec4 v0000022726336af0_0, 0, 16;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000022726336af0_0;
    %store/vec4 v0000022726336af0_0, 0, 16;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002272639b030;
T_12 ;
    %wait E_0000022726332850;
    %load/vec4 v000002272639abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022726399bb0_0, 0, 16;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000227263997f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000022726399f70_0;
    %store/vec4 v0000022726399bb0_0, 0, 16;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000022726399bb0_0;
    %store/vec4 v0000022726399bb0_0, 0, 16;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000227262d3380;
T_13 ;
    %wait E_0000022726332850;
    %load/vec4 v000002272639ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022726399ed0_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002272639a150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000002272639a830_0;
    %store/vec4 v0000022726399ed0_0, 0, 16;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000022726399ed0_0;
    %store/vec4 v0000022726399ed0_0, 0, 16;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002272631f160;
T_14 ;
    %wait E_0000022726332790;
    %load/vec4 v0000022726340ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v000002272633f440_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v000002272633f120_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000022726340de0_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000022726340e80_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000022726340a20_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v00000227263402a0_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v000002272633f8a0_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v000002272633fa80_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000022726340ac0_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000022726340b60_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v000002272633f9e0_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v00000227263408e0_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000022726340200_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000022726340980_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v000002272633f4e0_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v000002272633f800_0;
    %store/vec4 v000002272633f260_0, 0, 16;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Top.v";
    "./Deco.v";
    "./Mux16x1.v";
    "./Registros.v";
    "./Reg8bits.v";
    "./Reg16bits.v";
    "./Mux2x8.v";
    "./TriS16bits.v";
