
*** Running vivado
    with args -log i2c_interface_axi_to_iic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_interface_axi_to_iic_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source i2c_interface_axi_to_iic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lifrankfan/CrucialX6/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lifrankfan/Apps/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: i2c_interface_axi_to_iic_0_0
Command: synth_design -top i2c_interface_axi_to_iic_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 450798
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lifrankfan/Apps/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'sda_o' is used before its declaration [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ipshared/bee0/hdl/axi_to_iic_v1_0_AXI.v:285]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1939.523 ; gain = 372.770 ; free physical = 657 ; free virtual = 16226
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2944.289; parent = 1942.496; children = 1001.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c_interface_axi_to_iic_0_0' [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_to_iic_0_0/synth/i2c_interface_axi_to_iic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_to_iic' [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ipshared/bee0/hdl/axi_to_iic_v1_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_iic_output' [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ipshared/bee0/hdl/axi_to_iic_v1_0_AXI.v:21]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/lifrankfan/Apps/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/lifrankfan/Apps/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'axi_iic_output' (0#1) [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ipshared/bee0/hdl/axi_to_iic_v1_0_AXI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_iic' (0#1) [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ipshared/bee0/hdl/axi_to_iic_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'i2c_interface_axi_to_iic_0_0' (0#1) [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_to_iic_0_0/synth/i2c_interface_axi_to_iic_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi_iic_output is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.461 ; gain = 444.707 ; free physical = 776 ; free virtual = 16316
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3013.258; parent = 2011.465; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.273 ; gain = 462.520 ; free physical = 776 ; free virtual = 16310
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3031.070; parent = 2029.277; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.273 ; gain = 462.520 ; free physical = 776 ; free virtual = 16310
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3031.070; parent = 2029.277; children = 1001.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.211 ; gain = 0.000 ; free physical = 776 ; free virtual = 16309
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.023 ; gain = 0.000 ; free physical = 700 ; free virtual = 16244
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2182.023 ; gain = 0.000 ; free physical = 700 ; free virtual = 16244
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lifrankfan/Apps/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 683 ; free virtual = 16271
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 682 ; free virtual = 16271
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 682 ; free virtual = 16271
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 671 ; free virtual = 16258
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port axi_awprot[2] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[31] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[30] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[29] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[28] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[27] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[26] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[25] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[24] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[3] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[2] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[1] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[0] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[2] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[1] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[0] in module i2c_interface_axi_to_iic_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 664 ; free virtual = 16255
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.318; parent = 1160.848; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 671 ; free virtual = 16169
Synthesis current peak Physical Memory [PSS] (MB): peak = 1454.600; parent = 1246.156; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 671 ; free virtual = 16169
Synthesis current peak Physical Memory [PSS] (MB): peak = 1454.756; parent = 1246.312; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 654 ; free virtual = 16153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.221; parent = 1246.777; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 851 ; free virtual = 16043
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.432; parent = 1246.988; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 853 ; free virtual = 16045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.447; parent = 1247.004; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 853 ; free virtual = 16045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.463; parent = 1247.020; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 853 ; free virtual = 16045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.525; parent = 1247.082; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 853 ; free virtual = 16045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.525; parent = 1247.082; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 853 ; free virtual = 16045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.557; parent = 1247.113; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     1|
|3     |LUT3  |     2|
|4     |LUT4  |    10|
|5     |LUT5  |     9|
|6     |LUT6  |     7|
|7     |FDRE  |    69|
|8     |FDSE  |     1|
|9     |IOBUF |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 853 ; free virtual = 16045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.588; parent = 1247.145; children = 208.471
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.805; parent = 2150.012; children = 1001.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2182.023 ; gain = 462.520 ; free physical = 893 ; free virtual = 16085
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.023 ; gain = 615.270 ; free physical = 893 ; free virtual = 16085
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.023 ; gain = 0.000 ; free physical = 893 ; free virtual = 16085
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.023 ; gain = 0.000 ; free physical = 937 ; free virtual = 16131
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: 46102742
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2182.023 ; gain = 847.645 ; free physical = 1135 ; free virtual = 16329
INFO: [Common 17-1381] The checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/i2c_interface_axi_to_iic_0_0_synth_1/i2c_interface_axi_to_iic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP i2c_interface_axi_to_iic_0_0, cache-ID = bddf04278ebb2f49
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/i2c_interface_axi_to_iic_0_0_synth_1/i2c_interface_axi_to_iic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_interface_axi_to_iic_0_0_utilization_synth.rpt -pb i2c_interface_axi_to_iic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 00:13:59 2024...
