

================================================================
== Vitis HLS Report for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'
================================================================
* Date:           Sun Jun 30 22:43:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MatMul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1_loop_input_A2  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [MatMul/src/matmul.cpp:14]   --->   Operation 4 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [MatMul/src/matmul.cpp:14]   --->   Operation 5 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_18 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_19 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_21 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_22 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 0, i1 %in_A_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_A_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_A_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 0, i2 %row" [MatMul/src/matmul.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 0, i2 %col" [MatMul/src/matmul.cpp:14]   --->   Operation 23 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [MatMul/src/matmul.cpp:24]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%icmp_ln24 = icmp_eq  i4 %indvar_flatten_load, i4 9" [MatMul/src/matmul.cpp:24]   --->   Operation 26 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln24_1 = add i4 %indvar_flatten_load, i4 1" [MatMul/src/matmul.cpp:24]   --->   Operation 27 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc12, void %for.inc38.preheader.exitStub" [MatMul/src/matmul.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_load = load i2 %col" [MatMul/src/matmul.cpp:26]   --->   Operation 29 'load' 'col_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%row_load = load i2 %row" [MatMul/src/matmul.cpp:24]   --->   Operation 30 'load' 'row_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln24 = add i2 %row_load, i2 1" [MatMul/src/matmul.cpp:24]   --->   Operation 31 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_input_A1_loop_input_A2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.62ns)   --->   "%icmp_ln26 = icmp_eq  i2 %col_load, i2 3" [MatMul/src/matmul.cpp:26]   --->   Operation 34 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.34ns)   --->   "%select_ln14 = select i1 %icmp_ln26, i2 0, i2 %col_load" [MatMul/src/matmul.cpp:14]   --->   Operation 35 'select' 'select_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.34ns)   --->   "%select_ln24 = select i1 %icmp_ln26, i2 %add_ln24, i2 %row_load" [MatMul/src/matmul.cpp:24]   --->   Operation 36 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [MatMul/src/matmul.cpp:14]   --->   Operation 37 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%empty_26 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 %in_A_V_last_V" [MatMul/src/matmul.cpp:28]   --->   Operation 38 'read' 'empty_26' <Predicate = (!icmp_ln24)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_stream_data = extractvalue i41 %empty_26" [MatMul/src/matmul.cpp:28]   --->   Operation 39 'extractvalue' 'local_stream_data' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_A_0 = bitcast i32 %local_stream_data" [MatMul/src/matmul.cpp:30]   --->   Operation 40 'bitcast' 'input_A_0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln14, void %arrayidx59.case.2, i2 0, void %arrayidx59.case.0, i2 1, void %arrayidx59.case.1" [MatMul/src/matmul.cpp:30]   --->   Operation 41 'switch' 'switch_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.88>
ST_1 : Operation 42 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln24, void %branch5, i2 0, void %arrayidx59.case.1.arrayidx59.exit_crit_edge, i2 1, void %branch4" [MatMul/src/matmul.cpp:30]   --->   Operation 42 'switch' 'switch_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1)> <Delay = 0.88>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_21" [MatMul/src/matmul.cpp:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 44 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_20" [MatMul/src/matmul.cpp:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 46 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_22" [MatMul/src/matmul.cpp:30]   --->   Operation 47 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 48 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln24, void %branch2, i2 0, void %arrayidx59.case.0.arrayidx59.exit_crit_edge, i2 1, void %branch1" [MatMul/src/matmul.cpp:30]   --->   Operation 49 'switch' 'switch_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0)> <Delay = 0.88>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_18" [MatMul/src/matmul.cpp:30]   --->   Operation 50 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 51 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty" [MatMul/src/matmul.cpp:30]   --->   Operation 52 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 53 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_19" [MatMul/src/matmul.cpp:30]   --->   Operation 54 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 55 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln24, void %branch8, i2 0, void %arrayidx59.case.2.arrayidx59.exit_crit_edge, i2 1, void %branch7" [MatMul/src/matmul.cpp:30]   --->   Operation 56 'switch' 'switch_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.88>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_24" [MatMul/src/matmul.cpp:30]   --->   Operation 57 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 58 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_23" [MatMul/src/matmul.cpp:30]   --->   Operation 59 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 60 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_25" [MatMul/src/matmul.cpp:30]   --->   Operation 61 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 62 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.62ns)   --->   "%add_ln26 = add i2 %select_ln14, i2 1" [MatMul/src/matmul.cpp:26]   --->   Operation 63 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln24 = store i4 %add_ln24_1, i4 %indvar_flatten" [MatMul/src/matmul.cpp:24]   --->   Operation 64 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 %select_ln24, i2 %row" [MatMul/src/matmul.cpp:14]   --->   Operation 65 'store' 'store_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 %add_ln26, i2 %col" [MatMul/src/matmul.cpp:14]   --->   Operation 66 'store' 'store_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [MatMul/src/matmul.cpp:26]   --->   Operation 67 'br' 'br_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty"   --->   Operation 68 'load' 'p_load19' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_18"   --->   Operation 69 'load' 'p_load18' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_19"   --->   Operation 70 'load' 'p_load17' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_load16 = load i32 %empty_20"   --->   Operation 71 'load' 'p_load16' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_load15 = load i32 %empty_21"   --->   Operation 72 'load' 'p_load15' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty_22"   --->   Operation 73 'load' 'p_load14' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_23"   --->   Operation 74 'load' 'p_load13' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_24"   --->   Operation 75 'load' 'p_load12' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_25"   --->   Operation 76 'load' 'p_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load12"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load13"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load14"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load15"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load16"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load17"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load18"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out8, i32 %p_load19"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.507ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln14', MatMul/src/matmul.cpp:14) of constant 0 on local variable 'col', MatMul/src/matmul.cpp:14 [33]  (0.460 ns)
	'load' operation 2 bit ('col_load', MatMul/src/matmul.cpp:26) on local variable 'col', MatMul/src/matmul.cpp:14 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', MatMul/src/matmul.cpp:26) [46]  (0.621 ns)
	'select' operation 2 bit ('select_ln14', MatMul/src/matmul.cpp:14) [47]  (0.345 ns)
	'add' operation 2 bit ('add_ln26', MatMul/src/matmul.cpp:26) [88]  (0.621 ns)
	'store' operation 0 bit ('store_ln14', MatMul/src/matmul.cpp:14) of variable 'add_ln26', MatMul/src/matmul.cpp:26 on local variable 'col', MatMul/src/matmul.cpp:14 [91]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
