<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="contr_W_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515057689" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1515057689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515087217" xil_pn:in_ck="7672877856373474573" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515087217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="D.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DM_ext.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="M.v"/>
      <outfile xil_pn:name="MA3E.v"/>
      <outfile xil_pn:name="MALUb.v"/>
      <outfile xil_pn:name="MD.v"/>
      <outfile xil_pn:name="MFALUA.v"/>
      <outfile xil_pn:name="MFALUB.v"/>
      <outfile xil_pn:name="MFCMPD.v"/>
      <outfile xil_pn:name="MFV2M.v"/>
      <outfile xil_pn:name="MPC.v"/>
      <outfile xil_pn:name="MRFWD.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="W.v"/>
      <outfile xil_pn:name="contr_D.v"/>
      <outfile xil_pn:name="contr_E.v"/>
      <outfile xil_pn:name="contr_M.v"/>
      <outfile xil_pn:name="contr_W.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1514976268" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1514976268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514976268" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1424677592243038667" xil_pn:start_ts="1514976268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514974856" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1514974856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515087217" xil_pn:in_ck="7672877856373474573" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1515087217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="D.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DM_ext.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="M.v"/>
      <outfile xil_pn:name="MA3E.v"/>
      <outfile xil_pn:name="MALUb.v"/>
      <outfile xil_pn:name="MD.v"/>
      <outfile xil_pn:name="MFALUA.v"/>
      <outfile xil_pn:name="MFALUB.v"/>
      <outfile xil_pn:name="MFCMPD.v"/>
      <outfile xil_pn:name="MFV2M.v"/>
      <outfile xil_pn:name="MPC.v"/>
      <outfile xil_pn:name="MRFWD.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="W.v"/>
      <outfile xil_pn:name="contr_D.v"/>
      <outfile xil_pn:name="contr_E.v"/>
      <outfile xil_pn:name="contr_M.v"/>
      <outfile xil_pn:name="contr_W.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1515826093" xil_pn:in_ck="7672877856373474573" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7823148730177380887" xil_pn:start_ts="1515826085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515826094" xil_pn:in_ck="-7873285536149109072" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1374730760144375196" xil_pn:start_ts="1515826093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
