// Seed: 3576321416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_9(
      id_1 ? id_8 - 1 : 1, 1
  );
  assign id_3 = id_2;
endmodule
module module_1 (
    input wand id_0
    , id_13,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    output wire id_8,
    output wor id_9,
    output tri0 id_10,
    inout supply1 id_11
);
  assign id_8 = id_2;
  if (id_3) begin : LABEL_0
    wire id_14;
  end else wire id_15;
  tri1 id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_13
  );
endmodule
