git clone --depth 1 --no-tags https://github.com/vthiru300/tictactoe.git f:/verilog_sva_gh_scraper/data/full_repos/770762775
git clone --depth 1 --no-tags https://github.com/TaskinOkmen/BLG222E-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/771121381
git clone --depth 1 --no-tags https://github.com/Lucashien/ADVSOC-hw-submission.git f:/verilog_sva_gh_scraper/data/full_repos/772012086
git clone --depth 1 --no-tags https://github.com/AndrzejDa/RS232-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/771764827
git clone --depth 1 --no-tags https://github.com/lpviray/bomb-defuse-game.git f:/verilog_sva_gh_scraper/data/full_repos/772241232
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/up_wishbone_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/770439208
git clone --depth 1 --no-tags https://github.com/Adityasrinivas24/single-cycle-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/772543331
git clone --depth 1 --no-tags https://github.com/KunSsss/Verilog-based-CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/772160971
git clone --depth 1 --no-tags https://github.com/varti-pant/5_stage_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/770946296
git clone --depth 1 --no-tags https://github.com/aryapandit200408/Simple_System_Design_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/769216432
git clone --depth 1 --no-tags https://github.com/TonyHo722/verilog_study.git f:/verilog_sva_gh_scraper/data/full_repos/768939443
git clone --depth 1 --no-tags https://github.com/vic9112/Advance_SOC.git f:/verilog_sva_gh_scraper/data/full_repos/772444227
git clone --depth 1 --no-tags https://github.com/wongmatthew73/tt06-mattw-practice.git f:/verilog_sva_gh_scraper/data/full_repos/767867566
git clone --depth 1 --no-tags https://github.com/expologtechno/mesi_isc.git f:/verilog_sva_gh_scraper/data/full_repos/770220488
git clone --depth 1 --no-tags https://github.com/bhuvnesh-agg/I-CHIP-24.git f:/verilog_sva_gh_scraper/data/full_repos/772680856
git clone --depth 1 --no-tags https://github.com/adamrt27/CPU_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/770690602
git clone --depth 1 --no-tags https://github.com/dlmbaccay/BoBingGame.git f:/verilog_sva_gh_scraper/data/full_repos/772143313
git clone --depth 1 --no-tags https://github.com/Joashc702/ECE-5760.git f:/verilog_sva_gh_scraper/data/full_repos/770618832
git clone --depth 1 --no-tags https://github.com/spurthimalode/FPGA_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/768787117
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2016_final_CLE.git f:/verilog_sva_gh_scraper/data/full_repos/769119988
git clone --depth 1 --no-tags https://github.com/aaaa4234/NYCU_CAD_2023_FALL.git f:/verilog_sva_gh_scraper/data/full_repos/769905657
git clone --depth 1 --no-tags https://github.com/Sohammhatre10/Verilog_VLSI_EC357.git f:/verilog_sva_gh_scraper/data/full_repos/770002791
git clone --depth 1 --no-tags https://github.com/vaishnavam112/timer-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/769691124
git clone --depth 1 --no-tags https://github.com/pranizuky/Basic_Verilog_Projects_behavioral.git f:/verilog_sva_gh_scraper/data/full_repos/769603826
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/caravel_user_project_test.git f:/verilog_sva_gh_scraper/data/full_repos/770207682
git clone --depth 1 --no-tags https://github.com/nehranarendra/OLED_INTERFACE_OF_ZEDBOARD.git f:/verilog_sva_gh_scraper/data/full_repos/770760851
git clone --depth 1 --no-tags https://github.com/TOFU-0218/DisplayedOLED.git f:/verilog_sva_gh_scraper/data/full_repos/767988971
git clone --depth 1 --no-tags https://github.com/soldier9810/16bitProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/769467687
git clone --depth 1 --no-tags https://github.com/venkatesh19v/VLSI_Assignment_1.git f:/verilog_sva_gh_scraper/data/full_repos/771388821
git clone --depth 1 --no-tags https://github.com/dereklin1205/CA-Final-project.git f:/verilog_sva_gh_scraper/data/full_repos/772116769
git clone --depth 1 --no-tags https://github.com/laviniaraduta/SOC-demos.git f:/verilog_sva_gh_scraper/data/full_repos/772287689
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2021_grad_cell.git f:/verilog_sva_gh_scraper/data/full_repos/771874318
git clone --depth 1 --no-tags https://github.com/lshrea69/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/772440705
git clone --depth 1 --no-tags https://github.com/hpaluch/crii-sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/772160368
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/rvcorep_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/770871424
git clone --depth 1 --no-tags https://github.com/NikaT1/FS_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/772540169
git clone --depth 1 --no-tags https://github.com/nguyendaithien/BNN_SYN.git f:/verilog_sva_gh_scraper/data/full_repos/770491403
git clone --depth 1 --no-tags https://github.com/yunting-lu/2023Fall_ICLab.git f:/verilog_sva_gh_scraper/data/full_repos/772170864
git clone --depth 1 --no-tags https://github.com/Prasad-N-Ghatol/Verilog-Codes-and-Mini-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/768991009
git clone --depth 1 --no-tags https://github.com/xzagordo/hdlbits_solutions.git f:/verilog_sva_gh_scraper/data/full_repos/770560675
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/772388991
git clone --depth 1 --no-tags https://github.com/OliverBatteson/pong.git f:/verilog_sva_gh_scraper/data/full_repos/768608226
git clone --depth 1 --no-tags https://github.com/chenpeijun256/riscv-3s.git f:/verilog_sva_gh_scraper/data/full_repos/769008181
git clone --depth 1 --no-tags https://github.com/heesang-chae/hammingcode.git f:/verilog_sva_gh_scraper/data/full_repos/769036702
git clone --depth 1 --no-tags https://github.com/KPK101/VerisimpleV.git f:/verilog_sva_gh_scraper/data/full_repos/769795885
git clone --depth 1 --no-tags https://github.com/nguyenHungDrgoi1/Digital-Design_.git f:/verilog_sva_gh_scraper/data/full_repos/769611427
git clone --depth 1 --no-tags https://github.com/hjm2813/CPE-322.git f:/verilog_sva_gh_scraper/data/full_repos/770061520
git clone --depth 1 --no-tags https://github.com/AyakSalu/Bulls-Cows-For-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/770433462
git clone --depth 1 --no-tags https://github.com/QArchy/Metronome.git f:/verilog_sva_gh_scraper/data/full_repos/769331682
git clone --depth 1 --no-tags https://github.com/lljlele/DSL_Hw.git f:/verilog_sva_gh_scraper/data/full_repos/770205945
git clone --depth 1 --no-tags https://github.com/VenuPabbuleti/IMPLEMENTATION-OF-FINITE-STATE-MACHINES-BY-SEQUENCE-DETECTORS-USING-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/771378449
git clone --depth 1 --no-tags https://github.com/Nomad1230/VLSI_CAD_Spring2024.git f:/verilog_sva_gh_scraper/data/full_repos/770765970
git clone --depth 1 --no-tags https://github.com/yahyanaveed10/matrix_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/770070402
git clone --depth 1 --no-tags https://github.com/NguyenTanThien/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/771915817
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay9.git f:/verilog_sva_gh_scraper/data/full_repos/772057850
git clone --depth 1 --no-tags https://github.com/virtualopensystems/esfm.git f:/verilog_sva_gh_scraper/data/full_repos/770288993
git clone --depth 1 --no-tags https://github.com/razvan-ma/riscV.git f:/verilog_sva_gh_scraper/data/full_repos/772080960
git clone --depth 1 --no-tags https://github.com/Prajwal-Ramachandra/Restoring-Division.git f:/verilog_sva_gh_scraper/data/full_repos/772500992
git clone --depth 1 --no-tags https://github.com/alimahani/matmul_PCIe.git f:/verilog_sva_gh_scraper/data/full_repos/772233754
git clone --depth 1 --no-tags https://github.com/Zhenyu001225/ECSE6680-VLSI-Course-Project.git f:/verilog_sva_gh_scraper/data/full_repos/772122203
git clone --depth 1 --no-tags https://github.com/GAJJALA43/Traffic-control.git f:/verilog_sva_gh_scraper/data/full_repos/772683323
git clone --depth 1 --no-tags https://github.com/RishiTirumala03/RISC-V-Processor-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/769433930
git clone --depth 1 --no-tags https://github.com/felloryz/verilod_sdram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/768754496
git clone --depth 1 --no-tags https://github.com/knammm/LSI-LAB-2.git f:/verilog_sva_gh_scraper/data/full_repos/768535284
git clone --depth 1 --no-tags https://github.com/adriabrucortes/labs-dssd.git f:/verilog_sva_gh_scraper/data/full_repos/769590519
git clone --depth 1 --no-tags https://github.com/KKKaveh/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/767822665
git clone --depth 1 --no-tags https://github.com/TOFU-0218/testSSD1306.git f:/verilog_sva_gh_scraper/data/full_repos/767828486
git clone --depth 1 --no-tags https://github.com/tejasvmittal/MIPS_32.git f:/verilog_sva_gh_scraper/data/full_repos/768353385
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/uart.git f:/verilog_sva_gh_scraper/data/full_repos/768803196
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2019_final_IOTDF.git f:/verilog_sva_gh_scraper/data/full_repos/769146373
git clone --depth 1 --no-tags https://github.com/Maverick-Shark/dvk-fpga-f11_Poseidon.git f:/verilog_sva_gh_scraper/data/full_repos/769827568
git clone --depth 1 --no-tags https://github.com/vaishnavam112/verilog-functions-and-tasks.git f:/verilog_sva_gh_scraper/data/full_repos/769676173
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay6.git f:/verilog_sva_gh_scraper/data/full_repos/770207033
git clone --depth 1 --no-tags https://github.com/shun6-6/Optical_8x8_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/769420392
git clone --depth 1 --no-tags https://github.com/Kakarla-Tharun-Kumar-Reddy/Verilog-Modelling-of-a-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/769566064
git clone --depth 1 --no-tags https://github.com/32423d/DE-FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/770582133
git clone --depth 1 --no-tags https://github.com/IvoGC/cubesat_microcelectronics_module.git f:/verilog_sva_gh_scraper/data/full_repos/771197516
git clone --depth 1 --no-tags https://github.com/engrvip123/pll_ci.git f:/verilog_sva_gh_scraper/data/full_repos/770969592
git clone --depth 1 --no-tags https://github.com/TreeLand1101/NCKU-Digital_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/770193528
git clone --depth 1 --no-tags https://github.com/piyushk246/100day.git f:/verilog_sva_gh_scraper/data/full_repos/769575670
git clone --depth 1 --no-tags https://github.com/artyboyarov/FPGA-modules.git f:/verilog_sva_gh_scraper/data/full_repos/770675836
git clone --depth 1 --no-tags https://github.com/9hyeon1225/AIHSDPLabs.git f:/verilog_sva_gh_scraper/data/full_repos/771996794
git clone --depth 1 --no-tags https://github.com/lshrea69/caravel_aes_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/772385528
git clone --depth 1 --no-tags https://github.com/vladpreoteasa/Verilog-Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/772701186
git clone --depth 1 --no-tags https://github.com/tom1597/graduate_project.git f:/verilog_sva_gh_scraper/data/full_repos/772484012
git clone --depth 1 --no-tags https://github.com/suchita2003/verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/769925382
git clone --depth 1 --no-tags https://github.com/mdzakirhussain/demoopenlane.git f:/verilog_sva_gh_scraper/data/full_repos/770168347
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/up_wishbone_classic.git f:/verilog_sva_gh_scraper/data/full_repos/770439764
git clone --depth 1 --no-tags https://github.com/kINo204/MIPS-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/770212468
git clone --depth 1 --no-tags https://github.com/bxhsiman/FPGA-HeartBeatLight.git f:/verilog_sva_gh_scraper/data/full_repos/770023414
git clone --depth 1 --no-tags https://github.com/Jagadeesh-pradhani/RISCV-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/769015331
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/arm-soc-design-labs.git f:/verilog_sva_gh_scraper/data/full_repos/768535655
git clone --depth 1 --no-tags https://github.com/varti-pant/washing_machine.git f:/verilog_sva_gh_scraper/data/full_repos/770931683
git clone --depth 1 --no-tags https://github.com/RexJian/Using-standard-cell-compare-triangle-areas.git f:/verilog_sva_gh_scraper/data/full_repos/771006376
git clone --depth 1 --no-tags https://github.com/cka09191/Photon_Counter_FPGA_SinglePixelImaging.git f:/verilog_sva_gh_scraper/data/full_repos/769003445
git clone --depth 1 --no-tags https://github.com/YconquestY/cs-476.git f:/verilog_sva_gh_scraper/data/full_repos/770994596
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/poli-asteroids.git f:/verilog_sva_gh_scraper/data/full_repos/770101556
git clone --depth 1 --no-tags https://github.com/Yasshwanhya/Rtl-training.git f:/verilog_sva_gh_scraper/data/full_repos/770859522
git clone --depth 1 --no-tags https://github.com/chicken8848/RISKY.git f:/verilog_sva_gh_scraper/data/full_repos/770251048
git clone --depth 1 --no-tags https://github.com/YuJE890829/Verilog_daily_training.git f:/verilog_sva_gh_scraper/data/full_repos/768925897
