// Generated by CIRCT unknown git version
module asic_decap(	// file.cleaned.mlir:2:3
  input  vss,	// file.cleaned.mlir:2:28
  output vdd	// file.cleaned.mlir:2:43
);

  assign vdd = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

