Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 17 17:03:44 2021
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 871 register/latch pins with no clock driven by root clock pin: CLKDIV/Q_buf_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.642        0.000                      0                   74        0.162        0.000                      0                   74        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
VGA/CLK_GEN_PLL/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0          {0.000 10.000}     20.000          50.000          
sys_clk_pin                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/CLK_GEN_PLL/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                7.744        0.000                      0                   55        0.162        0.000                      0                   55        9.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                           17.845        0.000                       0                     3  
sys_clk_pin                         7.319        0.000                      0                   17        0.256        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               2.642        0.000                      0                    2        0.173        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/CLK_GEN_PLL/inst/clk_in1
  To Clock:  VGA/CLK_GEN_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/CLK_GEN_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/CLK_GEN_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.338ns  (logic 1.379ns (12.163%)  route 9.959ns (87.837%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          1.032     7.601    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  VGA/vga_sync_unit/addr_reg_reg_i_30/O
                         net (fo=1, routed)           0.423     8.148    VGA/vga_sync_unit/addr_reg_reg_i_30_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     8.272 r  VGA/vga_sync_unit/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.821     9.093    VGA/text_unit/font_unit/ADDRARDADDR[4]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.266ns  (logic 1.379ns (12.240%)  route 9.887ns (87.760%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.872     7.441    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  VGA/vga_sync_unit/addr_reg_reg_i_28/O
                         net (fo=1, routed)           0.670     8.235    VGA/vga_sync_unit/addr_reg_reg_i_28_n_0
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     8.359 r  VGA/vga_sync_unit/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.663     9.022    VGA/text_unit/font_unit/ADDRARDADDR[5]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.906ns  (logic 1.379ns (12.644%)  route 9.527ns (87.356%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.534     7.103    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  VGA/vga_sync_unit/addr_reg_reg_i_27/O
                         net (fo=1, routed)           0.433     7.660    VGA/vga_sync_unit/addr_reg_reg_i_27_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.784 r  VGA/vga_sync_unit/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.878     8.662    VGA/text_unit/font_unit/ADDRARDADDR[6]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  8.176    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 1.467ns (13.770%)  route 9.187ns (86.231%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 r  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 r  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 f  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.696     7.266    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  VGA/vga_sync_unit/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.000     7.390    VGA/vga_sync_unit/addr_reg_reg_i_13_n_0
    SLICE_X4Y77          MUXF7 (Prop_muxf7_I0_O)      0.212     7.602 r  VGA/vga_sync_unit/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.808     8.410    VGA/text_unit/font_unit/ADDRARDADDR[10]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    16.663    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.663    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.754ns  (logic 1.379ns (12.823%)  route 9.375ns (87.177%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.871     7.440    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  VGA/vga_sync_unit/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.154     7.718    VGA/vga_sync_unit/addr_reg_reg_i_20_n_0
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.842 r  VGA/vga_sync_unit/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.668     8.510    VGA/text_unit/font_unit/ADDRARDADDR[7]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.462ns  (logic 1.255ns (11.996%)  route 9.207ns (88.004%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.848     7.417    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124     7.541 r  VGA/vga_sync_unit/addr_reg_reg_i_10/O
                         net (fo=1, routed)           0.677     8.218    VGA/text_unit/font_unit/ADDRARDADDR[1]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  8.620    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 1.255ns (12.179%)  route 9.050ns (87.821%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.693     7.263    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     7.387 r  VGA/vga_sync_unit/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.674     8.061    VGA/text_unit/font_unit/ADDRARDADDR[2]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 1.255ns (12.246%)  route 8.993ns (87.754%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.646     7.215    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     7.339 r  VGA/vga_sync_unit/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.665     8.004    VGA/text_unit/font_unit/ADDRARDADDR[0]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 1.255ns (12.268%)  route 8.975ns (87.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 r  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 r  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 f  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.473     7.043    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.167 r  VGA/vga_sync_unit/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.819     7.986    VGA/text_unit/font_unit/ADDRARDADDR[8]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.219ns  (logic 1.255ns (12.281%)  route 8.964ns (87.719%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 17.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 r  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 r  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 f  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          0.478     7.047    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.171 r  VGA/vga_sync_unit/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.803     7.975    VGA/text_unit/font_unit/ADDRARDADDR[9]
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.050 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    16.887    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    16.987 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.760    17.748    VGA/text_unit/font_unit/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.236    17.512    
                         clock uncertainty           -0.108    17.404    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.838    VGA/text_unit/font_unit/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  8.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.082ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.448    -0.164    VGA/vga_sync_unit/CLK
    SLICE_X5Y77          FDCE                                         r  VGA/vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.023 r  VGA/vga_sync_unit/mod2_reg_reg/Q
                         net (fo=13, routed)          0.123     0.101    VGA/vga_sync_unit/E[0]
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.576     0.082    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.127    -0.046    
    SLICE_X6Y77          FDCE (Hold_fdce_C_CE)       -0.016    -0.062    VGA/vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.082ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.448    -0.164    VGA/vga_sync_unit/CLK
    SLICE_X5Y77          FDCE                                         r  VGA/vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.023 r  VGA/vga_sync_unit/mod2_reg_reg/Q
                         net (fo=13, routed)          0.123     0.101    VGA/vga_sync_unit/E[0]
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.576     0.082    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.127    -0.046    
    SLICE_X6Y77          FDCE (Hold_fdce_C_CE)       -0.016    -0.062    VGA/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.082ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.448    -0.164    VGA/vga_sync_unit/CLK
    SLICE_X5Y77          FDCE                                         r  VGA/vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.023 r  VGA/vga_sync_unit/mod2_reg_reg/Q
                         net (fo=13, routed)          0.123     0.101    VGA/vga_sync_unit/E[0]
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.576     0.082    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.127    -0.046    
    SLICE_X6Y77          FDCE (Hold_fdce_C_CE)       -0.016    -0.062    VGA/vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.082ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.448    -0.164    VGA/vga_sync_unit/CLK
    SLICE_X5Y77          FDCE                                         r  VGA/vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.023 r  VGA/vga_sync_unit/mod2_reg_reg/Q
                         net (fo=13, routed)          0.123     0.101    VGA/vga_sync_unit/E[0]
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.576     0.082    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.127    -0.046    
    SLICE_X6Y77          FDCE (Hold_fdce_C_CE)       -0.016    -0.062    VGA/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.082ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.448    -0.164    VGA/vga_sync_unit/CLK
    SLICE_X5Y77          FDCE                                         r  VGA/vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.023 r  VGA/vga_sync_unit/mod2_reg_reg/Q
                         net (fo=13, routed)          0.123     0.101    VGA/vga_sync_unit/E[0]
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.576     0.082    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.127    -0.046    
    SLICE_X6Y77          FDCE (Hold_fdce_C_CE)       -0.016    -0.062    VGA/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.008ns
    Source Clock Delay      (SCD):    -0.153ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.458    -0.153    VGA/vga_sync_unit/CLK
    SLICE_X7Y78          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.012 r  VGA/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=63, routed)          0.181     0.168    VGA/vga_sync_unit/pixel_x[4]
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.042     0.210 r  VGA/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.210    VGA/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X7Y78          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.502     0.008    VGA/vga_sync_unit/CLK
    SLICE_X7Y78          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.161    -0.153    
    SLICE_X7Y78          FDCE (Hold_fdce_C_D)         0.105    -0.048    VGA/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.082ns
    Source Clock Delay      (SCD):    -0.090ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.522    -0.090    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     0.074 r  VGA/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.187     0.262    VGA/vga_sync_unit/Q[1]
    SLICE_X6Y77          LUT4 (Prop_lut4_I3_O)        0.043     0.305 r  VGA/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.305    VGA/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.576     0.082    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.171    -0.090    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.131     0.041    VGA/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.068ns
    Source Clock Delay      (SCD):    -0.107ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.504    -0.107    VGA/vga_sync_unit/CLK
    SLICE_X2Y75          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.057 r  VGA/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=14, routed)          0.175     0.232    VGA/vga_sync_unit/pixel_y[4]
    SLICE_X2Y75          LUT5 (Prop_lut5_I0_O)        0.045     0.277 r  VGA/vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.277    VGA/vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X2Y75          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.562     0.068    VGA/vga_sync_unit/CLK
    SLICE_X2Y75          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.175    -0.107    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.120     0.013    VGA/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.006ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.440    -0.171    VGA/vga_sync_unit/CLK
    SLICE_X2Y76          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.007 r  VGA/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.189     0.182    VGA/vga_sync_unit/pixel_y__0[6]
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.043     0.225 r  VGA/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.225    VGA/vga_sync_unit/p_0_in__2[8]
    SLICE_X2Y76          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.488    -0.006    VGA/vga_sync_unit/CLK
    SLICE_X2Y76          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.165    -0.171    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.131    -0.040    VGA/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.212ns (43.677%)  route 0.273ns (56.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.099ns
    Source Clock Delay      (SCD):    -0.107ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.705    -0.656    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.045    -0.611 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.504    -0.107    VGA/vga_sync_unit/CLK
    SLICE_X2Y75          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.057 r  VGA/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.273     0.330    VGA/vga_sync_unit/pixel_y__0[1]
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.048     0.378 r  VGA/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    VGA/vga_sync_unit/p_0_in__2[3]
    SLICE_X2Y77          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.039    -0.550    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.056    -0.494 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.593     0.099    VGA/vga_sync_unit/CLK
    SLICE_X2Y77          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.117    -0.018    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.131     0.113    VGA/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y30    VGA/text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  VGA/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y75     VGA/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y78     VGA/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y78     VGA/vga_sync_unit/h_count_reg_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y75     VGA/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y75     VGA/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y78     VGA/vga_sync_unit/h_count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y78     VGA/vga_sync_unit/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y78     VGA/vga_sync_unit/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y75     VGA/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y77     VGA/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y78     VGA/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y78     VGA/vga_sync_unit/h_count_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  VGA/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.540ns (62.955%)  route 0.906ns (37.045%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  C7S/CNT/Q_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    C7S/CNT/Q_buf_reg[8]_i_1_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.138 r  C7S/CNT/Q_buf_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.138    C7S/CNT/Q_buf_reg[12]_i_1_n_6
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.589    14.000    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[13]/C
                         clock pessimism              0.431    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)        0.062    14.458    C7S/CNT/Q_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 1.519ns (62.634%)  route 0.906ns (37.366%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  C7S/CNT/Q_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    C7S/CNT/Q_buf_reg[8]_i_1_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.117 r  C7S/CNT/Q_buf_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.117    C7S/CNT/Q_buf_reg[12]_i_1_n_4
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.589    14.000    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[15]/C
                         clock pessimism              0.431    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)        0.062    14.458    C7S/CNT/Q_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 1.445ns (61.458%)  route 0.906ns (38.542%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  C7S/CNT/Q_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    C7S/CNT/Q_buf_reg[8]_i_1_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.043 r  C7S/CNT/Q_buf_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.043    C7S/CNT/Q_buf_reg[12]_i_1_n_5
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.589    14.000    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[14]/C
                         clock pessimism              0.431    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)        0.062    14.458    C7S/CNT/Q_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 1.429ns (61.194%)  route 0.906ns (38.806%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  C7S/CNT/Q_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    C7S/CNT/Q_buf_reg[8]_i_1_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.027 r  C7S/CNT/Q_buf_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.027    C7S/CNT/Q_buf_reg[12]_i_1_n_7
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.589    14.000    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[12]/C
                         clock pessimism              0.431    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)        0.062    14.458    C7S/CNT/Q_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.426ns (61.144%)  route 0.906ns (38.856%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 14.122 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.024 r  C7S/CNT/Q_buf_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.024    C7S/CNT/Q_buf_reg[8]_i_1_n_6
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.711    14.122    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[9]/C
                         clock pessimism              0.431    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X9Y95          FDCE (Setup_fdce_C_D)        0.062    14.579    C7S/CNT/Q_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.405ns (60.791%)  route 0.906ns (39.209%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 14.122 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.003 r  C7S/CNT/Q_buf_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.003    C7S/CNT/Q_buf_reg[8]_i_1_n_4
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.711    14.122    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[11]/C
                         clock pessimism              0.431    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X9Y95          FDCE (Setup_fdce_C_D)        0.062    14.579    C7S/CNT/Q_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  7.576    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 1.331ns (59.494%)  route 0.906ns (40.506%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 14.122 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.929 r  C7S/CNT/Q_buf_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.929    C7S/CNT/Q_buf_reg[8]_i_1_n_5
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.711    14.122    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[10]/C
                         clock pessimism              0.431    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X9Y95          FDCE (Setup_fdce_C_D)        0.062    14.579    C7S/CNT/Q_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.315ns (59.203%)  route 0.906ns (40.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 14.122 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  C7S/CNT/Q_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    C7S/CNT/Q_buf_reg[4]_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.913 r  C7S/CNT/Q_buf_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.913    C7S/CNT/Q_buf_reg[8]_i_1_n_7
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.711    14.122    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[8]/C
                         clock pessimism              0.431    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X9Y95          FDCE (Setup_fdce_C_D)        0.062    14.579    C7S/CNT/Q_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.312ns (59.147%)  route 0.906ns (40.853%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.910 r  C7S/CNT/Q_buf_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.910    C7S/CNT/Q_buf_reg[4]_i_1_n_6
    SLICE_X9Y94          FDCE                                         r  C7S/CNT/Q_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.716    14.127    C7S/CNT/top_clk
    SLICE_X9Y94          FDCE                                         r  C7S/CNT/Q_buf_reg[5]/C
                         clock pessimism              0.431    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X9Y94          FDCE (Setup_fdce_C_D)        0.062    14.584    C7S/CNT/Q_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 C7S/CNT/Q_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.291ns (58.757%)  route 0.906ns (41.243%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.210     4.692    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.456     5.148 r  C7S/CNT/Q_buf_reg[2]/Q
                         net (fo=1, routed)           0.906     6.054    C7S/CNT/Q_buf_reg_n_0_[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.576 r  C7S/CNT/Q_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    C7S/CNT/Q_buf_reg[0]_i_1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.889 r  C7S/CNT/Q_buf_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.889    C7S/CNT/Q_buf_reg[4]_i_1_n_4
    SLICE_X9Y94          FDCE                                         r  C7S/CNT/Q_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          2.716    14.127    C7S/CNT/top_clk
    SLICE_X9Y94          FDCE                                         r  C7S/CNT/Q_buf_reg[7]/C
                         clock pessimism              0.431    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X9Y94          FDCE (Setup_fdce_C_D)        0.062    14.584    C7S/CNT/Q_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.332     1.582    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.141     1.723 r  C7S/CNT/Q_buf_reg[12]/Q
                         net (fo=1, routed)           0.105     1.828    C7S/CNT/Q_buf_reg_n_0_[12]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  C7S/CNT/Q_buf_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    C7S/CNT/Q_buf_reg[12]_i_1_n_7
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.535     1.973    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[12]/C
                         clock pessimism             -0.391     1.582    
    SLICE_X9Y96          FDCE (Hold_fdce_C_D)         0.105     1.687    C7S/CNT/Q_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLKDIV/Q_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/Q_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.071     1.321    CLKDIV/top_clk
    SLICE_X52Y96         FDCE                                         r  CLKDIV/Q_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.462 f  CLKDIV/Q_buf_reg[0]/Q
                         net (fo=2, routed)           0.185     1.646    CLKDIV/top_Q
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.691 r  CLKDIV/Q_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.691    CLKDIV/plusOp
    SLICE_X52Y96         FDCE                                         r  CLKDIV/Q_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.237     1.674    CLKDIV/top_clk
    SLICE_X52Y96         FDCE                                         r  CLKDIV/Q_buf_reg[0]/C
                         clock pessimism             -0.354     1.321    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.412    CLKDIV/Q_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.249ns (63.045%)  route 0.146ns (36.955%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.332     1.582    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.141     1.723 r  C7S/CNT/Q_buf_reg[15]/Q
                         net (fo=13, routed)          0.146     1.869    C7S/CNT/x[2]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.977 r  C7S/CNT/Q_buf_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.977    C7S/CNT/Q_buf_reg[12]_i_1_n_4
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.535     1.973    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[15]/C
                         clock pessimism             -0.391     1.582    
    SLICE_X9Y96          FDCE (Hold_fdce_C_D)         0.105     1.687    C7S/CNT/Q_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.332     1.582    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.141     1.723 r  C7S/CNT/Q_buf_reg[12]/Q
                         net (fo=1, routed)           0.105     1.828    C7S/CNT/Q_buf_reg_n_0_[12]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  C7S/CNT/Q_buf_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    C7S/CNT/Q_buf_reg[12]_i_1_n_6
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.535     1.973    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[13]/C
                         clock pessimism             -0.391     1.582    
    SLICE_X9Y96          FDCE (Hold_fdce_C_D)         0.105     1.687    C7S/CNT/Q_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.430     1.680    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.821 f  C7S/CNT/Q_buf_reg[0]/Q
                         net (fo=1, routed)           0.156     1.977    C7S/CNT/Q_buf_reg_n_0_[0]
    SLICE_X9Y93          LUT1 (Prop_lut1_I0_O)        0.045     2.022 r  C7S/CNT/Q_buf[0]_i_2/O
                         net (fo=1, routed)           0.000     2.022    C7S/CNT/Q_buf[0]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.092 r  C7S/CNT/Q_buf_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    C7S/CNT/Q_buf_reg[0]_i_1_n_7
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.643     2.081    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[0]/C
                         clock pessimism             -0.401     1.680    
    SLICE_X9Y93          FDCE (Hold_fdce_C_D)         0.105     1.785    C7S/CNT/Q_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.397     1.646    C7S/CNT/top_clk
    SLICE_X9Y94          FDCE                                         r  C7S/CNT/Q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141     1.787 r  C7S/CNT/Q_buf_reg[5]/Q
                         net (fo=1, routed)           0.164     1.952    C7S/CNT/Q_buf_reg_n_0_[5]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.062 r  C7S/CNT/Q_buf_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    C7S/CNT/Q_buf_reg[4]_i_1_n_6
    SLICE_X9Y94          FDCE                                         r  C7S/CNT/Q_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.608     2.045    C7S/CNT/top_clk
    SLICE_X9Y94          FDCE                                         r  C7S/CNT/Q_buf_reg[5]/C
                         clock pessimism             -0.399     1.646    
    SLICE_X9Y94          FDCE (Hold_fdce_C_D)         0.105     1.751    C7S/CNT/Q_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.384     1.634    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.141     1.775 r  C7S/CNT/Q_buf_reg[9]/Q
                         net (fo=1, routed)           0.164     1.939    C7S/CNT/Q_buf_reg_n_0_[9]
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.049 r  C7S/CNT/Q_buf_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    C7S/CNT/Q_buf_reg[8]_i_1_n_6
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.590     2.028    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[9]/C
                         clock pessimism             -0.394     1.634    
    SLICE_X9Y95          FDCE (Hold_fdce_C_D)         0.105     1.739    C7S/CNT/Q_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.430     1.680    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.821 r  C7S/CNT/Q_buf_reg[1]/Q
                         net (fo=1, routed)           0.164     1.985    C7S/CNT/Q_buf_reg_n_0_[1]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.095 r  C7S/CNT/Q_buf_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.095    C7S/CNT/Q_buf_reg[0]_i_1_n_6
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.643     2.081    C7S/CNT/top_clk
    SLICE_X9Y93          FDCE                                         r  C7S/CNT/Q_buf_reg[1]/C
                         clock pessimism             -0.401     1.680    
    SLICE_X9Y93          FDCE (Hold_fdce_C_D)         0.105     1.785    C7S/CNT/Q_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.332ns (75.943%)  route 0.105ns (24.057%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.332     1.582    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.141     1.723 r  C7S/CNT/Q_buf_reg[12]/Q
                         net (fo=1, routed)           0.105     1.828    C7S/CNT/Q_buf_reg_n_0_[12]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.019 r  C7S/CNT/Q_buf_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    C7S/CNT/Q_buf_reg[12]_i_1_n_5
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.535     1.973    C7S/CNT/top_clk
    SLICE_X9Y96          FDCE                                         r  C7S/CNT/Q_buf_reg[14]/C
                         clock pessimism             -0.391     1.582    
    SLICE_X9Y96          FDCE (Hold_fdce_C_D)         0.105     1.687    C7S/CNT/Q_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 C7S/CNT/Q_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C7S/CNT/Q_buf_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.252ns (53.179%)  route 0.222ns (46.821%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.384     1.634    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.141     1.775 r  C7S/CNT/Q_buf_reg[10]/Q
                         net (fo=1, routed)           0.222     1.997    C7S/CNT/Q_buf_reg_n_0_[10]
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.108 r  C7S/CNT/Q_buf_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.108    C7S/CNT/Q_buf_reg[8]_i_1_n_5
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.590     2.028    C7S/CNT/top_clk
    SLICE_X9Y95          FDCE                                         r  C7S/CNT/Q_buf_reg[10]/C
                         clock pessimism             -0.394     1.634    
    SLICE_X9Y95          FDCE (Hold_fdce_C_D)         0.105     1.739    C7S/CNT/Q_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y93  C7S/CNT/Q_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y95  C7S/CNT/Q_buf_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y95  C7S/CNT/Q_buf_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y96  C7S/CNT/Q_buf_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y96  C7S/CNT/Q_buf_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y96  C7S/CNT/Q_buf_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y96  C7S/CNT/Q_buf_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y93  C7S/CNT/Q_buf_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y93  C7S/CNT/Q_buf_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y76  VGA/rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y93  C7S/CNT/Q_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y95  C7S/CNT/Q_buf_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y95  C7S/CNT/Q_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y93  C7S/CNT/Q_buf_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y93  C7S/CNT/Q_buf_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76  VGA/rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y93  C7S/CNT/Q_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96  C7S/CNT/Q_buf_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y93  C7S/CNT/Q_buf_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y93  C7S/CNT/Q_buf_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y93  C7S/CNT/Q_buf_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y94  C7S/CNT/Q_buf_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y94  C7S/CNT/Q_buf_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 1.379ns (9.885%)  route 12.571ns (90.115%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          1.005    -2.244    VGA/vga_sync_unit/CLK
    SLICE_X6Y77          FDCE                                         r  VGA/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.478    -1.766 f  VGA/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          6.344     4.577    VGA/vga_sync_unit/pixel_x__0[8]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.327     4.904 f  VGA/vga_sync_unit/addr_reg_reg_i_33/O
                         net (fo=3, routed)           1.339     6.243    VGA/vga_sync_unit/addr_reg_reg_i_33_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.326     6.569 r  VGA/vga_sync_unit/addr_reg_reg_i_17/O
                         net (fo=13, routed)          2.573     9.142    VGA/vga_sync_unit/addr_reg_reg_i_17_n_0
    SLICE_X5Y76          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  VGA/vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           2.316    11.582    VGA/vga_sync_unit/rgb_reg[11]_i_2_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  VGA/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    11.706    VGA/rgb_next[11]
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.123    14.534    VGA/top_clk
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.263    14.271    
    SLICE_X8Y76          FDCE (Setup_fdce_C_D)        0.077    14.348    VGA/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.722ns  (logic 0.456ns (4.253%)  route 10.266ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        6.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.156    -3.373    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    -3.249 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.949    -2.300    VGA/vga_sync_unit/CLK
    SLICE_X5Y77          FDCE                                         r  VGA/vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456    -1.844 r  VGA/vga_sync_unit/mod2_reg_reg/Q
                         net (fo=13, routed)         10.266     8.422    VGA/pixel_tick
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.123    14.534    VGA/top_clk
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.263    14.271    
    SLICE_X8Y76          FDCE (Setup_fdce_C_CE)      -0.169    14.102    VGA/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 0.908ns (11.145%)  route 7.239ns (88.855%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        7.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181     1.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    -3.113    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    -3.013 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.767    -2.245    VGA/vga_sync_unit/CLK
    SLICE_X2Y76          FDCE                                         r  VGA/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.418    -1.827 f  VGA/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=13, routed)          2.395     0.567    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.123     0.690 f  VGA/vga_sync_unit/v_sync_reg_i_2/O
                         net (fo=2, routed)           1.906     2.596    VGA/vga_sync_unit/v_sync_reg_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I3_O)        0.267     2.863 f  VGA/vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           2.939     5.802    VGA/vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.100     5.902 r  VGA/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.902    VGA/rgb_next[11]
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.654     5.136    VGA/top_clk
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/C
                         clock pessimism              0.000     5.136    
                         clock uncertainty            0.263     5.399    
    SLICE_X8Y76          FDCE (Hold_fdce_C_D)         0.330     5.729    VGA/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.729    
                         arrival time                           5.902    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 0.367ns (3.989%)  route 8.833ns (96.011%))
  Logic Levels:           0  
  Clock Path Skew:        7.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181     1.181    VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    VGA/CLK_GEN_PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.837    -3.113    VGA/vga_sync_unit/clk_out1
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.100    -3.013 r  VGA/vga_sync_unit/mod2_reg_i_2/O
                         net (fo=24, routed)          0.830    -2.183    VGA/vga_sync_unit/CLK
    SLICE_X5Y77          FDCE                                         r  VGA/vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.367    -1.816 r  VGA/vga_sync_unit/mod2_reg_reg/Q
                         net (fo=13, routed)          8.833     7.017    VGA/pixel_tick
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=19, routed)          3.654     5.136    VGA/top_clk
    SLICE_X8Y76          FDCE                                         r  VGA/rgb_reg_reg[11]/C
                         clock pessimism              0.000     5.136    
                         clock uncertainty            0.263     5.399    
    SLICE_X8Y76          FDCE (Hold_fdce_C_CE)        0.001     5.400    VGA/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.400    
                         arrival time                           7.017    
  -------------------------------------------------------------------
                         slack                                  1.616    





