#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_0000020cb09360d0 .scope module, "halton_simple_tb" "halton_simple_tb" 2 10;
 .timescale -9 -12;
P_0000020cb08d6b50 .param/l "CLK_PERIOD" 0 2 13, +C4<00000000000000000000000000001010>;
P_0000020cb08d6b88 .param/l "TEST_SCALE_0" 0 2 14, +C4<00000000000000000000000000001011>;
P_0000020cb08d6bc0 .param/l "TEST_SCALE_1" 0 2 15, +C4<00000000000000000000000000000111>;
v0000020cb09897d0_0 .var "clk", 0 0;
v0000020cb0989cd0_0 .net "halton_out_0", 31 0, v0000020cb0989910_0;  1 drivers
v0000020cb0989870_0 .net "halton_out_1", 31 0, v0000020cb0989550_0;  1 drivers
v0000020cb0989d70_0 .var "i", 31 0;
v0000020cb0989e10_0 .var "pop_enable", 0 0;
v0000020cb098b1a0_0 .var "reseed_enable", 0 0;
v0000020cb098a0c0_0 .var "rst_n", 0 0;
v0000020cb098b6a0_0 .var "seed", 31 0;
v0000020cb098ade0_0 .var "test_count", 31 0;
v0000020cb098b920_0 .net "valid", 0 0, v0000020cb0989f50_0;  1 drivers
E_0000020cb092c6e0 .event posedge, v0000020cb0989f50_0;
E_0000020cb092c920 .event posedge, v0000020cb09334d0_0;
S_0000020cb0931400 .scope module, "dut" "halton_32bit" 2 35, 3 25 0, S_0000020cb09360d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "halton_out_0";
    .port_info 6 /OUTPUT 32 "halton_out_1";
    .port_info 7 /OUTPUT 1 "valid";
P_0000020cb0908780 .param/l "IDLE" 1 3 48, C4<00>;
P_0000020cb09087b8 .param/l "OUTPUT" 1 3 51, C4<11>;
P_0000020cb09087f0 .param/l "POP_0" 1 3 49, C4<01>;
P_0000020cb0908828 .param/l "POP_1" 1 3 50, C4<10>;
P_0000020cb0908860 .param/l "SCALE_0" 0 3 26, +C4<00000000000000000000000000001011>;
P_0000020cb0908898 .param/l "SCALE_1" 0 3 27, +C4<00000000000000000000000000000111>;
L_0000020cb0926640 .functor AND 1, v0000020cb0988a10_0, L_0000020cb098bc40, C4<1>, C4<1>;
L_0000020cb0926330 .functor AND 1, v0000020cb0988a10_0, L_0000020cb098a2a0, C4<1>, C4<1>;
L_0000020cb09c0118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020cb0988150_0 .net/2u *"_ivl_0", 1 0, L_0000020cb09c0118;  1 drivers
v0000020cb09886f0_0 .net *"_ivl_2", 0 0, L_0000020cb098bc40;  1 drivers
L_0000020cb09c01f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020cb09899b0_0 .net/2u *"_ivl_6", 1 0, L_0000020cb09c01f0;  1 drivers
v0000020cb0989690_0 .net *"_ivl_8", 0 0, L_0000020cb098a2a0;  1 drivers
v0000020cb0989190_0 .net "clk", 0 0, v0000020cb09897d0_0;  1 drivers
v0000020cb0989910_0 .var "halton_out_0", 31 0;
v0000020cb0989550_0 .var "halton_out_1", 31 0;
v0000020cb0988830_0 .net "pop_enable", 0 0, v0000020cb0989e10_0;  1 drivers
v0000020cb0988a10_0 .var "pop_enable_reg", 0 0;
v0000020cb0989230_0 .net "reseed_enable", 0 0, v0000020cb098b1a0_0;  1 drivers
v0000020cb0989370_0 .var "reseed_enable_reg", 0 0;
v0000020cb0988ab0_0 .net "rst_n", 0 0, v0000020cb098a0c0_0;  1 drivers
v0000020cb0988bf0_0 .net "seed", 31 0, v0000020cb098b6a0_0;  1 drivers
v0000020cb0988c90_0 .var "seed_reg", 31 0;
v0000020cb0989c30_0 .var "state", 1 0;
v0000020cb0989f50_0 .var "valid", 0 0;
v0000020cb0988d30_0 .net "vdc_out_0", 31 0, v0000020cb0988e70_0;  1 drivers
v0000020cb0989410_0 .net "vdc_out_1", 31 0, v0000020cb0988650_0;  1 drivers
v0000020cb09895f0_0 .net "vdc_valid_0", 0 0, v0000020cb0933750_0;  1 drivers
v0000020cb0989730_0 .net "vdc_valid_1", 0 0, v0000020cb0989b90_0;  1 drivers
L_0000020cb098bc40 .cmp/eq 2, v0000020cb0989c30_0, L_0000020cb09c0118;
L_0000020cb098a2a0 .cmp/eq 2, v0000020cb0989c30_0, L_0000020cb09c01f0;
S_0000020cb0933810 .scope module, "vdc_gen_0" "vdcorput_32bit" 3 57, 4 22 0, S_0000020cb0931400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out";
    .port_info 6 /OUTPUT 1 "valid";
P_0000020cb092ae70 .param/l "BASE" 0 4 23, +C4<00000000000000000000000000000010>;
P_0000020cb092aea8 .param/l "SCALE" 0 4 24, +C4<00000000000000000000000000001011>;
L_0000020cb09c0088 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000020cb0932f30_0 .net/2u *"_ivl_0", 31 0, L_0000020cb09c0088;  1 drivers
L_0000020cb09c00d0 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0000020cb0933070_0 .net/2u *"_ivl_2", 31 0, L_0000020cb09c00d0;  1 drivers
v0000020cb0932e90_0 .net "base_pow_scale", 31 0, L_0000020cb098aac0;  1 drivers
v0000020cb09334d0_0 .net "clk", 0 0, v0000020cb09897d0_0;  alias, 1 drivers
v0000020cb09328f0_0 .var "count", 31 0;
v0000020cb0933390_0 .net "pop_enable", 0 0, L_0000020cb0926640;  1 drivers
v0000020cb0933430_0 .net "reseed_enable", 0 0, v0000020cb0989370_0;  1 drivers
v0000020cb0932ad0_0 .net "rst_n", 0 0, v0000020cb098a0c0_0;  alias, 1 drivers
v0000020cb09336b0_0 .net "seed", 31 0, v0000020cb0988c90_0;  1 drivers
v0000020cb0933750_0 .var "valid", 0 0;
v0000020cb0988e70_0 .var "vdc_out", 31 0;
E_0000020cb092d1e0/0 .event negedge, v0000020cb0932ad0_0;
E_0000020cb092d1e0/1 .event posedge, v0000020cb09334d0_0;
E_0000020cb092d1e0 .event/or E_0000020cb092d1e0/0, E_0000020cb092d1e0/1;
L_0000020cb098aac0 .ufunc/vec4 TD_halton_simple_tb.dut.vdc_gen_0.calc_pow, 32, L_0000020cb09c0088, L_0000020cb09c00d0 (v0000020cb0932990_0, v0000020cb0932d50_0) S_0000020cb09339a0;
S_0000020cb09339a0 .scope autofunction.vec4.s32, "calc_pow" "calc_pow" 4 43, 4 43 0, S_0000020cb0933810;
 .timescale -9 -12;
v0000020cb0932990_0 .var "base_val", 31 0;
; Variable calc_pow is vec4 return value of scope S_0000020cb09339a0
v0000020cb0932d50_0 .var "exp_val", 31 0;
v0000020cb0932cb0_0 .var "i", 31 0;
v0000020cb0933110_0 .var "result", 31 0;
TD_halton_simple_tb.dut.vdc_gen_0.calc_pow ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020cb0933110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cb0932cb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000020cb0932cb0_0;
    %load/vec4 v0000020cb0932d50_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000020cb0933110_0;
    %load/vec4 v0000020cb0932990_0;
    %mul;
    %store/vec4 v0000020cb0933110_0, 0, 32;
    %load/vec4 v0000020cb0932cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020cb0932cb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000020cb0933110_0;
    %ret/vec4 0, 0, 32;  Assign to calc_pow (store_vec4_to_lval)
    %end;
S_0000020cb0912400 .scope autofunction.vec4.s32, "calculate_vdc" "calculate_vdc" 4 84, 4 84 0, S_0000020cb0933810;
 .timescale -9 -12;
v0000020cb0932fd0_0 .var "base", 31 0;
; Variable calculate_vdc is vec4 return value of scope S_0000020cb0912400
v0000020cb0933610_0 .var "factor_temp", 31 0;
v0000020cb0932df0_0 .var "k", 31 0;
v0000020cb0932a30_0 .var "k_temp", 31 0;
v0000020cb09331b0_0 .var "remainder", 31 0;
v0000020cb0932c10_0 .var "scale_factor", 31 0;
v0000020cb0933250_0 .var "vdc_val", 31 0;
TD_halton_simple_tb.dut.vdc_gen_0.calculate_vdc ;
    %load/vec4 v0000020cb0932df0_0;
    %store/vec4 v0000020cb0932a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cb0933250_0, 0, 32;
    %load/vec4 v0000020cb0932c10_0;
    %store/vec4 v0000020cb0933610_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000020cb0932a30_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_1.3, 4;
    %load/vec4 v0000020cb0933610_0;
    %load/vec4 v0000020cb0932fd0_0;
    %div;
    %store/vec4 v0000020cb0933610_0, 0, 32;
    %load/vec4 v0000020cb0932a30_0;
    %load/vec4 v0000020cb0932fd0_0;
    %mod;
    %store/vec4 v0000020cb09331b0_0, 0, 32;
    %load/vec4 v0000020cb0932a30_0;
    %load/vec4 v0000020cb0932fd0_0;
    %div;
    %store/vec4 v0000020cb0932a30_0, 0, 32;
    %load/vec4 v0000020cb0933250_0;
    %load/vec4 v0000020cb09331b0_0;
    %load/vec4 v0000020cb0933610_0;
    %mul;
    %add;
    %store/vec4 v0000020cb0933250_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0000020cb0933250_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc (store_vec4_to_lval)
    %end;
S_0000020cb0912590 .scope module, "vdc_gen_1" "vdcorput_32bit" 3 71, 4 22 0, S_0000020cb0931400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out";
    .port_info 6 /OUTPUT 1 "valid";
P_0000020cb092a7f0 .param/l "BASE" 0 4 23, +C4<00000000000000000000000000000011>;
P_0000020cb092a828 .param/l "SCALE" 0 4 24, +C4<00000000000000000000000000000111>;
L_0000020cb09c0160 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020cb09888d0_0 .net/2u *"_ivl_0", 31 0, L_0000020cb09c0160;  1 drivers
L_0000020cb09c01a8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020cb0988f10_0 .net/2u *"_ivl_2", 31 0, L_0000020cb09c01a8;  1 drivers
v0000020cb0988dd0_0 .net "base_pow_scale", 31 0, L_0000020cb098bce0;  1 drivers
v0000020cb09894b0_0 .net "clk", 0 0, v0000020cb09897d0_0;  alias, 1 drivers
v0000020cb09885b0_0 .var "count", 31 0;
v0000020cb0989050_0 .net "pop_enable", 0 0, L_0000020cb0926330;  1 drivers
v0000020cb09890f0_0 .net "reseed_enable", 0 0, v0000020cb0989370_0;  alias, 1 drivers
v0000020cb0988330_0 .net "rst_n", 0 0, v0000020cb098a0c0_0;  alias, 1 drivers
v0000020cb0988470_0 .net "seed", 31 0, v0000020cb0988c90_0;  alias, 1 drivers
v0000020cb0989b90_0 .var "valid", 0 0;
v0000020cb0988650_0 .var "vdc_out", 31 0;
L_0000020cb098bce0 .ufunc/vec4 TD_halton_simple_tb.dut.vdc_gen_1.calc_pow, 32, L_0000020cb09c0160, L_0000020cb09c01a8 (v0000020cb0988b50_0, v0000020cb09880b0_0) S_0000020cb08d65c0;
S_0000020cb08d65c0 .scope autofunction.vec4.s32, "calc_pow" "calc_pow" 4 43, 4 43 0, S_0000020cb0912590;
 .timescale -9 -12;
v0000020cb0988b50_0 .var "base_val", 31 0;
; Variable calc_pow is vec4 return value of scope S_0000020cb08d65c0
v0000020cb09880b0_0 .var "exp_val", 31 0;
v0000020cb0989eb0_0 .var "i", 31 0;
v0000020cb0988290_0 .var "result", 31 0;
TD_halton_simple_tb.dut.vdc_gen_1.calc_pow ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020cb0988290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cb0989eb0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000020cb0989eb0_0;
    %load/vec4 v0000020cb09880b0_0;
    %cmp/u;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000020cb0988290_0;
    %load/vec4 v0000020cb0988b50_0;
    %mul;
    %store/vec4 v0000020cb0988290_0, 0, 32;
    %load/vec4 v0000020cb0989eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020cb0989eb0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0000020cb0988290_0;
    %ret/vec4 0, 0, 32;  Assign to calc_pow (store_vec4_to_lval)
    %end;
S_0000020cb08d6750 .scope autofunction.vec4.s32, "calculate_vdc" "calculate_vdc" 4 84, 4 84 0, S_0000020cb0912590;
 .timescale -9 -12;
v0000020cb0989a50_0 .var "base", 31 0;
; Variable calculate_vdc is vec4 return value of scope S_0000020cb08d6750
v0000020cb0988970_0 .var "factor_temp", 31 0;
v0000020cb09883d0_0 .var "k", 31 0;
v0000020cb0988510_0 .var "k_temp", 31 0;
v0000020cb09881f0_0 .var "remainder", 31 0;
v0000020cb09892d0_0 .var "scale_factor", 31 0;
v0000020cb0988fb0_0 .var "vdc_val", 31 0;
TD_halton_simple_tb.dut.vdc_gen_1.calculate_vdc ;
    %load/vec4 v0000020cb09883d0_0;
    %store/vec4 v0000020cb0988510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cb0988fb0_0, 0, 32;
    %load/vec4 v0000020cb09892d0_0;
    %store/vec4 v0000020cb0988970_0, 0, 32;
T_3.6 ;
    %load/vec4 v0000020cb0988510_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_3.7, 4;
    %load/vec4 v0000020cb0988970_0;
    %load/vec4 v0000020cb0989a50_0;
    %div;
    %store/vec4 v0000020cb0988970_0, 0, 32;
    %load/vec4 v0000020cb0988510_0;
    %load/vec4 v0000020cb0989a50_0;
    %mod;
    %store/vec4 v0000020cb09881f0_0, 0, 32;
    %load/vec4 v0000020cb0988510_0;
    %load/vec4 v0000020cb0989a50_0;
    %div;
    %store/vec4 v0000020cb0988510_0, 0, 32;
    %load/vec4 v0000020cb0988fb0_0;
    %load/vec4 v0000020cb09881f0_0;
    %load/vec4 v0000020cb0988970_0;
    %mul;
    %add;
    %store/vec4 v0000020cb0988fb0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %load/vec4 v0000020cb0988fb0_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc (store_vec4_to_lval)
    %end;
    .scope S_0000020cb0933810;
T_4 ;
    %wait E_0000020cb092d1e0;
    %load/vec4 v0000020cb0932ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb09328f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb0988e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0933750_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020cb0933430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000020cb09336b0_0;
    %assign/vec4 v0000020cb09328f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb0988e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0933750_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000020cb0933390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020cb09328f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020cb09328f0_0, 0;
    %alloc S_0000020cb0912400;
    %load/vec4 v0000020cb09328f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0000020cb0932e90_0;
    %store/vec4 v0000020cb0932c10_0, 0, 32;
    %store/vec4 v0000020cb0932fd0_0, 0, 32;
    %store/vec4 v0000020cb0932df0_0, 0, 32;
    %callf/vec4 TD_halton_simple_tb.dut.vdc_gen_0.calculate_vdc, S_0000020cb0912400;
    %free S_0000020cb0912400;
    %assign/vec4 v0000020cb0988e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020cb0933750_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0933750_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020cb0912590;
T_5 ;
    %wait E_0000020cb092d1e0;
    %load/vec4 v0000020cb0988330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb09885b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb0988650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989b90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020cb09890f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000020cb0988470_0;
    %assign/vec4 v0000020cb09885b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb0988650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989b90_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000020cb0989050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000020cb09885b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020cb09885b0_0, 0;
    %alloc S_0000020cb08d6750;
    %load/vec4 v0000020cb09885b0_0;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0000020cb0988dd0_0;
    %store/vec4 v0000020cb09892d0_0, 0, 32;
    %store/vec4 v0000020cb0989a50_0, 0, 32;
    %store/vec4 v0000020cb09883d0_0, 0, 32;
    %callf/vec4 TD_halton_simple_tb.dut.vdc_gen_1.calculate_vdc, S_0000020cb08d6750;
    %free S_0000020cb08d6750;
    %assign/vec4 v0000020cb0988650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020cb0989b90_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989b90_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020cb0931400;
T_6 ;
    %wait E_0000020cb092d1e0;
    %load/vec4 v0000020cb0988ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020cb0989c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb0989910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb0989550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0988a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cb0988c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989370_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020cb0989c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020cb0989c30_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0988a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989370_0, 0;
    %load/vec4 v0000020cb0989230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0000020cb0988bf0_0;
    %assign/vec4 v0000020cb0988c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020cb0989370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020cb0989c30_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000020cb0988830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020cb0988a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020cb0989c30_0, 0;
T_6.10 ;
T_6.9 ;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0988a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0989370_0, 0;
    %load/vec4 v0000020cb09895f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0000020cb0988d30_0;
    %assign/vec4 v0000020cb0989910_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020cb0989c30_0, 0;
T_6.12 ;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020cb0988a10_0, 0;
    %load/vec4 v0000020cb0989730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0000020cb0989410_0;
    %assign/vec4 v0000020cb0989550_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020cb0989c30_0, 0;
T_6.14 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020cb0988a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020cb0989f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020cb0989c30_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020cb09360d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb09897d0_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0000020cb09897d0_0;
    %inv;
    %store/vec4 v0000020cb09897d0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000020cb09360d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb098a0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb0989e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb098b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cb098b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cb098ade0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cb098a0c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "=== Halton 32-bit Simple Testbench ===" {0 0 0};
    %vpi_call 2 67 "$display", "Testing bases [2,3] with scales [%0d,%0d]", P_0000020cb08d6b88, P_0000020cb08d6bc0 {0 0 0};
    %vpi_call 2 70 "$display", "\012--- Test 1: Basic Halton Sequence ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cb0989e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cb0989d70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020cb0989d70_0;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %wait E_0000020cb092c6e0;
    %load/vec4 v0000020cb0989d70_0;
    %addi 1, 0, 32;
    %vpi_call 2 76 "$display", "k=%0d: [%0d, %0d]", S<0,vec4,u32>, v0000020cb0989cd0_0, v0000020cb0989870_0 {1 0 0};
    %load/vec4 v0000020cb0989d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020cb0989d70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb0989e10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 83 "$display", "\012--- Test 2: Reseed Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cb098b1a0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000020cb098b6a0_0, 0, 32;
    %wait E_0000020cb092c920;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb098b1a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cb0989e10_0, 0, 1;
    %wait E_0000020cb092c6e0;
    %vpi_call 2 92 "$display", "After reseed to 5: [%0d, %0d]", v0000020cb0989cd0_0, v0000020cb0989870_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb0989e10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 98 "$display", "\012--- Test 3: Reset Test ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb098a0c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cb098a0c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cb0989e10_0, 0, 1;
    %wait E_0000020cb092c6e0;
    %vpi_call 2 106 "$display", "After reset: [%0d, %0d]", v0000020cb0989cd0_0, v0000020cb0989870_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cb0989e10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 111 "$display", "\012=== Halton Simple Tests Completed ===" {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000020cb09360d0;
T_9 ;
    %delay 50000000, 0;
    %vpi_call 2 118 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "halton_simple_tb.sv";
    "halton_32bit.sv";
    "vdcorput_32bit.sv";
