
---------- Begin Simulation Statistics ----------
final_tick                                13983192500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252903                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425452                       # Number of bytes of host memory used
host_op_rate                                   435947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.95                       # Real time elapsed on the host
host_tick_rate                              297810466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11874632                       # Number of instructions simulated
sim_ops                                      20469172                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013983                       # Number of seconds simulated
sim_ticks                                 13983192500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               34                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               72                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             32                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              32                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     72                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1874632                       # Number of instructions committed
system.cpu0.committedOps                      3541241                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.918267                       # CPI: cycles per instruction
system.cpu0.discardedOps                       666305                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     480330                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         7536                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     334614                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          263                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       21833857                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.067032                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     627893                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          203                       # TLB misses on write requests
system.cpu0.numCycles                        27966261                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               8498      0.24%      0.24% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                2774944     78.36%     78.60% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6615      0.19%     78.79% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.04%     78.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 4649      0.13%     78.96% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.03%     78.99% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.99% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.03%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  6012      0.17%     79.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                20985      0.59%     79.78% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.78% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.78% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.79% # Class of committed instruction
system.cpu0.op_class_0::MemRead                391476     11.05%     90.85% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               302978      8.56%     99.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            13186      0.37%     99.78% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite            7942      0.22%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3541241                       # Class of committed instruction
system.cpu0.tickCycles                        6132404                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   34                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.796638                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872147                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2421                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003190                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1713                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5038913                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357572                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443269                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu1.numCycles                        27966385                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927472                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       651023                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10297                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1302111                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10297                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             141362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21416                       # Transaction distribution
system.membus.trans_dist::CleanEvict           136998                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18078                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        141362                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       477294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       477294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11574784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11574784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11574784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159440                       # Request fanout histogram
system.membus.reqLayer4.occupancy           433689500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          850207000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       333423                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          333423                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       333423                       # number of overall hits
system.cpu0.icache.overall_hits::total         333423                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       294417                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        294417                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       294417                       # number of overall misses
system.cpu0.icache.overall_misses::total       294417                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10617186000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10617186000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10617186000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10617186000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       627840                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       627840                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       627840                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       627840                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.468936                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.468936                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.468936                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.468936                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 36061.728772                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36061.728772                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 36061.728772                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36061.728772                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       294400                       # number of writebacks
system.cpu0.icache.writebacks::total           294400                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       294417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       294417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       294417                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       294417                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10322770000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10322770000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10322770000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10322770000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.468936                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.468936                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.468936                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.468936                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 35061.732169                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 35061.732169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 35061.732169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 35061.732169                       # average overall mshr miss latency
system.cpu0.icache.replacements                294400                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       333423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         333423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       294417                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       294417                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10617186000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10617186000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       627840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       627840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.468936                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.468936                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 36061.728772                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36061.728772                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       294417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       294417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10322770000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10322770000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.468936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.468936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 35061.732169                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 35061.732169                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999020                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             627839                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           294416                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.132489                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999020                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5317136                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5317136                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       637594                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          637594                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       637594                       # number of overall hits
system.cpu0.dcache.overall_hits::total         637594                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       138753                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        138753                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       138753                       # number of overall misses
system.cpu0.dcache.overall_misses::total       138753                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5032730000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5032730000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5032730000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5032730000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       776347                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       776347                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       776347                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       776347                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.178725                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.178725                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.178725                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.178725                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36271.143687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36271.143687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36271.143687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36271.143687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        76441                       # number of writebacks
system.cpu0.dcache.writebacks::total            76441                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        17318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        17318                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17318                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       121435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       121435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       121435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       121435                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4310972500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4310972500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4310972500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4310972500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156418                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156418                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156418                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156418                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 35500.247046                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35500.247046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 35500.247046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35500.247046                       # average overall mshr miss latency
system.cpu0.dcache.replacements                121419                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       376060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         376060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        89482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        89482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3469300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3469300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       465542                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       465542                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192210                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192210                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 38770.931584                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38770.931584                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         3500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        85982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        85982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3266575500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3266575500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184692                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184692                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 37991.387732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37991.387732                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       261534                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        261534                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        49271                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        49271                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1563429500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1563429500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       310805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       310805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.158527                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.158527                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31731.231353                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31731.231353                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        13818                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        13818                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        35453                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        35453                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1044397000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1044397000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.114068                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.114068                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29458.635376                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29458.635376                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             759029                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           121435                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.250496                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6332211                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6332211                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429362                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429362                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429362                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429362                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13860                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13860                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13860                       # number of overall misses
system.cpu1.icache.overall_misses::total        13860                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    312374500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    312374500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    312374500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    312374500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443222                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005673                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005673                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005673                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005673                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22537.842713                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22537.842713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22537.842713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22537.842713                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13844                       # number of writebacks
system.cpu1.icache.writebacks::total            13844                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13860                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13860                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    298514500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    298514500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    298514500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    298514500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005673                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005673                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005673                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005673                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21537.842713                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21537.842713                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21537.842713                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21537.842713                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13844                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13860                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13860                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    312374500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    312374500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005673                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005673                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22537.842713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22537.842713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    298514500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    298514500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005673                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005673                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21537.842713                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21537.842713                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443222                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13860                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.278644                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559636                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559636                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861582                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861582                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226673                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226673                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233752                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233752                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4083847485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4083847485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4083847485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4083847485                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087943                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095334                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038349                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038349                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18016.470797                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18016.470797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17470.855800                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17470.855800                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2763                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61236                       # number of writebacks
system.cpu1.dcache.writebacks::total            61236                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9040                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9040                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221376                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221376                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3617750500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3617750500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3916942500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3916942500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16623.170659                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16623.170659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17693.618549                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17693.618549                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221360                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983123                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983123                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163131                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163131                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2415098500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2415098500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14804.656993                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14804.656993                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2230275000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2230275000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13713.966845                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13713.966845                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878147                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878147                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63542                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63542                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1668748985                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1668748985                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032725                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032725                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26262.141340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26262.141340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8537                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8537                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1387475500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1387475500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25224.534133                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25224.534133                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          312                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          312                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7079                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7079                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.957786                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.957786                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    299192000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    299192000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 79933.742987                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 79933.742987                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6082958                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.477947                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984048                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984048                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              191708                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               81324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12064                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206552                       # number of demand (read+write) hits
system.l2.demand_hits::total                   491648                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             191708                       # number of overall hits
system.l2.overall_hits::.cpu0.data              81324                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12064                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206552                       # number of overall hits
system.l2.overall_hits::total                  491648                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            102709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             40111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14824                       # number of demand (read+write) misses
system.l2.demand_misses::total                 159440                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           102709                       # number of overall misses
system.l2.overall_misses::.cpu0.data            40111                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1796                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14824                       # number of overall misses
system.l2.overall_misses::total                159440                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7840281500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3224160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    146259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1263336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12474037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7840281500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3224160500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    146259000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1263336500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12474037500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          294417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          121435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               651088                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         294417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         121435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              651088                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.348856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.330308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.129582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.066963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244882                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.348856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.330308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.129582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.066963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244882                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76334.902492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80380.955349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81435.968820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85222.375877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78236.562343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76334.902492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80380.955349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81435.968820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85222.375877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78236.562343                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21416                       # number of writebacks
system.l2.writebacks::total                     21416                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       102709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        40111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            159440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       102709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        40111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           159440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6813191500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2823050500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    128299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1115096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10879637500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6813191500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2823050500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    128299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1115096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10879637500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.348856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.330308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.129582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.066963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.348856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.330308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.129582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.066963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244882                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66334.902492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70380.955349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71435.968820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75222.375877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68236.562343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66334.902492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70380.955349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71435.968820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75222.375877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68236.562343                       # average overall mshr miss latency
system.l2.replacements                         160087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       137677                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           137677                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       137677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       137677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       308244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           308244                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       308244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       308244                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            24813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47567                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 72380                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          10640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18078                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    727513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    657878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1385391000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        35453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             90458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.300116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.199850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 68375.281955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88448.238774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76634.085629                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        10640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    621113000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    583498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1204611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.300116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.199850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 58375.281955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78448.238774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66634.085629                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        191708                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             203772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       102709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           104505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7840281500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    146259000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7986540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       294417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         308277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.348856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.129582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.338997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76334.902492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81435.968820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76422.568298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       102709                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6813191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    128299000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6941490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.348856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.129582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.338997                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66334.902492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71435.968820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66422.568298                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        56511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            215496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        29471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           36857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2496647500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    605458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3102106000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        85982                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        252353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.342758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84715.398188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81973.801787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84165.992891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        29471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        36857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2201937500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    531598500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2733536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.342758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.146053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74715.398188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71973.801787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74165.992891                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.885797                       # Cycle average of tags in use
system.l2.tags.total_refs                     1293485                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    161111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.028533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     127.392926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       78.010948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       49.706143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       91.732555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      675.043225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.124407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.076183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.048541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.089583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.659222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997935                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10577991                       # Number of tag accesses
system.l2.tags.data_accesses                 10577991                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       6573376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2567104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        948736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10204160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6573376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6688320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1370624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1370624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         102709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          40111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21416                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21416                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        470091218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        183584972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8220154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67848311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             729744656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    470091218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8220154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        478311373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98019390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98019390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98019390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       470091218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       183584972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8220154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67848311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            827764046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    102709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     33855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000802380250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              328174                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14859                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21416                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5576                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1524430000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  765790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4396142500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9953.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28703.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   110435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13100                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21416                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  129443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.046856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.059513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.282416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17564     38.67%     38.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14525     31.98%     70.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3150      6.94%     77.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2788      6.14%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2544      5.60%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1485      3.27%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1041      2.29%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          666      1.47%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1653      3.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45416                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     158.702282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    107.498380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.145615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            222     23.03%     23.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            88      9.13%     32.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            33      3.42%     35.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           29      3.01%     38.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           62      6.43%     45.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           75      7.78%     52.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          129     13.38%     66.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          173     17.95%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           74      7.68%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           31      3.22%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           25      2.59%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            8      0.83%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.21%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.398340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.379861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.799167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              760     78.84%     78.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      3.63%     82.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159     16.49%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.93%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9802112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  402048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1011712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10204160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1370624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       700.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    729.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13983126000                       # Total gap between requests
system.mem_ctrls.avgGap                      77316.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6573376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2166720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       947072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1011712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 470091218.439565956593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 154951739.382834076881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8220154.303103529848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67729311.457308486104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72352004.021971374750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       102709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        40111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21416                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2607679750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1228787750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54619000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    505056000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 342803664000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25389.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30634.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30411.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34070.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16006895.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132268500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70272015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           374742900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           43341660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6005292570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        312457440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8041653885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.094270                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    762326250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12754166250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192108840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102081705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718805220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           39176100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6256364460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101028480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8512843605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.791133                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    211550750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13304941750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            560629                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       159093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       308244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          343773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            90458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           90458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        308277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       252353                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       883233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       364289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1953198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     37684224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     12664064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1773056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18087168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               70208512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          160087                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1370624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           811175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012695                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111955                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 800877     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10298      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             811175                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1096976500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332166295                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20799481                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         182324655                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         442083577                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13983192500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
