

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_1108_11'
================================================================
* Date:           Thu Jul 27 16:50:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.600 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1108_11  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ultimate_col_value = alloca i32 1"   --->   Operation 6 'alloca' 'ultimate_col_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ultimate_row_value = alloca i32 1"   --->   Operation 7 'alloca' 'ultimate_row_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 1023, i32 %ultimate_row_value"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 1023, i32 %ultimate_col_value"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ultimate_col_value_4 = load i32 %ultimate_col_value"   --->   Operation 11 'load' 'ultimate_col_value_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ultimate_row_value_4 = load i32 %ultimate_row_value"   --->   Operation 12 'load' 'ultimate_row_value_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.35ns)   --->   "%or_ln1108 = or i32 %ultimate_col_value_4, i32 %ultimate_row_value_4" [seq_align_multiple.cpp:1108]   --->   Operation 14 'or' 'or_ln1108' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln1108, i32 31" [seq_align_multiple.cpp:1108]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1108 = br i1 %tmp, void %while.body_ifconv, void %while.cond.while.end_crit_edge.exitStub" [seq_align_multiple.cpp:1108]   --->   Operation 16 'br' 'br_ln1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1065 = trunc i32 %ultimate_col_value_4"   --->   Operation 17 'trunc' 'trunc_ln1065' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %ultimate_row_value_4, i32 4, i32 9"   --->   Operation 18 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %lshr_ln1, i10 0"   --->   Operation 19 'bitconcatenate' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln1065 = add i16 %tmp_3, i16 %trunc_ln1065"   --->   Operation 20 'add' 'add_ln1065' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1065 = zext i16 %add_ln1065"   --->   Operation 21 'zext' 'zext_ln1065' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%traceback_V_addr_1 = getelementptr i2 %traceback_V, i64 0, i64 %zext_ln1065"   --->   Operation 22 'getelementptr' 'traceback_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%traceback_V_1_addr_1 = getelementptr i2 %traceback_V_1, i64 0, i64 %zext_ln1065"   --->   Operation 23 'getelementptr' 'traceback_V_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%traceback_V_2_addr_1 = getelementptr i2 %traceback_V_2, i64 0, i64 %zext_ln1065"   --->   Operation 24 'getelementptr' 'traceback_V_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%traceback_V_3_addr_1 = getelementptr i2 %traceback_V_3, i64 0, i64 %zext_ln1065"   --->   Operation 25 'getelementptr' 'traceback_V_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%traceback_V_4_addr_1 = getelementptr i2 %traceback_V_4, i64 0, i64 %zext_ln1065"   --->   Operation 26 'getelementptr' 'traceback_V_4_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%traceback_V_5_addr_1 = getelementptr i2 %traceback_V_5, i64 0, i64 %zext_ln1065"   --->   Operation 27 'getelementptr' 'traceback_V_5_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%traceback_V_6_addr_1 = getelementptr i2 %traceback_V_6, i64 0, i64 %zext_ln1065"   --->   Operation 28 'getelementptr' 'traceback_V_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%traceback_V_7_addr_1 = getelementptr i2 %traceback_V_7, i64 0, i64 %zext_ln1065"   --->   Operation 29 'getelementptr' 'traceback_V_7_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%traceback_V_8_addr_1 = getelementptr i2 %traceback_V_8, i64 0, i64 %zext_ln1065"   --->   Operation 30 'getelementptr' 'traceback_V_8_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%traceback_V_9_addr_1 = getelementptr i2 %traceback_V_9, i64 0, i64 %zext_ln1065"   --->   Operation 31 'getelementptr' 'traceback_V_9_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%traceback_V_10_addr_1 = getelementptr i2 %traceback_V_10, i64 0, i64 %zext_ln1065"   --->   Operation 32 'getelementptr' 'traceback_V_10_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%traceback_V_11_addr_1 = getelementptr i2 %traceback_V_11, i64 0, i64 %zext_ln1065"   --->   Operation 33 'getelementptr' 'traceback_V_11_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%traceback_V_12_addr_1 = getelementptr i2 %traceback_V_12, i64 0, i64 %zext_ln1065"   --->   Operation 34 'getelementptr' 'traceback_V_12_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%traceback_V_13_addr_1 = getelementptr i2 %traceback_V_13, i64 0, i64 %zext_ln1065"   --->   Operation 35 'getelementptr' 'traceback_V_13_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%traceback_V_14_addr_1 = getelementptr i2 %traceback_V_14, i64 0, i64 %zext_ln1065"   --->   Operation 36 'getelementptr' 'traceback_V_14_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%traceback_V_15_addr_1 = getelementptr i2 %traceback_V_15, i64 0, i64 %zext_ln1065"   --->   Operation 37 'getelementptr' 'traceback_V_15_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%traceback_V_load = load i16 %traceback_V_addr_1"   --->   Operation 38 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%traceback_V_1_load = load i16 %traceback_V_1_addr_1"   --->   Operation 39 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%traceback_V_2_load = load i16 %traceback_V_2_addr_1"   --->   Operation 40 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%traceback_V_3_load = load i16 %traceback_V_3_addr_1"   --->   Operation 41 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%traceback_V_4_load = load i16 %traceback_V_4_addr_1"   --->   Operation 42 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%traceback_V_5_load = load i16 %traceback_V_5_addr_1"   --->   Operation 43 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%traceback_V_6_load = load i16 %traceback_V_6_addr_1"   --->   Operation 44 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 45 [2/2] (1.23ns)   --->   "%traceback_V_7_load = load i16 %traceback_V_7_addr_1"   --->   Operation 45 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%traceback_V_8_load = load i16 %traceback_V_8_addr_1"   --->   Operation 46 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%traceback_V_9_load = load i16 %traceback_V_9_addr_1"   --->   Operation 47 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%traceback_V_10_load = load i16 %traceback_V_10_addr_1"   --->   Operation 48 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%traceback_V_11_load = load i16 %traceback_V_11_addr_1"   --->   Operation 49 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%traceback_V_12_load = load i16 %traceback_V_12_addr_1"   --->   Operation 50 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%traceback_V_13_load = load i16 %traceback_V_13_addr_1"   --->   Operation 51 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%traceback_V_14_load = load i16 %traceback_V_14_addr_1"   --->   Operation 52 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%traceback_V_15_load = load i16 %traceback_V_15_addr_1"   --->   Operation 53 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ultimate_row_value_4"   --->   Operation 54 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.23ns)   --->   "%traceback_V_load = load i16 %traceback_V_addr_1"   --->   Operation 55 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 56 [1/2] (1.23ns)   --->   "%traceback_V_1_load = load i16 %traceback_V_1_addr_1"   --->   Operation 56 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 57 [1/2] (1.23ns)   --->   "%traceback_V_2_load = load i16 %traceback_V_2_addr_1"   --->   Operation 57 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 58 [1/2] (1.23ns)   --->   "%traceback_V_3_load = load i16 %traceback_V_3_addr_1"   --->   Operation 58 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 59 [1/2] (1.23ns)   --->   "%traceback_V_4_load = load i16 %traceback_V_4_addr_1"   --->   Operation 59 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 60 [1/2] (1.23ns)   --->   "%traceback_V_5_load = load i16 %traceback_V_5_addr_1"   --->   Operation 60 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%traceback_V_6_load = load i16 %traceback_V_6_addr_1"   --->   Operation 61 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 62 [1/2] (1.23ns)   --->   "%traceback_V_7_load = load i16 %traceback_V_7_addr_1"   --->   Operation 62 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%traceback_V_8_load = load i16 %traceback_V_8_addr_1"   --->   Operation 63 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%traceback_V_9_load = load i16 %traceback_V_9_addr_1"   --->   Operation 64 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%traceback_V_10_load = load i16 %traceback_V_10_addr_1"   --->   Operation 65 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%traceback_V_11_load = load i16 %traceback_V_11_addr_1"   --->   Operation 66 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 67 [1/2] (1.23ns)   --->   "%traceback_V_12_load = load i16 %traceback_V_12_addr_1"   --->   Operation 67 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%traceback_V_13_load = load i16 %traceback_V_13_addr_1"   --->   Operation 68 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%traceback_V_14_load = load i16 %traceback_V_14_addr_1"   --->   Operation 69 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%traceback_V_15_load = load i16 %traceback_V_15_addr_1"   --->   Operation 70 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 71 [1/1] (0.48ns)   --->   "%tmp_1 = mux i2 @_ssdm_op_Mux.ap_auto.16i2.i4, i2 %traceback_V_load, i2 %traceback_V_1_load, i2 %traceback_V_2_load, i2 %traceback_V_3_load, i2 %traceback_V_4_load, i2 %traceback_V_5_load, i2 %traceback_V_6_load, i2 %traceback_V_7_load, i2 %traceback_V_8_load, i2 %traceback_V_9_load, i2 %traceback_V_10_load, i2 %traceback_V_11_load, i2 %traceback_V_12_load, i2 %traceback_V_13_load, i2 %traceback_V_14_load, i2 %traceback_V_15_load, i4 %empty"   --->   Operation 71 'mux' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.01ns)   --->   "%ultimate_row_value_5 = add i32 %ultimate_row_value_4, i32 4294967295" [seq_align_multiple.cpp:1111]   --->   Operation 72 'add' 'ultimate_row_value_5' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.01ns)   --->   "%ultimate_col_value_5 = add i32 %ultimate_col_value_4, i32 4294967295" [seq_align_multiple.cpp:1112]   --->   Operation 73 'add' 'ultimate_col_value_5' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln1109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [seq_align_multiple.cpp:1109]   --->   Operation 74 'specloopname' 'specloopname_ln1109' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.44ns)   --->   "%icmp_ln1065 = icmp_eq  i2 %tmp_1, i2 1"   --->   Operation 75 'icmp' 'icmp_ln1065' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.44ns)   --->   "%icmp_ln1065_1 = icmp_eq  i2 %tmp_1, i2 2"   --->   Operation 76 'icmp' 'icmp_ln1065_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node ultimate_row_value_7)   --->   "%ultimate_row_value_6 = select i1 %icmp_ln1065_1, i32 %ultimate_row_value_4, i32 %ultimate_row_value_5" [seq_align_multiple.cpp:1115]   --->   Operation 77 'select' 'ultimate_row_value_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node ultimate_col_value_7)   --->   "%ultimate_col_value_6 = select i1 %icmp_ln1065_1, i32 %ultimate_col_value_4, i32 %ultimate_col_value_5" [seq_align_multiple.cpp:1115]   --->   Operation 78 'select' 'ultimate_col_value_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.44ns) (out node of the LUT)   --->   "%ultimate_row_value_7 = select i1 %icmp_ln1065, i32 %ultimate_row_value_5, i32 %ultimate_row_value_6"   --->   Operation 79 'select' 'ultimate_row_value_7' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.44ns) (out node of the LUT)   --->   "%ultimate_col_value_7 = select i1 %icmp_ln1065, i32 %ultimate_col_value_5, i32 %ultimate_col_value_6"   --->   Operation 80 'select' 'ultimate_col_value_7' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.99ns)   --->   "%icmp_ln1124 = icmp_eq  i32 %ultimate_row_value_7, i32 4294967295" [seq_align_multiple.cpp:1124]   --->   Operation 81 'icmp' 'icmp_ln1124' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.99ns)   --->   "%icmp_ln1124_1 = icmp_eq  i32 %ultimate_col_value_7, i32 4294967295" [seq_align_multiple.cpp:1124]   --->   Operation 82 'icmp' 'icmp_ln1124_1' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.28ns)   --->   "%or_ln1124 = or i1 %icmp_ln1124, i1 %icmp_ln1124_1" [seq_align_multiple.cpp:1124]   --->   Operation 83 'or' 'or_ln1124' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1124 = br i1 %or_ln1124, void %if.end461, void %while.cond.while.end_crit_edge.exitStub" [seq_align_multiple.cpp:1124]   --->   Operation 84 'br' 'br_ln1124' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln1108 = store i32 %ultimate_row_value_7, i32 %ultimate_row_value" [seq_align_multiple.cpp:1108]   --->   Operation 85 'store' 'store_ln1108' <Predicate = (!tmp & !or_ln1124)> <Delay = 0.42>
ST_4 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln1108 = store i32 %ultimate_col_value_7, i32 %ultimate_col_value" [seq_align_multiple.cpp:1108]   --->   Operation 86 'store' 'store_ln1108' <Predicate = (!tmp & !or_ln1124)> <Delay = 0.42>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1108 = br void %while.cond" [seq_align_multiple.cpp:1108]   --->   Operation 87 'br' 'br_ln1108' <Predicate = (!tmp & !or_ln1124)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (or_ln1124) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('ultimate_row_value') [18]  (0 ns)
	'store' operation ('store_ln0') of constant 1023 on local variable 'ultimate_row_value' [19]  (0.427 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'load' operation ('ultimate_col_value') on local variable 'ultimate_col_value' [23]  (0 ns)
	'add' operation ('add_ln1065') [35]  (0.853 ns)
	'getelementptr' operation ('traceback_V_addr_1') [37]  (0 ns)
	'load' operation ('traceback_V_load') on array 'traceback_V' [53]  (1.24 ns)

 <State 3>: 1.73ns
The critical path consists of the following:
	'load' operation ('traceback_V_load') on array 'traceback_V' [53]  (1.24 ns)
	'mux' operation ('tmp_1') [69]  (0.489 ns)

 <State 4>: 2.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1065') [70]  (0.446 ns)
	'select' operation ('ultimate_row_value') [76]  (0.449 ns)
	'icmp' operation ('icmp_ln1124', seq_align_multiple.cpp:1124) [78]  (0.991 ns)
	'or' operation ('or_ln1124', seq_align_multiple.cpp:1124) [80]  (0.287 ns)
	blocking operation 0.427 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
