
Buzzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004420  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  080045a8  080045a8  000145a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047a0  080047a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080047a0  080047a0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080047a0  080047a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047a0  080047a0  000147a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047a4  080047a4  000147a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080047a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  2000000c  080047b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  080047b4  00020300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd66  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a60  00000000  00000000  0002bde5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e28  00000000  00000000  0002d848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000add  00000000  00000000  0002e670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000281cb  00000000  00000000  0002f14d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cf68  00000000  00000000  00057318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9016  00000000  00000000  00064280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004074  00000000  00000000  0015d298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0016130c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004590 	.word	0x08004590

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004590 	.word	0x08004590

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba8:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <__NVIC_GetPriorityGrouping+0x18>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	0a1b      	lsrs	r3, r3, #8
 8000bae:	f003 0307 	and.w	r3, r3, #7
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	db0b      	blt.n	8000bea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	f003 021f 	and.w	r2, r3, #31
 8000bd8:	4907      	ldr	r1, [pc, #28]	; (8000bf8 <__NVIC_EnableIRQ+0x38>)
 8000bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bde:	095b      	lsrs	r3, r3, #5
 8000be0:	2001      	movs	r0, #1
 8000be2:	fa00 f202 	lsl.w	r2, r0, r2
 8000be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	e000e100 	.word	0xe000e100

08000bfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	6039      	str	r1, [r7, #0]
 8000c06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	db0a      	blt.n	8000c26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	b2da      	uxtb	r2, r3
 8000c14:	490c      	ldr	r1, [pc, #48]	; (8000c48 <__NVIC_SetPriority+0x4c>)
 8000c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1a:	0112      	lsls	r2, r2, #4
 8000c1c:	b2d2      	uxtb	r2, r2
 8000c1e:	440b      	add	r3, r1
 8000c20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c24:	e00a      	b.n	8000c3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4908      	ldr	r1, [pc, #32]	; (8000c4c <__NVIC_SetPriority+0x50>)
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	f003 030f 	and.w	r3, r3, #15
 8000c32:	3b04      	subs	r3, #4
 8000c34:	0112      	lsls	r2, r2, #4
 8000c36:	b2d2      	uxtb	r2, r2
 8000c38:	440b      	add	r3, r1
 8000c3a:	761a      	strb	r2, [r3, #24]
}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	e000e100 	.word	0xe000e100
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b089      	sub	sp, #36	; 0x24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	f003 0307 	and.w	r3, r3, #7
 8000c62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	f1c3 0307 	rsb	r3, r3, #7
 8000c6a:	2b04      	cmp	r3, #4
 8000c6c:	bf28      	it	cs
 8000c6e:	2304      	movcs	r3, #4
 8000c70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	3304      	adds	r3, #4
 8000c76:	2b06      	cmp	r3, #6
 8000c78:	d902      	bls.n	8000c80 <NVIC_EncodePriority+0x30>
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	3b03      	subs	r3, #3
 8000c7e:	e000      	b.n	8000c82 <NVIC_EncodePriority+0x32>
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c84:	f04f 32ff 	mov.w	r2, #4294967295
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	43da      	mvns	r2, r3
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	401a      	ands	r2, r3
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c98:	f04f 31ff 	mov.w	r1, #4294967295
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	43d9      	mvns	r1, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca8:	4313      	orrs	r3, r2
         );
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3724      	adds	r7, #36	; 0x24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000cc2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000cc4:	4907      	ldr	r1, [pc, #28]	; (8000ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000cce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
}
 8000cd8:	bf00      	nop
 8000cda:	3714      	adds	r7, #20
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000cf6:	4a0c      	ldr	r2, [pc, #48]	; (8000d28 <LL_DMA_EnableChannel+0x40>)
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	461a      	mov	r2, r3
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4413      	add	r3, r2
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4908      	ldr	r1, [pc, #32]	; (8000d28 <LL_DMA_EnableChannel+0x40>)
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	440a      	add	r2, r1
 8000d0c:	7812      	ldrb	r2, [r2, #0]
 8000d0e:	4611      	mov	r1, r2
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	440a      	add	r2, r1
 8000d14:	f043 0301 	orr.w	r3, r3, #1
 8000d18:	6013      	str	r3, [r2, #0]
}
 8000d1a:	bf00      	nop
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	080045a8 	.word	0x080045a8

08000d2c <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000d3a:	4a0c      	ldr	r2, [pc, #48]	; (8000d6c <LL_DMA_DisableChannel+0x40>)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	4413      	add	r3, r2
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	461a      	mov	r2, r3
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4413      	add	r3, r2
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4908      	ldr	r1, [pc, #32]	; (8000d6c <LL_DMA_DisableChannel+0x40>)
 8000d4c:	683a      	ldr	r2, [r7, #0]
 8000d4e:	440a      	add	r2, r1
 8000d50:	7812      	ldrb	r2, [r2, #0]
 8000d52:	4611      	mov	r1, r2
 8000d54:	68fa      	ldr	r2, [r7, #12]
 8000d56:	440a      	add	r2, r1
 8000d58:	f023 0301 	bic.w	r3, r3, #1
 8000d5c:	6013      	str	r3, [r2, #0]
}
 8000d5e:	bf00      	nop
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	080045a8 	.word	0x080045a8

08000d70 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b087      	sub	sp, #28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8000d80:	4a0e      	ldr	r2, [pc, #56]	; (8000dbc <LL_DMA_SetDataTransferDirection+0x4c>)
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d94:	f023 0310 	bic.w	r3, r3, #16
 8000d98:	4908      	ldr	r1, [pc, #32]	; (8000dbc <LL_DMA_SetDataTransferDirection+0x4c>)
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	440a      	add	r2, r1
 8000d9e:	7812      	ldrb	r2, [r2, #0]
 8000da0:	4611      	mov	r1, r2
 8000da2:	697a      	ldr	r2, [r7, #20]
 8000da4:	440a      	add	r2, r1
 8000da6:	4611      	mov	r1, r2
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8000dae:	bf00      	nop
 8000db0:	371c      	adds	r7, #28
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	080045a8 	.word	0x080045a8

08000dc0 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b087      	sub	sp, #28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8000dd0:	4a0d      	ldr	r2, [pc, #52]	; (8000e08 <LL_DMA_SetMode+0x48>)
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	4413      	add	r3, r2
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f023 0220 	bic.w	r2, r3, #32
 8000de4:	4908      	ldr	r1, [pc, #32]	; (8000e08 <LL_DMA_SetMode+0x48>)
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	440b      	add	r3, r1
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4619      	mov	r1, r3
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	440b      	add	r3, r1
 8000df2:	4619      	mov	r1, r3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	600b      	str	r3, [r1, #0]
             Mode);
}
 8000dfa:	bf00      	nop
 8000dfc:	371c      	adds	r7, #28
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	080045a8 	.word	0x080045a8

08000e0c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b087      	sub	sp, #28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8000e1c:	4a0d      	ldr	r2, [pc, #52]	; (8000e54 <LL_DMA_SetPeriphIncMode+0x48>)
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	4413      	add	r3, r2
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	461a      	mov	r2, r3
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	4413      	add	r3, r2
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000e30:	4908      	ldr	r1, [pc, #32]	; (8000e54 <LL_DMA_SetPeriphIncMode+0x48>)
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	440b      	add	r3, r1
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	440b      	add	r3, r1
 8000e3e:	4619      	mov	r1, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8000e46:	bf00      	nop
 8000e48:	371c      	adds	r7, #28
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	080045a8 	.word	0x080045a8

08000e58 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b087      	sub	sp, #28
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8000e68:	4a0d      	ldr	r2, [pc, #52]	; (8000ea0 <LL_DMA_SetMemoryIncMode+0x48>)
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	4413      	add	r3, r2
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000e7c:	4908      	ldr	r1, [pc, #32]	; (8000ea0 <LL_DMA_SetMemoryIncMode+0x48>)
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	440b      	add	r3, r1
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	4619      	mov	r1, r3
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	440b      	add	r3, r1
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8000e92:	bf00      	nop
 8000e94:	371c      	adds	r7, #28
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	080045a8 	.word	0x080045a8

08000ea4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b087      	sub	sp, #28
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8000eb4:	4a0d      	ldr	r2, [pc, #52]	; (8000eec <LL_DMA_SetPeriphSize+0x48>)
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	4413      	add	r3, r2
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000ec8:	4908      	ldr	r1, [pc, #32]	; (8000eec <LL_DMA_SetPeriphSize+0x48>)
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	440b      	add	r3, r1
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	440b      	add	r3, r1
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 8000ede:	bf00      	nop
 8000ee0:	371c      	adds	r7, #28
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	080045a8 	.word	0x080045a8

08000ef0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8000f00:	4a0d      	ldr	r2, [pc, #52]	; (8000f38 <LL_DMA_SetMemorySize+0x48>)
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	4413      	add	r3, r2
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8000f14:	4908      	ldr	r1, [pc, #32]	; (8000f38 <LL_DMA_SetMemorySize+0x48>)
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	440b      	add	r3, r1
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	440b      	add	r3, r1
 8000f22:	4619      	mov	r1, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8000f2a:	bf00      	nop
 8000f2c:	371c      	adds	r7, #28
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	080045a8 	.word	0x080045a8

08000f3c <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b087      	sub	sp, #28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8000f4c:	4a0d      	ldr	r2, [pc, #52]	; (8000f84 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	4413      	add	r3, r2
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	461a      	mov	r2, r3
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	4413      	add	r3, r2
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000f60:	4908      	ldr	r1, [pc, #32]	; (8000f84 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	440b      	add	r3, r1
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	440b      	add	r3, r1
 8000f6e:	4619      	mov	r1, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	600b      	str	r3, [r1, #0]
             Priority);
}
 8000f76:	bf00      	nop
 8000f78:	371c      	adds	r7, #28
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	080045a8 	.word	0x080045a8

08000f88 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b087      	sub	sp, #28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8000f98:	4a0d      	ldr	r2, [pc, #52]	; (8000fd0 <LL_DMA_SetDataLength+0x48>)
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	0c1b      	lsrs	r3, r3, #16
 8000faa:	041b      	lsls	r3, r3, #16
 8000fac:	4908      	ldr	r1, [pc, #32]	; (8000fd0 <LL_DMA_SetDataLength+0x48>)
 8000fae:	68ba      	ldr	r2, [r7, #8]
 8000fb0:	440a      	add	r2, r1
 8000fb2:	7812      	ldrb	r2, [r2, #0]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	697a      	ldr	r2, [r7, #20]
 8000fb8:	440a      	add	r2, r1
 8000fba:	4611      	mov	r1, r2
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8000fc2:	bf00      	nop
 8000fc4:	371c      	adds	r7, #28
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	080045a8 	.word	0x080045a8

08000fd4 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b087      	sub	sp, #28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
 8000fe0:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	617b      	str	r3, [r7, #20]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8000fe6:	6a3b      	ldr	r3, [r7, #32]
 8000fe8:	2b10      	cmp	r3, #16
 8000fea:	d114      	bne.n	8001016 <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress);
 8000fec:	4a17      	ldr	r2, [pc, #92]	; (800104c <LL_DMA_ConfigAddresses+0x78>)
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress);
 8001000:	4a12      	ldr	r2, [pc, #72]	; (800104c <LL_DMA_ConfigAddresses+0x78>)
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	4413      	add	r3, r2
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	4413      	add	r3, r2
 800100e:	461a      	mov	r2, r3
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
  }
}
 8001014:	e013      	b.n	800103e <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
 8001016:	4a0d      	ldr	r2, [pc, #52]	; (800104c <LL_DMA_ConfigAddresses+0x78>)
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	4413      	add	r3, r2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	4413      	add	r3, r2
 8001024:	461a      	mov	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
 800102a:	4a08      	ldr	r2, [pc, #32]	; (800104c <LL_DMA_ConfigAddresses+0x78>)
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	4413      	add	r3, r2
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	461a      	mov	r2, r3
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	4413      	add	r3, r2
 8001038:	461a      	mov	r2, r3
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	60d3      	str	r3, [r2, #12]
}
 800103e:	bf00      	nop
 8001040:	371c      	adds	r7, #28
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	080045a8 	.word	0x080045a8

08001050 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMA_REQUEST_6
  *         @arg @ref LL_DMA_REQUEST_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8001050:	b480      	push	{r7}
 8001052:	b089      	sub	sp, #36	; 0x24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	33a8      	adds	r3, #168	; 0xa8
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	210f      	movs	r1, #15
 8001068:	fa01 f303 	lsl.w	r3, r1, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	401a      	ands	r2, r3
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	210f      	movs	r1, #15
 8001076:	fa01 f303 	lsl.w	r3, r1, r3
 800107a:	61bb      	str	r3, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	fa93 f3a3 	rbit	r3, r3
 8001082:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	61fb      	str	r3, [r7, #28]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <LL_DMA_SetPeriphRequest+0x42>
  {
    return 32U;
 800108e:	2320      	movs	r3, #32
 8001090:	e003      	b.n	800109a <LL_DMA_SetPeriphRequest+0x4a>
  }
  return __builtin_clz(value);
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	fab3 f383 	clz	r3, r3
 8001098:	b2db      	uxtb	r3, r3
 800109a:	4619      	mov	r1, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	408b      	lsls	r3, r1
 80010a0:	68f9      	ldr	r1, [r7, #12]
 80010a2:	31a8      	adds	r1, #168	; 0xa8
 80010a4:	4313      	orrs	r3, r2
 80010a6:	600b      	str	r3, [r1, #0]
             DMA_CSELR_C1S << ((Channel) * 4U), PeriphRequest << DMA_POSITION_CSELR_CXS);
}
 80010a8:	bf00      	nop
 80010aa:	3724      	adds	r7, #36	; 0x24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80010c8:	d101      	bne.n	80010ce <LL_DMA_IsActiveFlag_TC6+0x1a>
 80010ca:	2301      	movs	r3, #1
 80010cc:	e000      	b.n	80010d0 <LL_DMA_IsActiveFlag_TC6+0x1c>
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <LL_DMA_IsActiveFlag_TE6>:
  * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80010ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80010f0:	d101      	bne.n	80010f6 <LL_DMA_IsActiveFlag_TE6+0x1a>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <LL_DMA_IsActiveFlag_TE6+0x1c>
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001112:	605a      	str	r2, [r3, #4]
}
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 800112e:	4a0c      	ldr	r2, [pc, #48]	; (8001160 <LL_DMA_EnableIT_TC+0x40>)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	4413      	add	r3, r2
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	461a      	mov	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4413      	add	r3, r2
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4908      	ldr	r1, [pc, #32]	; (8001160 <LL_DMA_EnableIT_TC+0x40>)
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	440a      	add	r2, r1
 8001144:	7812      	ldrb	r2, [r2, #0]
 8001146:	4611      	mov	r1, r2
 8001148:	68fa      	ldr	r2, [r7, #12]
 800114a:	440a      	add	r2, r1
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	6013      	str	r3, [r2, #0]
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	080045a8 	.word	0x080045a8

08001164 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 8001172:	4a0c      	ldr	r2, [pc, #48]	; (80011a4 <LL_DMA_EnableIT_TE+0x40>)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	4413      	add	r3, r2
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	461a      	mov	r2, r3
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4413      	add	r3, r2
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4908      	ldr	r1, [pc, #32]	; (80011a4 <LL_DMA_EnableIT_TE+0x40>)
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	440a      	add	r2, r1
 8001188:	7812      	ldrb	r2, [r2, #0]
 800118a:	4611      	mov	r1, r2
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	440a      	add	r2, r1
 8001190:	f043 0308 	orr.w	r3, r3, #8
 8001194:	6013      	str	r3, [r2, #0]
}
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	080045a8 	.word	0x080045a8

080011a8 <LL_DMA_DisableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 80011b6:	4a0c      	ldr	r2, [pc, #48]	; (80011e8 <LL_DMA_DisableIT_TC+0x40>)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	4413      	add	r3, r2
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4908      	ldr	r1, [pc, #32]	; (80011e8 <LL_DMA_DisableIT_TC+0x40>)
 80011c8:	683a      	ldr	r2, [r7, #0]
 80011ca:	440a      	add	r2, r1
 80011cc:	7812      	ldrb	r2, [r2, #0]
 80011ce:	4611      	mov	r1, r2
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	440a      	add	r2, r1
 80011d4:	f023 0302 	bic.w	r3, r3, #2
 80011d8:	6013      	str	r3, [r2, #0]
}
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	080045a8 	.word	0x080045a8

080011ec <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f043 0201 	orr.w	r2, r3, #1
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	601a      	str	r2, [r3, #0]
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a1a      	ldr	r2, [r3, #32]
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	431a      	orrs	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	621a      	str	r2, [r3, #32]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <LL_TIM_EnableDMAReq_CC1>:
  * @rmtoll DIER         CC1DE         LL_TIM_EnableDMAReq_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	60da      	str	r2, [r3, #12]
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <enable_timer3>:
 *  Created on: Mar 14, 2024
 *      Author: patry
 */
#include "main.h"

void enable_timer3(){
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	LL_TIM_EnableDMAReq_CC1(TIM3);
 8001254:	4805      	ldr	r0, [pc, #20]	; (800126c <enable_timer3+0x1c>)
 8001256:	f7ff ffea 	bl	800122e <LL_TIM_EnableDMAReq_CC1>
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
 800125a:	2101      	movs	r1, #1
 800125c:	4803      	ldr	r0, [pc, #12]	; (800126c <enable_timer3+0x1c>)
 800125e:	f7ff ffd5 	bl	800120c <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableCounter(TIM3);
 8001262:	4802      	ldr	r0, [pc, #8]	; (800126c <enable_timer3+0x1c>)
 8001264:	f7ff ffc2 	bl	80011ec <LL_TIM_EnableCounter>

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40000400 	.word	0x40000400

08001270 <generate_signal>:


void generate_signal(uint8_t* data, uint32_t data_length){
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af02      	add	r7, sp, #8
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
	LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6, (uint32_t)data, (uint32_t)&TIM3->CCR1, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	2310      	movs	r3, #16
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <generate_signal+0x3c>)
 8001282:	2105      	movs	r1, #5
 8001284:	480a      	ldr	r0, [pc, #40]	; (80012b0 <generate_signal+0x40>)
 8001286:	f7ff fea5 	bl	8000fd4 <LL_DMA_ConfigAddresses>
	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, data_length);
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	2105      	movs	r1, #5
 800128e:	4808      	ldr	r0, [pc, #32]	; (80012b0 <generate_signal+0x40>)
 8001290:	f7ff fe7a 	bl	8000f88 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 8001294:	2105      	movs	r1, #5
 8001296:	4806      	ldr	r0, [pc, #24]	; (80012b0 <generate_signal+0x40>)
 8001298:	f7ff ff42 	bl	8001120 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 800129c:	2105      	movs	r1, #5
 800129e:	4804      	ldr	r0, [pc, #16]	; (80012b0 <generate_signal+0x40>)
 80012a0:	f7ff fd22 	bl	8000ce8 <LL_DMA_EnableChannel>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40000434 	.word	0x40000434
 80012b0:	40020000 	.word	0x40020000

080012b4 <dma_init>:


void dma_init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f7ff fcfd 	bl	8000cb8 <LL_AHB1_GRP1_EnableClock>
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80012be:	f7ff fc71 	bl	8000ba4 <__NVIC_GetPriorityGrouping>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2200      	movs	r2, #0
 80012c6:	2100      	movs	r1, #0
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fcc1 	bl	8000c50 <NVIC_EncodePriority>
 80012ce:	4603      	mov	r3, r0
 80012d0:	4619      	mov	r1, r3
 80012d2:	2010      	movs	r0, #16
 80012d4:	f7ff fc92 	bl	8000bfc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80012d8:	2010      	movs	r0, #16
 80012da:	f7ff fc71 	bl	8000bc0 <__NVIC_EnableIRQ>

  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMA_REQUEST_5);
 80012de:	2205      	movs	r2, #5
 80012e0:	2105      	movs	r1, #5
 80012e2:	4816      	ldr	r0, [pc, #88]	; (800133c <dma_init+0x88>)
 80012e4:	f7ff feb4 	bl	8001050 <LL_DMA_SetPeriphRequest>
	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80012e8:	2210      	movs	r2, #16
 80012ea:	2105      	movs	r1, #5
 80012ec:	4813      	ldr	r0, [pc, #76]	; (800133c <dma_init+0x88>)
 80012ee:	f7ff fd3f 	bl	8000d70 <LL_DMA_SetDataTransferDirection>
	LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2105      	movs	r1, #5
 80012f6:	4811      	ldr	r0, [pc, #68]	; (800133c <dma_init+0x88>)
 80012f8:	f7ff fe20 	bl	8000f3c <LL_DMA_SetChannelPriorityLevel>
	LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2105      	movs	r1, #5
 8001300:	480e      	ldr	r0, [pc, #56]	; (800133c <dma_init+0x88>)
 8001302:	f7ff fd5d 	bl	8000dc0 <LL_DMA_SetMode>
	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8001306:	2200      	movs	r2, #0
 8001308:	2105      	movs	r1, #5
 800130a:	480c      	ldr	r0, [pc, #48]	; (800133c <dma_init+0x88>)
 800130c:	f7ff fd7e 	bl	8000e0c <LL_DMA_SetPeriphIncMode>
	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001310:	2280      	movs	r2, #128	; 0x80
 8001312:	2105      	movs	r1, #5
 8001314:	4809      	ldr	r0, [pc, #36]	; (800133c <dma_init+0x88>)
 8001316:	f7ff fd9f 	bl	8000e58 <LL_DMA_SetMemoryIncMode>
	LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_HALFWORD);
 800131a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800131e:	2105      	movs	r1, #5
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <dma_init+0x88>)
 8001322:	f7ff fdbf 	bl	8000ea4 <LL_DMA_SetPeriphSize>
	LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8001326:	2200      	movs	r2, #0
 8001328:	2105      	movs	r1, #5
 800132a:	4804      	ldr	r0, [pc, #16]	; (800133c <dma_init+0x88>)
 800132c:	f7ff fde0 	bl	8000ef0 <LL_DMA_SetMemorySize>

	LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_6);
 8001330:	2105      	movs	r1, #5
 8001332:	4802      	ldr	r0, [pc, #8]	; (800133c <dma_init+0x88>)
 8001334:	f7ff ff16 	bl	8001164 <LL_DMA_EnableIT_TE>

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40020000 	.word	0x40020000

08001340 <DMA1_Channel6_IRQHandler>:

void DMA1_Channel6_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0

	if(LL_DMA_IsActiveFlag_TC6(DMA1) == 1)
 8001344:	480b      	ldr	r0, [pc, #44]	; (8001374 <DMA1_Channel6_IRQHandler+0x34>)
 8001346:	f7ff feb5 	bl	80010b4 <LL_DMA_IsActiveFlag_TC6>
 800134a:	4603      	mov	r3, r0
 800134c:	2b01      	cmp	r3, #1
 800134e:	d10b      	bne.n	8001368 <DMA1_Channel6_IRQHandler+0x28>
	{
		LL_DMA_ClearFlag_TC6(DMA1);
 8001350:	4808      	ldr	r0, [pc, #32]	; (8001374 <DMA1_Channel6_IRQHandler+0x34>)
 8001352:	f7ff fed7 	bl	8001104 <LL_DMA_ClearFlag_TC6>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001356:	2105      	movs	r1, #5
 8001358:	4806      	ldr	r0, [pc, #24]	; (8001374 <DMA1_Channel6_IRQHandler+0x34>)
 800135a:	f7ff fce7 	bl	8000d2c <LL_DMA_DisableChannel>
		LL_DMA_DisableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 800135e:	2105      	movs	r1, #5
 8001360:	4804      	ldr	r0, [pc, #16]	; (8001374 <DMA1_Channel6_IRQHandler+0x34>)
 8001362:	f7ff ff21 	bl	80011a8 <LL_DMA_DisableIT_TC>
	}
	else if(LL_DMA_IsActiveFlag_TE6(DMA1)){
		//nananana
	}

}
 8001366:	e002      	b.n	800136e <DMA1_Channel6_IRQHandler+0x2e>
	else if(LL_DMA_IsActiveFlag_TE6(DMA1)){
 8001368:	4802      	ldr	r0, [pc, #8]	; (8001374 <DMA1_Channel6_IRQHandler+0x34>)
 800136a:	f7ff feb7 	bl	80010dc <LL_DMA_IsActiveFlag_TE6>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40020000 	.word	0x40020000

08001378 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <LL_RCC_MSI_Enable+0x1c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a04      	ldr	r2, [pc, #16]	; (8001394 <LL_RCC_MSI_Enable+0x1c>)
 8001382:	f043 0301 	orr.w	r3, r3, #1
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000

08001398 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 800139c:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <LL_RCC_MSI_IsReady+0x20>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0302 	and.w	r3, r3, #2
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d101      	bne.n	80013ac <LL_RCC_MSI_IsReady+0x14>
 80013a8:	2301      	movs	r3, #1
 80013aa:	e000      	b.n	80013ae <LL_RCC_MSI_IsReady+0x16>
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	40021000 	.word	0x40021000

080013bc <LL_RCC_MSI_EnableRangeSelection>:
  *       MSISRANGE
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a04      	ldr	r2, [pc, #16]	; (80013d8 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 80013c6:	f043 0308 	orr.w	r3, r3, #8
 80013ca:	6013      	str	r3, [r2, #0]
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	40021000 	.word	0x40021000

080013dc <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80013e4:	4b06      	ldr	r3, [pc, #24]	; (8001400 <LL_RCC_MSI_SetRange+0x24>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013ec:	4904      	ldr	r1, [pc, #16]	; (8001400 <LL_RCC_MSI_SetRange+0x24>)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	600b      	str	r3, [r1, #0]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40021000 	.word	0x40021000

08001404 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800140c:	4b07      	ldr	r3, [pc, #28]	; (800142c <LL_RCC_MSI_SetCalibTrimming+0x28>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	021b      	lsls	r3, r3, #8
 8001418:	4904      	ldr	r1, [pc, #16]	; (800142c <LL_RCC_MSI_SetCalibTrimming+0x28>)
 800141a:	4313      	orrs	r3, r2
 800141c:	604b      	str	r3, [r1, #4]
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40021000 	.word	0x40021000

08001430 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <LL_RCC_SetSysClkSource+0x24>)
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f023 0203 	bic.w	r2, r3, #3
 8001440:	4904      	ldr	r1, [pc, #16]	; (8001454 <LL_RCC_SetSysClkSource+0x24>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4313      	orrs	r3, r2
 8001446:	608b      	str	r3, [r1, #8]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	40021000 	.word	0x40021000

08001458 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800145c:	4b04      	ldr	r3, [pc, #16]	; (8001470 <LL_RCC_GetSysClkSource+0x18>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 030c 	and.w	r3, r3, #12
}
 8001464:	4618      	mov	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	40021000 	.word	0x40021000

08001474 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <LL_RCC_SetAHBPrescaler+0x24>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001484:	4904      	ldr	r1, [pc, #16]	; (8001498 <LL_RCC_SetAHBPrescaler+0x24>)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4313      	orrs	r3, r2
 800148a:	608b      	str	r3, [r1, #8]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	40021000 	.word	0x40021000

0800149c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014ac:	4904      	ldr	r1, [pc, #16]	; (80014c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	608b      	str	r3, [r1, #8]
}
 80014b4:	bf00      	nop
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	40021000 	.word	0x40021000

080014c4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014d4:	4904      	ldr	r1, [pc, #16]	; (80014e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4313      	orrs	r3, r2
 80014da:	608b      	str	r3, [r1, #8]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	40021000 	.word	0x40021000

080014ec <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <LL_RCC_PLL_Enable+0x1c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <LL_RCC_PLL_Enable+0x1c>)
 80014f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014fa:	6013      	str	r3, [r2, #0]
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40021000 	.word	0x40021000

0800150c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8001510:	4b07      	ldr	r3, [pc, #28]	; (8001530 <LL_RCC_PLL_IsReady+0x24>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001518:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800151c:	d101      	bne.n	8001522 <LL_RCC_PLL_IsReady+0x16>
 800151e:	2301      	movs	r3, #1
 8001520:	e000      	b.n	8001524 <LL_RCC_PLL_IsReady+0x18>
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40021000 	.word	0x40021000

08001534 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
 8001540:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001542:	4b0a      	ldr	r3, [pc, #40]	; (800156c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001544:	68da      	ldr	r2, [r3, #12]
 8001546:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001548:	4013      	ands	r3, r2
 800154a:	68f9      	ldr	r1, [r7, #12]
 800154c:	68ba      	ldr	r2, [r7, #8]
 800154e:	4311      	orrs	r1, r2
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	0212      	lsls	r2, r2, #8
 8001554:	4311      	orrs	r1, r2
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	430a      	orrs	r2, r1
 800155a:	4904      	ldr	r1, [pc, #16]	; (800156c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800155c:	4313      	orrs	r3, r2
 800155e:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8001560:	bf00      	nop
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	40021000 	.word	0x40021000
 8001570:	f9ff808c 	.word	0xf9ff808c

08001574 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001578:	4b05      	ldr	r3, [pc, #20]	; (8001590 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	4a04      	ldr	r2, [pc, #16]	; (8001590 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800157e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001582:	60d3      	str	r3, [r2, #12]
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000

08001594 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800159c:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800159e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015a0:	4907      	ldr	r1, [pc, #28]	; (80015c0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015a8:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80015aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4013      	ands	r3, r2
 80015b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015b2:	68fb      	ldr	r3, [r7, #12]
}
 80015b4:	bf00      	nop
 80015b6:	3714      	adds	r7, #20
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	40021000 	.word	0x40021000

080015c4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80015cc:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80015ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80015d0:	4907      	ldr	r1, [pc, #28]	; (80015f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80015d8:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80015da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4013      	ands	r3, r2
 80015e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015e2:	68fb      	ldr	r3, [r7, #12]
}
 80015e4:	bf00      	nop
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	40021000 	.word	0x40021000

080015f4 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <LL_FLASH_SetLatency+0x24>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f023 0207 	bic.w	r2, r3, #7
 8001604:	4904      	ldr	r1, [pc, #16]	; (8001618 <LL_FLASH_SetLatency+0x24>)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4313      	orrs	r3, r2
 800160a:	600b      	str	r3, [r1, #0]
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	40022000 	.word	0x40022000

0800161c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001620:	4b04      	ldr	r3, [pc, #16]	; (8001634 <LL_FLASH_GetLatency+0x18>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0307 	and.w	r3, r3, #7
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40022000 	.word	0x40022000

08001638 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001648:	4904      	ldr	r1, [pc, #16]	; (800165c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4313      	orrs	r3, r2
 800164e:	600b      	str	r3, [r1, #0]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	40007000 	.word	0x40007000

08001660 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll SR2          VOSF          LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL);
 8001664:	4b07      	ldr	r3, [pc, #28]	; (8001684 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800166c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001670:	d101      	bne.n	8001676 <LL_PWR_IsActiveFlag_VOS+0x16>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <LL_PWR_IsActiveFlag_VOS+0x18>
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40007000 	.word	0x40007000

08001688 <LL_TIM_EnableCounter>:
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f043 0201 	orr.w	r2, r3, #1
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	601a      	str	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <LL_TIM_SetCounterMode>:
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	431a      	orrs	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	601a      	str	r2, [r3, #0]
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <LL_TIM_DisableARRPreload>:
{
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	601a      	str	r2, [r3, #0]
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <LL_TIM_SetAutoReload>:
{
 80016ee:	b480      	push	{r7}
 80016f0:	b083      	sub	sp, #12
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
 80016f6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	683a      	ldr	r2, [r7, #0]
 80016fc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
	...

0800170c <LL_TIM_OC_DisableFast>:
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d028      	beq.n	800176e <LL_TIM_OC_DisableFast+0x62>
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	2b04      	cmp	r3, #4
 8001720:	d023      	beq.n	800176a <LL_TIM_OC_DisableFast+0x5e>
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	2b10      	cmp	r3, #16
 8001726:	d01e      	beq.n	8001766 <LL_TIM_OC_DisableFast+0x5a>
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	2b40      	cmp	r3, #64	; 0x40
 800172c:	d019      	beq.n	8001762 <LL_TIM_OC_DisableFast+0x56>
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001734:	d013      	beq.n	800175e <LL_TIM_OC_DisableFast+0x52>
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800173c:	d00d      	beq.n	800175a <LL_TIM_OC_DisableFast+0x4e>
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001744:	d007      	beq.n	8001756 <LL_TIM_OC_DisableFast+0x4a>
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800174c:	d101      	bne.n	8001752 <LL_TIM_OC_DisableFast+0x46>
 800174e:	2307      	movs	r3, #7
 8001750:	e00e      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 8001752:	2308      	movs	r3, #8
 8001754:	e00c      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 8001756:	2306      	movs	r3, #6
 8001758:	e00a      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 800175a:	2305      	movs	r3, #5
 800175c:	e008      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 800175e:	2304      	movs	r3, #4
 8001760:	e006      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 8001762:	2303      	movs	r3, #3
 8001764:	e004      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 8001766:	2302      	movs	r3, #2
 8001768:	e002      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <LL_TIM_OC_DisableFast+0x64>
 800176e:	2300      	movs	r3, #0
 8001770:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3318      	adds	r3, #24
 8001776:	4619      	mov	r1, r3
 8001778:	7bfb      	ldrb	r3, [r7, #15]
 800177a:	4a0b      	ldr	r2, [pc, #44]	; (80017a8 <LL_TIM_OC_DisableFast+0x9c>)
 800177c:	5cd3      	ldrb	r3, [r2, r3]
 800177e:	440b      	add	r3, r1
 8001780:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	4908      	ldr	r1, [pc, #32]	; (80017ac <LL_TIM_OC_DisableFast+0xa0>)
 800178a:	5ccb      	ldrb	r3, [r1, r3]
 800178c:	4619      	mov	r1, r3
 800178e:	2304      	movs	r3, #4
 8001790:	408b      	lsls	r3, r1
 8001792:	43db      	mvns	r3, r3
 8001794:	401a      	ands	r2, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	601a      	str	r2, [r3, #0]
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	080045b0 	.word	0x080045b0
 80017ac:	080045bc 	.word	0x080045bc

080017b0 <LL_TIM_OC_EnablePreload>:
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d028      	beq.n	8001812 <LL_TIM_OC_EnablePreload+0x62>
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	d023      	beq.n	800180e <LL_TIM_OC_EnablePreload+0x5e>
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2b10      	cmp	r3, #16
 80017ca:	d01e      	beq.n	800180a <LL_TIM_OC_EnablePreload+0x5a>
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	2b40      	cmp	r3, #64	; 0x40
 80017d0:	d019      	beq.n	8001806 <LL_TIM_OC_EnablePreload+0x56>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017d8:	d013      	beq.n	8001802 <LL_TIM_OC_EnablePreload+0x52>
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017e0:	d00d      	beq.n	80017fe <LL_TIM_OC_EnablePreload+0x4e>
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017e8:	d007      	beq.n	80017fa <LL_TIM_OC_EnablePreload+0x4a>
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017f0:	d101      	bne.n	80017f6 <LL_TIM_OC_EnablePreload+0x46>
 80017f2:	2307      	movs	r3, #7
 80017f4:	e00e      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 80017f6:	2308      	movs	r3, #8
 80017f8:	e00c      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 80017fa:	2306      	movs	r3, #6
 80017fc:	e00a      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 80017fe:	2305      	movs	r3, #5
 8001800:	e008      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 8001802:	2304      	movs	r3, #4
 8001804:	e006      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 8001806:	2303      	movs	r3, #3
 8001808:	e004      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 800180a:	2302      	movs	r3, #2
 800180c:	e002      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 800180e:	2301      	movs	r3, #1
 8001810:	e000      	b.n	8001814 <LL_TIM_OC_EnablePreload+0x64>
 8001812:	2300      	movs	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	3318      	adds	r3, #24
 800181a:	4619      	mov	r1, r3
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <LL_TIM_OC_EnablePreload+0x98>)
 8001820:	5cd3      	ldrb	r3, [r2, r3]
 8001822:	440b      	add	r3, r1
 8001824:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	7bfb      	ldrb	r3, [r7, #15]
 800182c:	4907      	ldr	r1, [pc, #28]	; (800184c <LL_TIM_OC_EnablePreload+0x9c>)
 800182e:	5ccb      	ldrb	r3, [r1, r3]
 8001830:	4619      	mov	r1, r3
 8001832:	2308      	movs	r3, #8
 8001834:	408b      	lsls	r3, r1
 8001836:	431a      	orrs	r2, r3
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	601a      	str	r2, [r3, #0]
}
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	080045b0 	.word	0x080045b0
 800184c:	080045bc 	.word	0x080045bc

08001850 <LL_TIM_DisableExternalClock>:
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	609a      	str	r2, [r3, #8]
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <LL_TIM_SetClockSource>:
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8001882:	f023 0307 	bic.w	r3, r3, #7
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	431a      	orrs	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	609a      	str	r2, [r3, #8]
}
 800188e:	bf00      	nop
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <LL_TIM_SetTriggerOutput>:
{
 800189a:	b480      	push	{r7}
 800189c:	b083      	sub	sp, #12
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	605a      	str	r2, [r3, #4]
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <LL_TIM_DisableMasterSlaveMode>:
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	609a      	str	r2, [r3, #8]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <LL_TIM_ConfigETR>:
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
 80018ec:	603b      	str	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f423 423f 	bic.w	r2, r3, #48896	; 0xbf00
 80018f6:	68b9      	ldr	r1, [r7, #8]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4319      	orrs	r1, r3
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	430b      	orrs	r3, r1
 8001900:	431a      	orrs	r2, r3
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	609a      	str	r2, [r3, #8]
}
 8001906:	bf00      	nop
 8001908:	3714      	adds	r7, #20
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <LL_TIM_SetOCRefClearInputSource>:
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f023 0208 	bic.w	r2, r3, #8
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	431a      	orrs	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	609a      	str	r2, [r3, #8]
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <LL_TIM_ClearFlag_UPDATE>:
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f06f 0201 	mvn.w	r2, #1
 8001946:	611a      	str	r2, [r3, #16]
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	2b01      	cmp	r3, #1
 8001966:	d101      	bne.n	800196c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8001968:	2301      	movs	r3, #1
 800196a:	e000      	b.n	800196e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	f043 0201 	orr.w	r2, r3, #1
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	615a      	str	r2, [r3, #20]
}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ba:	f000 fc4c 	bl	8002256 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019be:	f000 f811 	bl	80019e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019c2:	f000 f94f 	bl	8001c64 <MX_GPIO_Init>
  MX_TIM6_Init();
 80019c6:	f000 f8e1 	bl	8001b8c <MX_TIM6_Init>
  MX_TIM3_Init();
 80019ca:	f000 f863 	bl	8001a94 <MX_TIM3_Init>
  MX_TIM7_Init();
 80019ce:	f000 f911 	bl	8001bf4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  	  dma_init();
 80019d2:	f7ff fc6f 	bl	80012b4 <dma_init>
  	  enable_timer3();
 80019d6:	f7ff fc3b 	bl	8001250 <enable_timer3>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	LedTest(2);
 80019da:	2002      	movs	r0, #2
 80019dc:	f000 faf2 	bl	8001fc4 <LedTest>
 80019e0:	e7fb      	b.n	80019da <main+0x24>
	...

080019e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 80019e8:	2001      	movs	r0, #1
 80019ea:	f7ff fe03 	bl	80015f4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 80019ee:	bf00      	nop
 80019f0:	f7ff fe14 	bl	800161c <LL_FLASH_GetLatency>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d1fa      	bne.n	80019f0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80019fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019fe:	f7ff fe1b 	bl	8001638 <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS() != 0)
 8001a02:	bf00      	nop
 8001a04:	f7ff fe2c 	bl	8001660 <LL_PWR_IsActiveFlag_VOS>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1fa      	bne.n	8001a04 <SystemClock_Config+0x20>
  {
  }
  LL_RCC_MSI_Enable();
 8001a0e:	f7ff fcb3 	bl	8001378 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 8001a12:	bf00      	nop
 8001a14:	f7ff fcc0 	bl	8001398 <LL_RCC_MSI_IsReady>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d1fa      	bne.n	8001a14 <SystemClock_Config+0x30>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 8001a1e:	f7ff fccd 	bl	80013bc <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 8001a22:	2060      	movs	r0, #96	; 0x60
 8001a24:	f7ff fcda 	bl	80013dc <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f7ff fceb 	bl	8001404 <LL_RCC_MSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 16, LL_RCC_PLLR_DIV_2);
 8001a2e:	2300      	movs	r3, #0
 8001a30:	2210      	movs	r2, #16
 8001a32:	2100      	movs	r1, #0
 8001a34:	2001      	movs	r0, #1
 8001a36:	f7ff fd7d 	bl	8001534 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8001a3a:	f7ff fd9b 	bl	8001574 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8001a3e:	f7ff fd55 	bl	80014ec <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001a42:	bf00      	nop
 8001a44:	f7ff fd62 	bl	800150c <LL_RCC_PLL_IsReady>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d1fa      	bne.n	8001a44 <SystemClock_Config+0x60>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001a4e:	2003      	movs	r0, #3
 8001a50:	f7ff fcee 	bl	8001430 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001a54:	bf00      	nop
 8001a56:	f7ff fcff 	bl	8001458 <LL_RCC_GetSysClkSource>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b0c      	cmp	r3, #12
 8001a5e:	d1fa      	bne.n	8001a56 <SystemClock_Config+0x72>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001a60:	2000      	movs	r0, #0
 8001a62:	f7ff fd07 	bl	8001474 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001a66:	2000      	movs	r0, #0
 8001a68:	f7ff fd18 	bl	800149c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001a6c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a70:	f7ff fd28 	bl	80014c4 <LL_RCC_SetAPB2Prescaler>
  LL_SetSystemCoreClock(32000000);
 8001a74:	4806      	ldr	r0, [pc, #24]	; (8001a90 <SystemClock_Config+0xac>)
 8001a76:	f001 fcaf 	bl	80033d8 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001a7a:	200f      	movs	r0, #15
 8001a7c:	f000 fc04 	bl	8002288 <HAL_InitTick>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a86:	f000 fb37 	bl	80020f8 <Error_Handler>
  }
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	01e84800 	.word	0x01e84800

08001a94 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b094      	sub	sp, #80	; 0x50
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001a9a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
 8001aa4:	609a      	str	r2, [r3, #8]
 8001aa6:	60da      	str	r2, [r3, #12]
 8001aa8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001aaa:	f107 031c 	add.w	r3, r7, #28
 8001aae:	2220      	movs	r2, #32
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f001 fca0 	bl	80033f8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
 8001ac4:	611a      	str	r2, [r3, #16]
 8001ac6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001ac8:	2002      	movs	r0, #2
 8001aca:	f7ff fd7b 	bl	80015c4 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 32-LL_TIM_IC_FILTER_FDIV1_N2;
 8001ad6:	4b2b      	ldr	r3, [pc, #172]	; (8001b84 <MX_TIM3_Init+0xf0>)
 8001ad8:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001ada:	2300      	movs	r3, #0
 8001adc:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001ade:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4828      	ldr	r0, [pc, #160]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001ae6:	f001 f8c7 	bl	8002c78 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001aea:	4827      	ldr	r0, [pc, #156]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001aec:	f7ff fdef 	bl	80016ce <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001af0:	2100      	movs	r1, #0
 8001af2:	4825      	ldr	r0, [pc, #148]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001af4:	f7ff febc 	bl	8001870 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8001af8:	2101      	movs	r1, #1
 8001afa:	4823      	ldr	r0, [pc, #140]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001afc:	f7ff fe58 	bl	80017b0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001b00:	2360      	movs	r3, #96	; 0x60
 8001b02:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001b04:	2300      	movs	r3, #0
 8001b06:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	461a      	mov	r2, r3
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	481a      	ldr	r0, [pc, #104]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001b1e:	f001 f93f 	bl	8002da0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8001b22:	2101      	movs	r1, #1
 8001b24:	4818      	ldr	r0, [pc, #96]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001b26:	f7ff fdf1 	bl	800170c <LL_TIM_OC_DisableFast>
  LL_TIM_SetOCRefClearInputSource(TIM3, LL_TIM_OCREF_CLR_INT_NC);
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4816      	ldr	r0, [pc, #88]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001b2e:	f7ff fef0 	bl	8001912 <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM3);
 8001b32:	4815      	ldr	r0, [pc, #84]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001b34:	f7ff fe8c 	bl	8001850 <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM3, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 8001b38:	2300      	movs	r3, #0
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4812      	ldr	r0, [pc, #72]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001b40:	f7ff fece 	bl	80018e0 <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001b44:	2100      	movs	r1, #0
 8001b46:	4810      	ldr	r0, [pc, #64]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001b48:	f7ff fea7 	bl	800189a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001b4c:	480e      	ldr	r0, [pc, #56]	; (8001b88 <MX_TIM3_Init+0xf4>)
 8001b4e:	f7ff feb7 	bl	80018c0 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001b52:	2001      	movs	r0, #1
 8001b54:	f7ff fd1e 	bl	8001594 <LL_AHB2_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PA6   ------> TIM3_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001b58:	2340      	movs	r3, #64	; 0x40
 8001b5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b70:	1d3b      	adds	r3, r7, #4
 8001b72:	4619      	mov	r1, r3
 8001b74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b78:	f000 ff7f 	bl	8002a7a <LL_GPIO_Init>

}
 8001b7c:	bf00      	nop
 8001b7e:	3750      	adds	r7, #80	; 0x50
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	fff00020 	.word	0xfff00020
 8001b88:	40000400 	.word	0x40000400

08001b8c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8001ba0:	2010      	movs	r0, #16
 8001ba2:	f7ff fd0f 	bl	80015c4 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 31;
 8001ba6:	231f      	movs	r3, #31
 8001ba8:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8001bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb2:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8001bb4:	1d3b      	adds	r3, r7, #4
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480d      	ldr	r0, [pc, #52]	; (8001bf0 <MX_TIM6_Init+0x64>)
 8001bba:	f001 f85d 	bl	8002c78 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8001bbe:	480c      	ldr	r0, [pc, #48]	; (8001bf0 <MX_TIM6_Init+0x64>)
 8001bc0:	f7ff fd85 	bl	80016ce <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	480a      	ldr	r0, [pc, #40]	; (8001bf0 <MX_TIM6_Init+0x64>)
 8001bc8:	f7ff fe67 	bl	800189a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8001bcc:	4808      	ldr	r0, [pc, #32]	; (8001bf0 <MX_TIM6_Init+0x64>)
 8001bce:	f7ff fe77 	bl	80018c0 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */
 // LL_TIM_SetClockSource(TIM6, LL_TIM_CLOCKSOURCE_INTERNAL);
  LL_TIM_SetCounterMode(TIM6, LL_TIM_COUNTERMODE_UP);
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4806      	ldr	r0, [pc, #24]	; (8001bf0 <MX_TIM6_Init+0x64>)
 8001bd6:	f7ff fd67 	bl	80016a8 <LL_TIM_SetCounterMode>
  LL_TIM_ClearFlag_UPDATE(TIM6);
 8001bda:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <MX_TIM6_Init+0x64>)
 8001bdc:	f7ff feac 	bl	8001938 <LL_TIM_ClearFlag_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8001be0:	4803      	ldr	r0, [pc, #12]	; (8001bf0 <MX_TIM6_Init+0x64>)
 8001be2:	f7ff fd51 	bl	8001688 <LL_TIM_EnableCounter>

  /* USER CODE END TIM6_Init 2 */

}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40001000 	.word	0x40001000

08001bf4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001c04:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <MX_TIM7_Init+0x68>)
 8001c06:	4a16      	ldr	r2, [pc, #88]	; (8001c60 <MX_TIM7_Init+0x6c>)
 8001c08:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 32000-1;
 8001c0a:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <MX_TIM7_Init+0x68>)
 8001c0c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001c10:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c12:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <MX_TIM7_Init+0x68>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8001c18:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <MX_TIM7_Init+0x68>)
 8001c1a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c1e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c20:	4b0e      	ldr	r3, [pc, #56]	; (8001c5c <MX_TIM7_Init+0x68>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001c26:	480d      	ldr	r0, [pc, #52]	; (8001c5c <MX_TIM7_Init+0x68>)
 8001c28:	f000 fc63 	bl	80024f2 <HAL_TIM_Base_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001c32:	f000 fa61 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c36:	2300      	movs	r3, #0
 8001c38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001c3e:	1d3b      	adds	r3, r7, #4
 8001c40:	4619      	mov	r1, r3
 8001c42:	4806      	ldr	r0, [pc, #24]	; (8001c5c <MX_TIM7_Init+0x68>)
 8001c44:	f000 fd46 	bl	80026d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001c4e:	f000 fa53 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000028 	.word	0x20000028
 8001c60:	40001400 	.word	0x40001400

08001c64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6a:	463b      	mov	r3, r7
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
 8001c78:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 8001c7a:	2080      	movs	r0, #128	; 0x80
 8001c7c:	f7ff fc8a 	bl	8001594 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001c80:	2001      	movs	r0, #1
 8001c82:	f7ff fc87 	bl	8001594 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001c86:	2004      	movs	r0, #4
 8001c88:	f7ff fc84 	bl	8001594 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(test_GPIO_Port, test_Pin);
 8001c8c:	2120      	movs	r1, #32
 8001c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c92:	f7ff fe82 	bl	800199a <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Led_GPIO_Port, Led_Pin);
 8001c96:	2180      	movs	r1, #128	; 0x80
 8001c98:	4812      	ldr	r0, [pc, #72]	; (8001ce4 <MX_GPIO_Init+0x80>)
 8001c9a:	f7ff fe7e 	bl	800199a <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = test_Pin;
 8001c9e:	2320      	movs	r3, #32
 8001ca0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(test_GPIO_Port, &GPIO_InitStruct);
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cba:	f000 fede 	bl	8002a7a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Led_Pin;
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8001cd2:	463b      	mov	r3, r7
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4803      	ldr	r0, [pc, #12]	; (8001ce4 <MX_GPIO_Init+0x80>)
 8001cd8:	f000 fecf 	bl	8002a7a <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cdc:	bf00      	nop
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	48000800 	.word	0x48000800

08001ce8 <Damian_Marudzi>:

/* USER CODE BEGIN 4 */

void Damian_Marudzi(uint32_t czas)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
	LL_TIM_GenerateEvent_UPDATE(TIM6);
 8001cf0:	480a      	ldr	r0, [pc, #40]	; (8001d1c <Damian_Marudzi+0x34>)
 8001cf2:	f7ff fe42 	bl	800197a <LL_TIM_GenerateEvent_UPDATE>
	LL_TIM_ClearFlag_UPDATE(TIM6);
 8001cf6:	4809      	ldr	r0, [pc, #36]	; (8001d1c <Damian_Marudzi+0x34>)
 8001cf8:	f7ff fe1e 	bl	8001938 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_SetAutoReload(TIM6, czas);
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	4807      	ldr	r0, [pc, #28]	; (8001d1c <Damian_Marudzi+0x34>)
 8001d00:	f7ff fcf5 	bl	80016ee <LL_TIM_SetAutoReload>
	while(LL_TIM_IsActiveFlag_UPDATE(TIM6) == 0);
 8001d04:	bf00      	nop
 8001d06:	4805      	ldr	r0, [pc, #20]	; (8001d1c <Damian_Marudzi+0x34>)
 8001d08:	f7ff fe24 	bl	8001954 <LL_TIM_IsActiveFlag_UPDATE>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0f9      	beq.n	8001d06 <Damian_Marudzi+0x1e>
}
 8001d12:	bf00      	nop
 8001d14:	bf00      	nop
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40001000 	.word	0x40001000

08001d20 <WS2812_Send>:
void WS2812_Send (void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
	uint32_t color;
	Set_Brightness(2);
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	f000 f86c 	bl	8001e08 <Set_Brightness>

	for (int i=0; i<50; i++)
 8001d30:	2300      	movs	r3, #0
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	e00a      	b.n	8001d4c <WS2812_Send+0x2c>
	{
		pwmData[indx] = 0;
 8001d36:	4a32      	ldr	r2, [pc, #200]	; (8001e00 <WS2812_Send+0xe0>)
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	3301      	adds	r3, #1
 8001d44:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	2b31      	cmp	r3, #49	; 0x31
 8001d50:	ddf1      	ble.n	8001d36 <WS2812_Send+0x16>
	}

	for (int i= 0; i<MAX_LED; i++)
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	e036      	b.n	8001dc6 <WS2812_Send+0xa6>
	{
#if USE_BRIGHTNESS
		color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
 8001d58:	4a2a      	ldr	r2, [pc, #168]	; (8001e04 <WS2812_Send+0xe4>)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	4413      	add	r3, r2
 8001d60:	785b      	ldrb	r3, [r3, #1]
 8001d62:	041a      	lsls	r2, r3, #16
 8001d64:	4927      	ldr	r1, [pc, #156]	; (8001e04 <WS2812_Send+0xe4>)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	789b      	ldrb	r3, [r3, #2]
 8001d6e:	021b      	lsls	r3, r3, #8
 8001d70:	431a      	orrs	r2, r3
 8001d72:	4924      	ldr	r1, [pc, #144]	; (8001e04 <WS2812_Send+0xe4>)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	440b      	add	r3, r1
 8001d7a:	78db      	ldrb	r3, [r3, #3]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	603b      	str	r3, [r7, #0]
#else
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
#endif

		for (int i=23; i>=0; i--)
 8001d80:	2317      	movs	r3, #23
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	e019      	b.n	8001dba <WS2812_Send+0x9a>
		{
			if (color&(1<<i))
 8001d86:	2201      	movs	r2, #1
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	461a      	mov	r2, r3
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	4013      	ands	r3, r2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d005      	beq.n	8001da4 <WS2812_Send+0x84>
			{
				pwmData[indx] = 27;  // 2/3 of 90
 8001d98:	4a19      	ldr	r2, [pc, #100]	; (8001e00 <WS2812_Send+0xe0>)
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	211b      	movs	r1, #27
 8001d9e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001da2:	e004      	b.n	8001dae <WS2812_Send+0x8e>
			}

			else pwmData[indx] = 13;  // 1/3 of 90
 8001da4:	4a16      	ldr	r2, [pc, #88]	; (8001e00 <WS2812_Send+0xe0>)
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	210d      	movs	r1, #13
 8001daa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			indx++;
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	3301      	adds	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	dae2      	bge.n	8001d86 <WS2812_Send+0x66>
	for (int i= 0; i<MAX_LED; i++)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2b07      	cmp	r3, #7
 8001dca:	ddc5      	ble.n	8001d58 <WS2812_Send+0x38>
		}

	}

	for (int i=0; i<50; i++)
 8001dcc:	2300      	movs	r3, #0
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	e00a      	b.n	8001de8 <WS2812_Send+0xc8>
	{
		pwmData[indx] = 0;
 8001dd2:	4a0b      	ldr	r2, [pc, #44]	; (8001e00 <WS2812_Send+0xe0>)
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	3301      	adds	r3, #1
 8001de0:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	3301      	adds	r3, #1
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b31      	cmp	r3, #49	; 0x31
 8001dec:	ddf1      	ble.n	8001dd2 <WS2812_Send+0xb2>
	}

	generate_signal(pwmData,sizeof(pwmData));
 8001dee:	f44f 7112 	mov.w	r1, #584	; 0x248
 8001df2:	4803      	ldr	r0, [pc, #12]	; (8001e00 <WS2812_Send+0xe0>)
 8001df4:	f7ff fa3c 	bl	8001270 <generate_signal>
}
 8001df8:	bf00      	nop
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	200000b4 	.word	0x200000b4
 8001e04:	20000094 	.word	0x20000094

08001e08 <Set_Brightness>:
void Set_Brightness (int brightness)  // 0-45
{
 8001e08:	b5b0      	push	{r4, r5, r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
#if USE_BRIGHTNESS

	if (brightness > 45) brightness = 45;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2b2d      	cmp	r3, #45	; 0x2d
 8001e14:	dd01      	ble.n	8001e1a <Set_Brightness+0x12>
 8001e16:	232d      	movs	r3, #45	; 0x2d
 8001e18:	607b      	str	r3, [r7, #4]
	for (int i=0; i<MAX_LED; i++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	e060      	b.n	8001ee2 <Set_Brightness+0xda>
	{
		LED_Mod[i][0] = LED_Data[i][0];
 8001e20:	4a37      	ldr	r2, [pc, #220]	; (8001f00 <Set_Brightness+0xf8>)
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8001e28:	4a36      	ldr	r2, [pc, #216]	; (8001f04 <Set_Brightness+0xfc>)
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (int j=1; j<4; j++)
 8001e30:	2301      	movs	r3, #1
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	e04f      	b.n	8001ed6 <Set_Brightness+0xce>
		{
			float angle = 90-brightness;  // in degrees
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8001e3c:	ee07 3a90 	vmov	s15, r3
 8001e40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e44:	edc7 7a03 	vstr	s15, [r7, #12]
			angle = angle*PI / 180;  // in rad
 8001e48:	68f8      	ldr	r0, [r7, #12]
 8001e4a:	f7fe fb21 	bl	8000490 <__aeabi_f2d>
 8001e4e:	a32a      	add	r3, pc, #168	; (adr r3, 8001ef8 <Set_Brightness+0xf0>)
 8001e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e54:	f7fe fb74 	bl	8000540 <__aeabi_dmul>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4610      	mov	r0, r2
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f04f 0200 	mov.w	r2, #0
 8001e64:	4b28      	ldr	r3, [pc, #160]	; (8001f08 <Set_Brightness+0x100>)
 8001e66:	f7fe fc95 	bl	8000794 <__aeabi_ddiv>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	4610      	mov	r0, r2
 8001e70:	4619      	mov	r1, r3
 8001e72:	f7fe fe47 	bl	8000b04 <__aeabi_d2f>
 8001e76:	4603      	mov	r3, r0
 8001e78:	60fb      	str	r3, [r7, #12]
			LED_Mod[i][j] = (LED_Data[i][j])/(tan(angle));
 8001e7a:	4a21      	ldr	r2, [pc, #132]	; (8001f00 <Set_Brightness+0xf8>)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	441a      	add	r2, r3
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	4413      	add	r3, r2
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe faef 	bl	800046c <__aeabi_i2d>
 8001e8e:	4604      	mov	r4, r0
 8001e90:	460d      	mov	r5, r1
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f7fe fafc 	bl	8000490 <__aeabi_f2d>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	ec43 2b10 	vmov	d0, r2, r3
 8001ea0:	f001 fad6 	bl	8003450 <tan>
 8001ea4:	ec53 2b10 	vmov	r2, r3, d0
 8001ea8:	4620      	mov	r0, r4
 8001eaa:	4629      	mov	r1, r5
 8001eac:	f7fe fc72 	bl	8000794 <__aeabi_ddiv>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	4610      	mov	r0, r2
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	f7fe fe04 	bl	8000ac4 <__aeabi_d2uiz>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	b2d9      	uxtb	r1, r3
 8001ec0:	4a10      	ldr	r2, [pc, #64]	; (8001f04 <Set_Brightness+0xfc>)
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	441a      	add	r2, r3
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4413      	add	r3, r2
 8001ecc:	460a      	mov	r2, r1
 8001ece:	701a      	strb	r2, [r3, #0]
		for (int j=1; j<4; j++)
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	613b      	str	r3, [r7, #16]
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	2b03      	cmp	r3, #3
 8001eda:	ddac      	ble.n	8001e36 <Set_Brightness+0x2e>
	for (int i=0; i<MAX_LED; i++)
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	2b07      	cmp	r3, #7
 8001ee6:	dd9b      	ble.n	8001e20 <Set_Brightness+0x18>
		}
	}

#endif

}
 8001ee8:	bf00      	nop
 8001eea:	bf00      	nop
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	f3af 8000 	nop.w
 8001ef8:	53c8d4f1 	.word	0x53c8d4f1
 8001efc:	400921fb 	.word	0x400921fb
 8001f00:	20000074 	.word	0x20000074
 8001f04:	20000094 	.word	0x20000094
 8001f08:	40668000 	.word	0x40668000

08001f0c <Set_LED>:
void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
 8001f18:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	b2d9      	uxtb	r1, r3
 8001f1e:	4a11      	ldr	r2, [pc, #68]	; (8001f64 <Set_LED+0x58>)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	b2d9      	uxtb	r1, r3
 8001f2a:	4a0e      	ldr	r2, [pc, #56]	; (8001f64 <Set_LED+0x58>)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4413      	add	r3, r2
 8001f32:	460a      	mov	r2, r1
 8001f34:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	b2d9      	uxtb	r1, r3
 8001f3a:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <Set_LED+0x58>)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	460a      	mov	r2, r1
 8001f44:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	b2d9      	uxtb	r1, r3
 8001f4a:	4a06      	ldr	r2, [pc, #24]	; (8001f64 <Set_LED+0x58>)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	4413      	add	r3, r2
 8001f52:	460a      	mov	r2, r1
 8001f54:	70da      	strb	r2, [r3, #3]
}
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000074 	.word	0x20000074

08001f68 <Reset_LED>:
void Reset_LED (void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
	for (int i=0; i<MAX_LED; i++)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	e01a      	b.n	8001faa <Reset_LED+0x42>
	{
		LED_Data[i][0] = i;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	b2d9      	uxtb	r1, r3
 8001f78:	4a11      	ldr	r2, [pc, #68]	; (8001fc0 <Reset_LED+0x58>)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		LED_Data[i][1] = 0;
 8001f80:	4a0f      	ldr	r2, [pc, #60]	; (8001fc0 <Reset_LED+0x58>)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4413      	add	r3, r2
 8001f88:	2200      	movs	r2, #0
 8001f8a:	705a      	strb	r2, [r3, #1]
		LED_Data[i][2] = 0;
 8001f8c:	4a0c      	ldr	r2, [pc, #48]	; (8001fc0 <Reset_LED+0x58>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	2200      	movs	r2, #0
 8001f96:	709a      	strb	r2, [r3, #2]
		LED_Data[i][3] = 0;
 8001f98:	4a09      	ldr	r2, [pc, #36]	; (8001fc0 <Reset_LED+0x58>)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	70da      	strb	r2, [r3, #3]
	for (int i=0; i<MAX_LED; i++)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	607b      	str	r3, [r7, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b07      	cmp	r3, #7
 8001fae:	dde1      	ble.n	8001f74 <Reset_LED+0xc>
	}
}
 8001fb0:	bf00      	nop
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20000074 	.word	0x20000074

08001fc4 <LedTest>:
void LedTest(int mode)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]

	switch(mode)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d003      	beq.n	8001fda <LedTest+0x16>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d033      	beq.n	8002040 <LedTest+0x7c>
				WS2812_Send();
				Damian_Marudzi(50000000);
			}
		break;
	}
}
 8001fd8:	e075      	b.n	80020c6 <LedTest+0x102>
			Set_LED(0, 255, 0, 0);
 8001fda:	2300      	movs	r3, #0
 8001fdc:	2200      	movs	r2, #0
 8001fde:	21ff      	movs	r1, #255	; 0xff
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	f7ff ff93 	bl	8001f0c <Set_LED>
			Set_LED(1, 0, 255, 0);
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	22ff      	movs	r2, #255	; 0xff
 8001fea:	2100      	movs	r1, #0
 8001fec:	2001      	movs	r0, #1
 8001fee:	f7ff ff8d 	bl	8001f0c <Set_LED>
			Set_LED(2, 0, 0, 255);
 8001ff2:	23ff      	movs	r3, #255	; 0xff
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	2002      	movs	r0, #2
 8001ffa:	f7ff ff87 	bl	8001f0c <Set_LED>
			Set_LED(3, 255, 0, 0);
 8001ffe:	2300      	movs	r3, #0
 8002000:	2200      	movs	r2, #0
 8002002:	21ff      	movs	r1, #255	; 0xff
 8002004:	2003      	movs	r0, #3
 8002006:	f7ff ff81 	bl	8001f0c <Set_LED>
			Set_LED(4, 0, 255, 0);
 800200a:	2300      	movs	r3, #0
 800200c:	22ff      	movs	r2, #255	; 0xff
 800200e:	2100      	movs	r1, #0
 8002010:	2004      	movs	r0, #4
 8002012:	f7ff ff7b 	bl	8001f0c <Set_LED>
			Set_LED(5, 0, 0, 255);
 8002016:	23ff      	movs	r3, #255	; 0xff
 8002018:	2200      	movs	r2, #0
 800201a:	2100      	movs	r1, #0
 800201c:	2005      	movs	r0, #5
 800201e:	f7ff ff75 	bl	8001f0c <Set_LED>
			Set_LED(6, 255, 0, 191);
 8002022:	23bf      	movs	r3, #191	; 0xbf
 8002024:	2200      	movs	r2, #0
 8002026:	21ff      	movs	r1, #255	; 0xff
 8002028:	2006      	movs	r0, #6
 800202a:	f7ff ff6f 	bl	8001f0c <Set_LED>
			Set_LED(7, 255, 255, 0);
 800202e:	2300      	movs	r3, #0
 8002030:	22ff      	movs	r2, #255	; 0xff
 8002032:	21ff      	movs	r1, #255	; 0xff
 8002034:	2007      	movs	r0, #7
 8002036:	f7ff ff69 	bl	8001f0c <Set_LED>
			WS2812_Send();
 800203a:	f7ff fe71 	bl	8001d20 <WS2812_Send>
		break;
 800203e:	e042      	b.n	80020c6 <LedTest+0x102>
			Reset_LED();
 8002040:	f7ff ff92 	bl	8001f68 <Reset_LED>
			for(int i=0; i< MAX_LED; i++)
 8002044:	2300      	movs	r3, #0
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	e039      	b.n	80020be <LedTest+0xfa>
				if(i!=0)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d006      	beq.n	800205e <LedTest+0x9a>
					Set_LED(i-1, 0, 0, 0);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	1e58      	subs	r0, r3, #1
 8002054:	2300      	movs	r3, #0
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	f7ff ff57 	bl	8001f0c <Set_LED>
				switch(i%3)
 800205e:	68f9      	ldr	r1, [r7, #12]
 8002060:	4b1b      	ldr	r3, [pc, #108]	; (80020d0 <LedTest+0x10c>)
 8002062:	fb83 3201 	smull	r3, r2, r3, r1
 8002066:	17cb      	asrs	r3, r1, #31
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	461a      	mov	r2, r3
 800206c:	0052      	lsls	r2, r2, #1
 800206e:	441a      	add	r2, r3
 8002070:	1a8b      	subs	r3, r1, r2
 8002072:	2b02      	cmp	r3, #2
 8002074:	d014      	beq.n	80020a0 <LedTest+0xdc>
 8002076:	2b02      	cmp	r3, #2
 8002078:	dc19      	bgt.n	80020ae <LedTest+0xea>
 800207a:	2b00      	cmp	r3, #0
 800207c:	d002      	beq.n	8002084 <LedTest+0xc0>
 800207e:	2b01      	cmp	r3, #1
 8002080:	d007      	beq.n	8002092 <LedTest+0xce>
 8002082:	e014      	b.n	80020ae <LedTest+0xea>
						Set_LED(i, 255, 0, 0);
 8002084:	2300      	movs	r3, #0
 8002086:	2200      	movs	r2, #0
 8002088:	21ff      	movs	r1, #255	; 0xff
 800208a:	68f8      	ldr	r0, [r7, #12]
 800208c:	f7ff ff3e 	bl	8001f0c <Set_LED>
						break;
 8002090:	e00d      	b.n	80020ae <LedTest+0xea>
						Set_LED(i, 0, 255, 0);
 8002092:	2300      	movs	r3, #0
 8002094:	22ff      	movs	r2, #255	; 0xff
 8002096:	2100      	movs	r1, #0
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f7ff ff37 	bl	8001f0c <Set_LED>
					break;
 800209e:	e006      	b.n	80020ae <LedTest+0xea>
						Set_LED(i, 0, 0, 255);
 80020a0:	23ff      	movs	r3, #255	; 0xff
 80020a2:	2200      	movs	r2, #0
 80020a4:	2100      	movs	r1, #0
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	f7ff ff30 	bl	8001f0c <Set_LED>
					break;
 80020ac:	bf00      	nop
				WS2812_Send();
 80020ae:	f7ff fe37 	bl	8001d20 <WS2812_Send>
				Damian_Marudzi(50000000);
 80020b2:	4808      	ldr	r0, [pc, #32]	; (80020d4 <LedTest+0x110>)
 80020b4:	f7ff fe18 	bl	8001ce8 <Damian_Marudzi>
			for(int i=0; i< MAX_LED; i++)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	3301      	adds	r3, #1
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2b07      	cmp	r3, #7
 80020c2:	ddc2      	ble.n	800204a <LedTest+0x86>
		break;
 80020c4:	bf00      	nop
}
 80020c6:	bf00      	nop
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	55555556 	.word	0x55555556
 80020d4:	02faf080 	.word	0x02faf080

080020d8 <TIM7_IRQHandler>:

void TIM7_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7) == 1)
 80020dc:	4805      	ldr	r0, [pc, #20]	; (80020f4 <TIM7_IRQHandler+0x1c>)
 80020de:	f7ff fc39 	bl	8001954 <LL_TIM_IsActiveFlag_UPDATE>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d102      	bne.n	80020ee <TIM7_IRQHandler+0x16>
	{
		LL_TIM_ClearFlag_UPDATE(TIM7);
 80020e8:	4802      	ldr	r0, [pc, #8]	; (80020f4 <TIM7_IRQHandler+0x1c>)
 80020ea:	f7ff fc25 	bl	8001938 <LL_TIM_ClearFlag_UPDATE>

	}
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40001400 	.word	0x40001400

080020f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80020fc:	b672      	cpsid	i
}
 80020fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002100:	e7fe      	b.n	8002100 <Error_Handler+0x8>
	...

08002104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	4b0f      	ldr	r3, [pc, #60]	; (8002148 <HAL_MspInit+0x44>)
 800210c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800210e:	4a0e      	ldr	r2, [pc, #56]	; (8002148 <HAL_MspInit+0x44>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6613      	str	r3, [r2, #96]	; 0x60
 8002116:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <HAL_MspInit+0x44>)
 8002118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002122:	4b09      	ldr	r3, [pc, #36]	; (8002148 <HAL_MspInit+0x44>)
 8002124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002126:	4a08      	ldr	r2, [pc, #32]	; (8002148 <HAL_MspInit+0x44>)
 8002128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800212c:	6593      	str	r3, [r2, #88]	; 0x58
 800212e:	4b06      	ldr	r3, [pc, #24]	; (8002148 <HAL_MspInit+0x44>)
 8002130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000

0800214c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0a      	ldr	r2, [pc, #40]	; (8002184 <HAL_TIM_Base_MspInit+0x38>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d10b      	bne.n	8002176 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <HAL_TIM_Base_MspInit+0x3c>)
 8002160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002162:	4a09      	ldr	r2, [pc, #36]	; (8002188 <HAL_TIM_Base_MspInit+0x3c>)
 8002164:	f043 0320 	orr.w	r3, r3, #32
 8002168:	6593      	str	r3, [r2, #88]	; 0x58
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <HAL_TIM_Base_MspInit+0x3c>)
 800216c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216e:	f003 0320 	and.w	r3, r3, #32
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002176:	bf00      	nop
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	40001400 	.word	0x40001400
 8002188:	40021000 	.word	0x40021000

0800218c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002190:	e7fe      	b.n	8002190 <NMI_Handler+0x4>

08002192 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002196:	e7fe      	b.n	8002196 <HardFault_Handler+0x4>

08002198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800219c:	e7fe      	b.n	800219c <MemManage_Handler+0x4>

0800219e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a2:	e7fe      	b.n	80021a2 <BusFault_Handler+0x4>

080021a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a8:	e7fe      	b.n	80021a8 <UsageFault_Handler+0x4>

080021aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021aa:	b480      	push	{r7}
 80021ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021c6:	b480      	push	{r7}
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021d8:	f000 f892 	bl	8002300 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}

080021e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021e4:	4b06      	ldr	r3, [pc, #24]	; (8002200 <SystemInit+0x20>)
 80021e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ea:	4a05      	ldr	r2, [pc, #20]	; (8002200 <SystemInit+0x20>)
 80021ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002204:	f8df d034 	ldr.w	sp, [pc, #52]	; 800223c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002208:	f7ff ffea 	bl	80021e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800220c:	480c      	ldr	r0, [pc, #48]	; (8002240 <LoopForever+0x6>)
  ldr r1, =_edata
 800220e:	490d      	ldr	r1, [pc, #52]	; (8002244 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002210:	4a0d      	ldr	r2, [pc, #52]	; (8002248 <LoopForever+0xe>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002214:	e002      	b.n	800221c <LoopCopyDataInit>

08002216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800221a:	3304      	adds	r3, #4

0800221c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800221c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800221e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002220:	d3f9      	bcc.n	8002216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002222:	4a0a      	ldr	r2, [pc, #40]	; (800224c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002224:	4c0a      	ldr	r4, [pc, #40]	; (8002250 <LoopForever+0x16>)
  movs r3, #0
 8002226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002228:	e001      	b.n	800222e <LoopFillZerobss>

0800222a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800222a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800222c:	3204      	adds	r2, #4

0800222e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800222e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002230:	d3fb      	bcc.n	800222a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002232:	f001 f8e9 	bl	8003408 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002236:	f7ff fbbe 	bl	80019b6 <main>

0800223a <LoopForever>:

LoopForever:
    b LoopForever
 800223a:	e7fe      	b.n	800223a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800223c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002244:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002248:	080047a8 	.word	0x080047a8
  ldr r2, =_sbss
 800224c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002250:	20000300 	.word	0x20000300

08002254 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002254:	e7fe      	b.n	8002254 <ADC1_2_IRQHandler>

08002256 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002260:	2003      	movs	r0, #3
 8002262:	f000 f913 	bl	800248c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002266:	200f      	movs	r0, #15
 8002268:	f000 f80e 	bl	8002288 <HAL_InitTick>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d002      	beq.n	8002278 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	71fb      	strb	r3, [r7, #7]
 8002276:	e001      	b.n	800227c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002278:	f7ff ff44 	bl	8002104 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800227c:	79fb      	ldrb	r3, [r7, #7]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
	...

08002288 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002294:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <HAL_InitTick+0x6c>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d023      	beq.n	80022e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800229c:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <HAL_InitTick+0x70>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <HAL_InitTick+0x6c>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	4619      	mov	r1, r3
 80022a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80022ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f911 	bl	80024da <HAL_SYSTICK_Config>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d10f      	bne.n	80022de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b0f      	cmp	r3, #15
 80022c2:	d809      	bhi.n	80022d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022c4:	2200      	movs	r2, #0
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	f04f 30ff 	mov.w	r0, #4294967295
 80022cc:	f000 f8e9 	bl	80024a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022d0:	4a0a      	ldr	r2, [pc, #40]	; (80022fc <HAL_InitTick+0x74>)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e007      	b.n	80022e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	73fb      	strb	r3, [r7, #15]
 80022dc:	e004      	b.n	80022e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	73fb      	strb	r3, [r7, #15]
 80022e2:	e001      	b.n	80022e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000008 	.word	0x20000008
 80022f8:	20000000 	.word	0x20000000
 80022fc:	20000004 	.word	0x20000004

08002300 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <HAL_IncTick+0x20>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	461a      	mov	r2, r3
 800230a:	4b06      	ldr	r3, [pc, #24]	; (8002324 <HAL_IncTick+0x24>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4413      	add	r3, r2
 8002310:	4a04      	ldr	r2, [pc, #16]	; (8002324 <HAL_IncTick+0x24>)
 8002312:	6013      	str	r3, [r2, #0]
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	20000008 	.word	0x20000008
 8002324:	200002fc 	.word	0x200002fc

08002328 <__NVIC_SetPriorityGrouping>:
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002350:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235a:	4a04      	ldr	r2, [pc, #16]	; (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	60d3      	str	r3, [r2, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_GetPriorityGrouping>:
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <__NVIC_GetPriorityGrouping+0x18>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0307 	and.w	r3, r3, #7
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_SetPriority>:
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239c:	2b00      	cmp	r3, #0
 800239e:	db0a      	blt.n	80023b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	490c      	ldr	r1, [pc, #48]	; (80023d8 <__NVIC_SetPriority+0x4c>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	0112      	lsls	r2, r2, #4
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	440b      	add	r3, r1
 80023b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80023b4:	e00a      	b.n	80023cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4908      	ldr	r1, [pc, #32]	; (80023dc <__NVIC_SetPriority+0x50>)
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	3b04      	subs	r3, #4
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	440b      	add	r3, r1
 80023ca:	761a      	strb	r2, [r3, #24]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	e000e100 	.word	0xe000e100
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <NVIC_EncodePriority>:
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	; 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f1c3 0307 	rsb	r3, r3, #7
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	bf28      	it	cs
 80023fe:	2304      	movcs	r3, #4
 8002400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3304      	adds	r3, #4
 8002406:	2b06      	cmp	r3, #6
 8002408:	d902      	bls.n	8002410 <NVIC_EncodePriority+0x30>
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3b03      	subs	r3, #3
 800240e:	e000      	b.n	8002412 <NVIC_EncodePriority+0x32>
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002414:	f04f 32ff 	mov.w	r2, #4294967295
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43da      	mvns	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	401a      	ands	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	43d9      	mvns	r1, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002438:	4313      	orrs	r3, r2
}
 800243a:	4618      	mov	r0, r3
 800243c:	3724      	adds	r7, #36	; 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3b01      	subs	r3, #1
 8002454:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002458:	d301      	bcc.n	800245e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800245a:	2301      	movs	r3, #1
 800245c:	e00f      	b.n	800247e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800245e:	4a0a      	ldr	r2, [pc, #40]	; (8002488 <SysTick_Config+0x40>)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3b01      	subs	r3, #1
 8002464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002466:	210f      	movs	r1, #15
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f7ff ff8e 	bl	800238c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <SysTick_Config+0x40>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002476:	4b04      	ldr	r3, [pc, #16]	; (8002488 <SysTick_Config+0x40>)
 8002478:	2207      	movs	r2, #7
 800247a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	e000e010 	.word	0xe000e010

0800248c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff ff47 	bl	8002328 <__NVIC_SetPriorityGrouping>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b086      	sub	sp, #24
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	4603      	mov	r3, r0
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	607a      	str	r2, [r7, #4]
 80024ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024b0:	2300      	movs	r3, #0
 80024b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024b4:	f7ff ff5c 	bl	8002370 <__NVIC_GetPriorityGrouping>
 80024b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	68b9      	ldr	r1, [r7, #8]
 80024be:	6978      	ldr	r0, [r7, #20]
 80024c0:	f7ff ff8e 	bl	80023e0 <NVIC_EncodePriority>
 80024c4:	4602      	mov	r2, r0
 80024c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff5d 	bl	800238c <__NVIC_SetPriority>
}
 80024d2:	bf00      	nop
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7ff ffb0 	bl	8002448 <SysTick_Config>
 80024e8:	4603      	mov	r3, r0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e049      	b.n	8002598 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b00      	cmp	r3, #0
 800250e:	d106      	bne.n	800251e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7ff fe17 	bl	800214c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2202      	movs	r2, #2
 8002522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3304      	adds	r3, #4
 800252e:	4619      	mov	r1, r3
 8002530:	4610      	mov	r0, r2
 8002532:	f000 f835 	bl	80025a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2201      	movs	r2, #1
 8002562:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2201      	movs	r2, #1
 8002572:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2201      	movs	r2, #1
 8002582:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2201      	movs	r2, #1
 8002592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a40      	ldr	r2, [pc, #256]	; (80026b4 <TIM_Base_SetConfig+0x114>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d013      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025be:	d00f      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a3d      	ldr	r2, [pc, #244]	; (80026b8 <TIM_Base_SetConfig+0x118>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d00b      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a3c      	ldr	r2, [pc, #240]	; (80026bc <TIM_Base_SetConfig+0x11c>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d007      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a3b      	ldr	r2, [pc, #236]	; (80026c0 <TIM_Base_SetConfig+0x120>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d003      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a3a      	ldr	r2, [pc, #232]	; (80026c4 <TIM_Base_SetConfig+0x124>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d108      	bne.n	80025f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a2f      	ldr	r2, [pc, #188]	; (80026b4 <TIM_Base_SetConfig+0x114>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d01f      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002600:	d01b      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a2c      	ldr	r2, [pc, #176]	; (80026b8 <TIM_Base_SetConfig+0x118>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d017      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a2b      	ldr	r2, [pc, #172]	; (80026bc <TIM_Base_SetConfig+0x11c>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d013      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a2a      	ldr	r2, [pc, #168]	; (80026c0 <TIM_Base_SetConfig+0x120>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d00f      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a29      	ldr	r2, [pc, #164]	; (80026c4 <TIM_Base_SetConfig+0x124>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d00b      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a28      	ldr	r2, [pc, #160]	; (80026c8 <TIM_Base_SetConfig+0x128>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d007      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a27      	ldr	r2, [pc, #156]	; (80026cc <TIM_Base_SetConfig+0x12c>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d003      	beq.n	800263a <TIM_Base_SetConfig+0x9a>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a26      	ldr	r2, [pc, #152]	; (80026d0 <TIM_Base_SetConfig+0x130>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d108      	bne.n	800264c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	4313      	orrs	r3, r2
 800264a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	4313      	orrs	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a10      	ldr	r2, [pc, #64]	; (80026b4 <TIM_Base_SetConfig+0x114>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00f      	beq.n	8002698 <TIM_Base_SetConfig+0xf8>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a12      	ldr	r2, [pc, #72]	; (80026c4 <TIM_Base_SetConfig+0x124>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d00b      	beq.n	8002698 <TIM_Base_SetConfig+0xf8>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a11      	ldr	r2, [pc, #68]	; (80026c8 <TIM_Base_SetConfig+0x128>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d007      	beq.n	8002698 <TIM_Base_SetConfig+0xf8>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a10      	ldr	r2, [pc, #64]	; (80026cc <TIM_Base_SetConfig+0x12c>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d003      	beq.n	8002698 <TIM_Base_SetConfig+0xf8>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a0f      	ldr	r2, [pc, #60]	; (80026d0 <TIM_Base_SetConfig+0x130>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d103      	bne.n	80026a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	615a      	str	r2, [r3, #20]
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40012c00 	.word	0x40012c00
 80026b8:	40000400 	.word	0x40000400
 80026bc:	40000800 	.word	0x40000800
 80026c0:	40000c00 	.word	0x40000c00
 80026c4:	40013400 	.word	0x40013400
 80026c8:	40014000 	.word	0x40014000
 80026cc:	40014400 	.word	0x40014400
 80026d0:	40014800 	.word	0x40014800

080026d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d101      	bne.n	80026ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026e8:	2302      	movs	r3, #2
 80026ea:	e068      	b.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2202      	movs	r2, #2
 80026f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a2e      	ldr	r2, [pc, #184]	; (80027cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d004      	beq.n	8002720 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a2d      	ldr	r2, [pc, #180]	; (80027d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d108      	bne.n	8002732 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002726:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	4313      	orrs	r3, r2
 8002730:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002738:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a1e      	ldr	r2, [pc, #120]	; (80027cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d01d      	beq.n	8002792 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275e:	d018      	beq.n	8002792 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a1b      	ldr	r2, [pc, #108]	; (80027d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d013      	beq.n	8002792 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a1a      	ldr	r2, [pc, #104]	; (80027d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00e      	beq.n	8002792 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a18      	ldr	r2, [pc, #96]	; (80027dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d009      	beq.n	8002792 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a13      	ldr	r2, [pc, #76]	; (80027d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d004      	beq.n	8002792 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a14      	ldr	r2, [pc, #80]	; (80027e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d10c      	bne.n	80027ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002798:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	68ba      	ldr	r2, [r7, #8]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68ba      	ldr	r2, [r7, #8]
 80027aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3714      	adds	r7, #20
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	40012c00 	.word	0x40012c00
 80027d0:	40013400 	.word	0x40013400
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40000800 	.word	0x40000800
 80027dc:	40000c00 	.word	0x40000c00
 80027e0:	40014000 	.word	0x40014000

080027e4 <LL_GPIO_SetPinMode>:
{
 80027e4:	b480      	push	{r7}
 80027e6:	b08b      	sub	sp, #44	; 0x2c
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	fa93 f3a3 	rbit	r3, r3
 80027fe:	613b      	str	r3, [r7, #16]
  return result;
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800280a:	2320      	movs	r3, #32
 800280c:	e003      	b.n	8002816 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	fab3 f383 	clz	r3, r3
 8002814:	b2db      	uxtb	r3, r3
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	2103      	movs	r1, #3
 800281a:	fa01 f303 	lsl.w	r3, r1, r3
 800281e:	43db      	mvns	r3, r3
 8002820:	401a      	ands	r2, r3
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	fa93 f3a3 	rbit	r3, r3
 800282c:	61fb      	str	r3, [r7, #28]
  return result;
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002838:	2320      	movs	r3, #32
 800283a:	e003      	b.n	8002844 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800283c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283e:	fab3 f383 	clz	r3, r3
 8002842:	b2db      	uxtb	r3, r3
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	fa01 f303 	lsl.w	r3, r1, r3
 800284c:	431a      	orrs	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	601a      	str	r2, [r3, #0]
}
 8002852:	bf00      	nop
 8002854:	372c      	adds	r7, #44	; 0x2c
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <LL_GPIO_SetPinOutputType>:
{
 800285e:	b480      	push	{r7}
 8002860:	b085      	sub	sp, #20
 8002862:	af00      	add	r7, sp, #0
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	43db      	mvns	r3, r3
 8002872:	401a      	ands	r2, r3
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	fb01 f303 	mul.w	r3, r1, r3
 800287c:	431a      	orrs	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	605a      	str	r2, [r3, #4]
}
 8002882:	bf00      	nop
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <LL_GPIO_SetPinSpeed>:
{
 800288e:	b480      	push	{r7}
 8002890:	b08b      	sub	sp, #44	; 0x2c
 8002892:	af00      	add	r7, sp, #0
 8002894:	60f8      	str	r0, [r7, #12]
 8002896:	60b9      	str	r1, [r7, #8]
 8002898:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	fa93 f3a3 	rbit	r3, r3
 80028a8:	613b      	str	r3, [r7, #16]
  return result;
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80028b4:	2320      	movs	r3, #32
 80028b6:	e003      	b.n	80028c0 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	2103      	movs	r1, #3
 80028c4:	fa01 f303 	lsl.w	r3, r1, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	401a      	ands	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	6a3b      	ldr	r3, [r7, #32]
 80028d2:	fa93 f3a3 	rbit	r3, r3
 80028d6:	61fb      	str	r3, [r7, #28]
  return result;
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80028dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80028e2:	2320      	movs	r3, #32
 80028e4:	e003      	b.n	80028ee <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	fab3 f383 	clz	r3, r3
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	fa01 f303 	lsl.w	r3, r1, r3
 80028f6:	431a      	orrs	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	609a      	str	r2, [r3, #8]
}
 80028fc:	bf00      	nop
 80028fe:	372c      	adds	r7, #44	; 0x2c
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <LL_GPIO_SetPinPull>:
{
 8002908:	b480      	push	{r7}
 800290a:	b08b      	sub	sp, #44	; 0x2c
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	68da      	ldr	r2, [r3, #12]
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	fa93 f3a3 	rbit	r3, r3
 8002922:	613b      	str	r3, [r7, #16]
  return result;
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800292e:	2320      	movs	r3, #32
 8002930:	e003      	b.n	800293a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	fab3 f383 	clz	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	2103      	movs	r1, #3
 800293e:	fa01 f303 	lsl.w	r3, r1, r3
 8002942:	43db      	mvns	r3, r3
 8002944:	401a      	ands	r2, r3
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294a:	6a3b      	ldr	r3, [r7, #32]
 800294c:	fa93 f3a3 	rbit	r3, r3
 8002950:	61fb      	str	r3, [r7, #28]
  return result;
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800295c:	2320      	movs	r3, #32
 800295e:	e003      	b.n	8002968 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002962:	fab3 f383 	clz	r3, r3
 8002966:	b2db      	uxtb	r3, r3
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	fa01 f303 	lsl.w	r3, r1, r3
 8002970:	431a      	orrs	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	60da      	str	r2, [r3, #12]
}
 8002976:	bf00      	nop
 8002978:	372c      	adds	r7, #44	; 0x2c
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <LL_GPIO_SetAFPin_0_7>:
{
 8002982:	b480      	push	{r7}
 8002984:	b08b      	sub	sp, #44	; 0x2c
 8002986:	af00      	add	r7, sp, #0
 8002988:	60f8      	str	r0, [r7, #12]
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6a1a      	ldr	r2, [r3, #32]
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	fa93 f3a3 	rbit	r3, r3
 800299c:	613b      	str	r3, [r7, #16]
  return result;
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80029a8:	2320      	movs	r3, #32
 80029aa:	e003      	b.n	80029b4 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	fab3 f383 	clz	r3, r3
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	210f      	movs	r1, #15
 80029b8:	fa01 f303 	lsl.w	r3, r1, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	401a      	ands	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	6a3b      	ldr	r3, [r7, #32]
 80029c6:	fa93 f3a3 	rbit	r3, r3
 80029ca:	61fb      	str	r3, [r7, #28]
  return result;
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80029d6:	2320      	movs	r3, #32
 80029d8:	e003      	b.n	80029e2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029dc:	fab3 f383 	clz	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ea:	431a      	orrs	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	621a      	str	r2, [r3, #32]
}
 80029f0:	bf00      	nop
 80029f2:	372c      	adds	r7, #44	; 0x2c
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_GPIO_SetAFPin_8_15>:
{
 80029fc:	b480      	push	{r7}
 80029fe:	b08b      	sub	sp, #44	; 0x2c
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	0a1b      	lsrs	r3, r3, #8
 8002a10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	fa93 f3a3 	rbit	r3, r3
 8002a18:	613b      	str	r3, [r7, #16]
  return result;
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d101      	bne.n	8002a28 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002a24:	2320      	movs	r3, #32
 8002a26:	e003      	b.n	8002a30 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	fab3 f383 	clz	r3, r3
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	210f      	movs	r1, #15
 8002a34:	fa01 f303 	lsl.w	r3, r1, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	401a      	ands	r2, r3
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	0a1b      	lsrs	r3, r3, #8
 8002a40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	6a3b      	ldr	r3, [r7, #32]
 8002a44:	fa93 f3a3 	rbit	r3, r3
 8002a48:	61fb      	str	r3, [r7, #28]
  return result;
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002a54:	2320      	movs	r3, #32
 8002a56:	e003      	b.n	8002a60 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	fab3 f383 	clz	r3, r3
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	6879      	ldr	r1, [r7, #4]
 8002a64:	fa01 f303 	lsl.w	r3, r1, r3
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002a6e:	bf00      	nop
 8002a70:	372c      	adds	r7, #44	; 0x2c
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b088      	sub	sp, #32
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
 8002a82:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	fa93 f3a3 	rbit	r3, r3
 8002a90:	60fb      	str	r3, [r7, #12]
  return result;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <LL_GPIO_Init+0x26>
    return 32U;
 8002a9c:	2320      	movs	r3, #32
 8002a9e:	e003      	b.n	8002aa8 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	fab3 f383 	clz	r3, r3
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002aaa:	e048      	b.n	8002b3e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d03a      	beq.n	8002b38 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d003      	beq.n	8002ad2 <LL_GPIO_Init+0x58>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d10e      	bne.n	8002af0 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	69b9      	ldr	r1, [r7, #24]
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff fed7 	bl	800288e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	6819      	ldr	r1, [r3, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7ff feb7 	bl	800285e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	461a      	mov	r2, r3
 8002af6:	69b9      	ldr	r1, [r7, #24]
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7ff ff05 	bl	8002908 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d111      	bne.n	8002b2a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	2bff      	cmp	r3, #255	; 0xff
 8002b0a:	d807      	bhi.n	8002b1c <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	461a      	mov	r2, r3
 8002b12:	69b9      	ldr	r1, [r7, #24]
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7ff ff34 	bl	8002982 <LL_GPIO_SetAFPin_0_7>
 8002b1a:	e006      	b.n	8002b2a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	695b      	ldr	r3, [r3, #20]
 8002b20:	461a      	mov	r2, r3
 8002b22:	69b9      	ldr	r1, [r7, #24]
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff ff69 	bl	80029fc <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	69b9      	ldr	r1, [r7, #24]
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7ff fe56 	bl	80027e4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	fa22 f303 	lsr.w	r3, r2, r3
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1af      	bne.n	8002aac <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3720      	adds	r7, #32
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <LL_TIM_SetPrescaler>:
{
 8002b56:	b480      	push	{r7}
 8002b58:	b083      	sub	sp, #12
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
 8002b5e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <LL_TIM_SetAutoReload>:
{
 8002b72:	b480      	push	{r7}
 8002b74:	b083      	sub	sp, #12
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	683a      	ldr	r2, [r7, #0]
 8002b80:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <LL_TIM_SetRepetitionCounter>:
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b083      	sub	sp, #12
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
 8002b96:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <LL_TIM_OC_SetCompareCH1>:
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <LL_TIM_OC_SetCompareCH2>:
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
 8002bce:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <LL_TIM_OC_SetCompareCH3>:
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <LL_TIM_OC_SetCompareCH4>:
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr

08002c1a <LL_TIM_OC_SetCompareCH5>:
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
 8002c22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <LL_TIM_OC_SetCompareCH6>:
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
 8002c42:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <LL_TIM_GenerateEvent_UPDATE>:
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	f043 0201 	orr.w	r2, r3, #1
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	615a      	str	r2, [r3, #20]
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
	...

08002c78 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a3d      	ldr	r2, [pc, #244]	; (8002d80 <LL_TIM_Init+0x108>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d013      	beq.n	8002cb8 <LL_TIM_Init+0x40>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c96:	d00f      	beq.n	8002cb8 <LL_TIM_Init+0x40>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a3a      	ldr	r2, [pc, #232]	; (8002d84 <LL_TIM_Init+0x10c>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d00b      	beq.n	8002cb8 <LL_TIM_Init+0x40>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a39      	ldr	r2, [pc, #228]	; (8002d88 <LL_TIM_Init+0x110>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d007      	beq.n	8002cb8 <LL_TIM_Init+0x40>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a38      	ldr	r2, [pc, #224]	; (8002d8c <LL_TIM_Init+0x114>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d003      	beq.n	8002cb8 <LL_TIM_Init+0x40>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a37      	ldr	r2, [pc, #220]	; (8002d90 <LL_TIM_Init+0x118>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d106      	bne.n	8002cc6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a2d      	ldr	r2, [pc, #180]	; (8002d80 <LL_TIM_Init+0x108>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d01f      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd4:	d01b      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a2a      	ldr	r2, [pc, #168]	; (8002d84 <LL_TIM_Init+0x10c>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d017      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a29      	ldr	r2, [pc, #164]	; (8002d88 <LL_TIM_Init+0x110>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d013      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a28      	ldr	r2, [pc, #160]	; (8002d8c <LL_TIM_Init+0x114>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d00f      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a27      	ldr	r2, [pc, #156]	; (8002d90 <LL_TIM_Init+0x118>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d00b      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a26      	ldr	r2, [pc, #152]	; (8002d94 <LL_TIM_Init+0x11c>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d007      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a25      	ldr	r2, [pc, #148]	; (8002d98 <LL_TIM_Init+0x120>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d003      	beq.n	8002d0e <LL_TIM_Init+0x96>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a24      	ldr	r2, [pc, #144]	; (8002d9c <LL_TIM_Init+0x124>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d106      	bne.n	8002d1c <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	4619      	mov	r1, r3
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f7ff ff22 	bl	8002b72 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	881b      	ldrh	r3, [r3, #0]
 8002d32:	4619      	mov	r1, r3
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ff0e 	bl	8002b56 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a10      	ldr	r2, [pc, #64]	; (8002d80 <LL_TIM_Init+0x108>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00f      	beq.n	8002d62 <LL_TIM_Init+0xea>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a12      	ldr	r2, [pc, #72]	; (8002d90 <LL_TIM_Init+0x118>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d00b      	beq.n	8002d62 <LL_TIM_Init+0xea>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a11      	ldr	r2, [pc, #68]	; (8002d94 <LL_TIM_Init+0x11c>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d007      	beq.n	8002d62 <LL_TIM_Init+0xea>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4a10      	ldr	r2, [pc, #64]	; (8002d98 <LL_TIM_Init+0x120>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d003      	beq.n	8002d62 <LL_TIM_Init+0xea>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a0f      	ldr	r2, [pc, #60]	; (8002d9c <LL_TIM_Init+0x124>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d105      	bne.n	8002d6e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	4619      	mov	r1, r3
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f7ff ff10 	bl	8002b8e <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7ff ff71 	bl	8002c56 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40012c00 	.word	0x40012c00
 8002d84:	40000400 	.word	0x40000400
 8002d88:	40000800 	.word	0x40000800
 8002d8c:	40000c00 	.word	0x40000c00
 8002d90:	40013400 	.word	0x40013400
 8002d94:	40014000 	.word	0x40014000
 8002d98:	40014400 	.word	0x40014400
 8002d9c:	40014800 	.word	0x40014800

08002da0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002db6:	d045      	beq.n	8002e44 <LL_TIM_OC_Init+0xa4>
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dbe:	d848      	bhi.n	8002e52 <LL_TIM_OC_Init+0xb2>
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc6:	d036      	beq.n	8002e36 <LL_TIM_OC_Init+0x96>
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dce:	d840      	bhi.n	8002e52 <LL_TIM_OC_Init+0xb2>
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dd6:	d027      	beq.n	8002e28 <LL_TIM_OC_Init+0x88>
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dde:	d838      	bhi.n	8002e52 <LL_TIM_OC_Init+0xb2>
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002de6:	d018      	beq.n	8002e1a <LL_TIM_OC_Init+0x7a>
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dee:	d830      	bhi.n	8002e52 <LL_TIM_OC_Init+0xb2>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d003      	beq.n	8002dfe <LL_TIM_OC_Init+0x5e>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b10      	cmp	r3, #16
 8002dfa:	d007      	beq.n	8002e0c <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8002dfc:	e029      	b.n	8002e52 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002dfe:	6879      	ldr	r1, [r7, #4]
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f82d 	bl	8002e60 <OC1Config>
 8002e06:	4603      	mov	r3, r0
 8002e08:	75fb      	strb	r3, [r7, #23]
      break;
 8002e0a:	e023      	b.n	8002e54 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 f8a6 	bl	8002f60 <OC2Config>
 8002e14:	4603      	mov	r3, r0
 8002e16:	75fb      	strb	r3, [r7, #23]
      break;
 8002e18:	e01c      	b.n	8002e54 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 f923 	bl	8003068 <OC3Config>
 8002e22:	4603      	mov	r3, r0
 8002e24:	75fb      	strb	r3, [r7, #23]
      break;
 8002e26:	e015      	b.n	8002e54 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002e28:	6879      	ldr	r1, [r7, #4]
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f9a0 	bl	8003170 <OC4Config>
 8002e30:	4603      	mov	r3, r0
 8002e32:	75fb      	strb	r3, [r7, #23]
      break;
 8002e34:	e00e      	b.n	8002e54 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f000 fa05 	bl	8003248 <OC5Config>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	75fb      	strb	r3, [r7, #23]
      break;
 8002e42:	e007      	b.n	8002e54 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f000 fa62 	bl	8003310 <OC6Config>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	75fb      	strb	r3, [r7, #23]
      break;
 8002e50:	e000      	b.n	8002e54 <LL_TIM_OC_Init+0xb4>
      break;
 8002e52:	bf00      	nop
  }

  return result;
 8002e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	f023 0201 	bic.w	r2, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f023 0303 	bic.w	r3, r3, #3
 8002e8e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	6812      	ldr	r2, [r2, #0]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f023 0202 	bic.w	r2, r3, #2
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f023 0201 	bic.w	r2, r3, #1
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a22      	ldr	r2, [pc, #136]	; (8002f4c <OC1Config+0xec>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d00f      	beq.n	8002ee6 <OC1Config+0x86>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a21      	ldr	r2, [pc, #132]	; (8002f50 <OC1Config+0xf0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d00b      	beq.n	8002ee6 <OC1Config+0x86>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a20      	ldr	r2, [pc, #128]	; (8002f54 <OC1Config+0xf4>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d007      	beq.n	8002ee6 <OC1Config+0x86>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a1f      	ldr	r2, [pc, #124]	; (8002f58 <OC1Config+0xf8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d003      	beq.n	8002ee6 <OC1Config+0x86>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a1e      	ldr	r2, [pc, #120]	; (8002f5c <OC1Config+0xfc>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d11e      	bne.n	8002f24 <OC1Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	f023 0208 	bic.w	r2, r3, #8
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f023 0204 	bic.w	r2, r3, #4
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4313      	orrs	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	4619      	mov	r1, r3
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7ff fe37 	bl	8002baa <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40012c00 	.word	0x40012c00
 8002f50:	40013400 	.word	0x40013400
 8002f54:	40014000 	.word	0x40014000
 8002f58:	40014400 	.word	0x40014400
 8002f5c:	40014800 	.word	0x40014800

08002f60 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	f023 0210 	bic.w	r2, r3, #16
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	6812      	ldr	r2, [r2, #0]
 8002f9e:	0212      	lsls	r2, r2, #8
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f023 0220 	bic.w	r2, r3, #32
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	011b      	lsls	r3, r3, #4
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f023 0210 	bic.w	r2, r3, #16
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a23      	ldr	r2, [pc, #140]	; (8003054 <OC2Config+0xf4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d00f      	beq.n	8002fec <OC2Config+0x8c>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a22      	ldr	r2, [pc, #136]	; (8003058 <OC2Config+0xf8>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d00b      	beq.n	8002fec <OC2Config+0x8c>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a21      	ldr	r2, [pc, #132]	; (800305c <OC2Config+0xfc>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d007      	beq.n	8002fec <OC2Config+0x8c>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a20      	ldr	r2, [pc, #128]	; (8003060 <OC2Config+0x100>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d003      	beq.n	8002fec <OC2Config+0x8c>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a1f      	ldr	r2, [pc, #124]	; (8003064 <OC2Config+0x104>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d11f      	bne.n	800302c <OC2Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	019b      	lsls	r3, r3, #6
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	019b      	lsls	r3, r3, #6
 8003008:	4313      	orrs	r3, r2
 800300a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4313      	orrs	r3, r2
 800301a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	4313      	orrs	r3, r2
 800302a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	4619      	mov	r1, r3
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7ff fdc1 	bl	8002bc6 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3718      	adds	r7, #24
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40012c00 	.word	0x40012c00
 8003058:	40013400 	.word	0x40013400
 800305c:	40014000 	.word	0x40014000
 8003060:	40014400 	.word	0x40014400
 8003064:	40014800 	.word	0x40014800

08003068 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f023 0303 	bic.w	r3, r3, #3
 8003096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800309e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	021b      	lsls	r3, r3, #8
 80030b6:	4313      	orrs	r3, r2
 80030b8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	4313      	orrs	r3, r2
 80030c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a23      	ldr	r2, [pc, #140]	; (800315c <OC3Config+0xf4>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00f      	beq.n	80030f2 <OC3Config+0x8a>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a22      	ldr	r2, [pc, #136]	; (8003160 <OC3Config+0xf8>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d00b      	beq.n	80030f2 <OC3Config+0x8a>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a21      	ldr	r2, [pc, #132]	; (8003164 <OC3Config+0xfc>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d007      	beq.n	80030f2 <OC3Config+0x8a>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a20      	ldr	r2, [pc, #128]	; (8003168 <OC3Config+0x100>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d003      	beq.n	80030f2 <OC3Config+0x8a>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a1f      	ldr	r2, [pc, #124]	; (800316c <OC3Config+0x104>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d11f      	bne.n	8003132 <OC3Config+0xca>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	029b      	lsls	r3, r3, #10
 80030fe:	4313      	orrs	r3, r2
 8003100:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	029b      	lsls	r3, r3, #10
 800310e:	4313      	orrs	r3, r2
 8003110:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	011b      	lsls	r3, r3, #4
 800311e:	4313      	orrs	r3, r2
 8003120:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	69db      	ldr	r3, [r3, #28]
 800312c:	015b      	lsls	r3, r3, #5
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	4619      	mov	r1, r3
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff fd4c 	bl	8002be2 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40012c00 	.word	0x40012c00
 8003160:	40013400 	.word	0x40013400
 8003164:	40014000 	.word	0x40014000
 8003168:	40014400 	.word	0x40014400
 800316c:	40014800 	.word	0x40014800

08003170 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a1b      	ldr	r3, [r3, #32]
 800317e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800319e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	6812      	ldr	r2, [r2, #0]
 80031ae:	0212      	lsls	r2, r2, #8
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	031b      	lsls	r3, r3, #12
 80031c0:	4313      	orrs	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	031b      	lsls	r3, r3, #12
 80031d0:	4313      	orrs	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a17      	ldr	r2, [pc, #92]	; (8003234 <OC4Config+0xc4>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d00f      	beq.n	80031fc <OC4Config+0x8c>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a16      	ldr	r2, [pc, #88]	; (8003238 <OC4Config+0xc8>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00b      	beq.n	80031fc <OC4Config+0x8c>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a15      	ldr	r2, [pc, #84]	; (800323c <OC4Config+0xcc>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d007      	beq.n	80031fc <OC4Config+0x8c>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a14      	ldr	r2, [pc, #80]	; (8003240 <OC4Config+0xd0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d003      	beq.n	80031fc <OC4Config+0x8c>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a13      	ldr	r2, [pc, #76]	; (8003244 <OC4Config+0xd4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d107      	bne.n	800320c <OC4Config+0x9c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	019b      	lsls	r3, r3, #6
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	4619      	mov	r1, r3
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff fced 	bl	8002bfe <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40012c00 	.word	0x40012c00
 8003238:	40013400 	.word	0x40013400
 800323c:	40014000 	.word	0x40014000
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800

08003248 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003268:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	6812      	ldr	r2, [r2, #0]
 8003278:	4313      	orrs	r3, r2
 800327a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	041b      	lsls	r3, r3, #16
 8003288:	4313      	orrs	r3, r2
 800328a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	041b      	lsls	r3, r3, #16
 8003298:	4313      	orrs	r3, r2
 800329a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a17      	ldr	r2, [pc, #92]	; (80032fc <OC5Config+0xb4>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d00f      	beq.n	80032c4 <OC5Config+0x7c>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a16      	ldr	r2, [pc, #88]	; (8003300 <OC5Config+0xb8>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d00b      	beq.n	80032c4 <OC5Config+0x7c>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a15      	ldr	r2, [pc, #84]	; (8003304 <OC5Config+0xbc>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d007      	beq.n	80032c4 <OC5Config+0x7c>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a14      	ldr	r2, [pc, #80]	; (8003308 <OC5Config+0xc0>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d003      	beq.n	80032c4 <OC5Config+0x7c>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a13      	ldr	r2, [pc, #76]	; (800330c <OC5Config+0xc4>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d109      	bne.n	80032d8 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	021b      	lsls	r3, r3, #8
 80032d2:	431a      	orrs	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	4619      	mov	r1, r3
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f7ff fc98 	bl	8002c1a <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68fa      	ldr	r2, [r7, #12]
 80032ee:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40013400 	.word	0x40013400
 8003304:	40014000 	.word	0x40014000
 8003308:	40014400 	.word	0x40014400
 800330c:	40014800 	.word	0x40014800

08003310 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003330:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003338:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	0212      	lsls	r2, r2, #8
 8003342:	4313      	orrs	r3, r2
 8003344:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	051b      	lsls	r3, r3, #20
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	051b      	lsls	r3, r3, #20
 8003362:	4313      	orrs	r3, r2
 8003364:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a16      	ldr	r2, [pc, #88]	; (80033c4 <OC6Config+0xb4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d00f      	beq.n	800338e <OC6Config+0x7e>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a15      	ldr	r2, [pc, #84]	; (80033c8 <OC6Config+0xb8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d00b      	beq.n	800338e <OC6Config+0x7e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a14      	ldr	r2, [pc, #80]	; (80033cc <OC6Config+0xbc>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d007      	beq.n	800338e <OC6Config+0x7e>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a13      	ldr	r2, [pc, #76]	; (80033d0 <OC6Config+0xc0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d003      	beq.n	800338e <OC6Config+0x7e>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a12      	ldr	r2, [pc, #72]	; (80033d4 <OC6Config+0xc4>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d109      	bne.n	80033a2 <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	029b      	lsls	r3, r3, #10
 800339c:	431a      	orrs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	4619      	mov	r1, r3
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff fc43 	bl	8002c3a <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40012c00 	.word	0x40012c00
 80033c8:	40013400 	.word	0x40013400
 80033cc:	40014000 	.word	0x40014000
 80033d0:	40014400 	.word	0x40014400
 80033d4:	40014800 	.word	0x40014800

080033d8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80033e0:	4a04      	ldr	r2, [pc, #16]	; (80033f4 <LL_SetSystemCoreClock+0x1c>)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6013      	str	r3, [r2, #0]
}
 80033e6:	bf00      	nop
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	20000000 	.word	0x20000000

080033f8 <memset>:
 80033f8:	4402      	add	r2, r0
 80033fa:	4603      	mov	r3, r0
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d100      	bne.n	8003402 <memset+0xa>
 8003400:	4770      	bx	lr
 8003402:	f803 1b01 	strb.w	r1, [r3], #1
 8003406:	e7f9      	b.n	80033fc <memset+0x4>

08003408 <__libc_init_array>:
 8003408:	b570      	push	{r4, r5, r6, lr}
 800340a:	4d0d      	ldr	r5, [pc, #52]	; (8003440 <__libc_init_array+0x38>)
 800340c:	4c0d      	ldr	r4, [pc, #52]	; (8003444 <__libc_init_array+0x3c>)
 800340e:	1b64      	subs	r4, r4, r5
 8003410:	10a4      	asrs	r4, r4, #2
 8003412:	2600      	movs	r6, #0
 8003414:	42a6      	cmp	r6, r4
 8003416:	d109      	bne.n	800342c <__libc_init_array+0x24>
 8003418:	4d0b      	ldr	r5, [pc, #44]	; (8003448 <__libc_init_array+0x40>)
 800341a:	4c0c      	ldr	r4, [pc, #48]	; (800344c <__libc_init_array+0x44>)
 800341c:	f001 f8b8 	bl	8004590 <_init>
 8003420:	1b64      	subs	r4, r4, r5
 8003422:	10a4      	asrs	r4, r4, #2
 8003424:	2600      	movs	r6, #0
 8003426:	42a6      	cmp	r6, r4
 8003428:	d105      	bne.n	8003436 <__libc_init_array+0x2e>
 800342a:	bd70      	pop	{r4, r5, r6, pc}
 800342c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003430:	4798      	blx	r3
 8003432:	3601      	adds	r6, #1
 8003434:	e7ee      	b.n	8003414 <__libc_init_array+0xc>
 8003436:	f855 3b04 	ldr.w	r3, [r5], #4
 800343a:	4798      	blx	r3
 800343c:	3601      	adds	r6, #1
 800343e:	e7f2      	b.n	8003426 <__libc_init_array+0x1e>
 8003440:	080047a0 	.word	0x080047a0
 8003444:	080047a0 	.word	0x080047a0
 8003448:	080047a0 	.word	0x080047a0
 800344c:	080047a4 	.word	0x080047a4

08003450 <tan>:
 8003450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003452:	ec53 2b10 	vmov	r2, r3, d0
 8003456:	4816      	ldr	r0, [pc, #88]	; (80034b0 <tan+0x60>)
 8003458:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800345c:	4281      	cmp	r1, r0
 800345e:	dc07      	bgt.n	8003470 <tan+0x20>
 8003460:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80034a8 <tan+0x58>
 8003464:	2001      	movs	r0, #1
 8003466:	b005      	add	sp, #20
 8003468:	f85d eb04 	ldr.w	lr, [sp], #4
 800346c:	f000 b824 	b.w	80034b8 <__kernel_tan>
 8003470:	4810      	ldr	r0, [pc, #64]	; (80034b4 <tan+0x64>)
 8003472:	4281      	cmp	r1, r0
 8003474:	dd09      	ble.n	800348a <tan+0x3a>
 8003476:	ee10 0a10 	vmov	r0, s0
 800347a:	4619      	mov	r1, r3
 800347c:	f7fc fea8 	bl	80001d0 <__aeabi_dsub>
 8003480:	ec41 0b10 	vmov	d0, r0, r1
 8003484:	b005      	add	sp, #20
 8003486:	f85d fb04 	ldr.w	pc, [sp], #4
 800348a:	4668      	mov	r0, sp
 800348c:	f000 fa20 	bl	80038d0 <__ieee754_rem_pio2>
 8003490:	0040      	lsls	r0, r0, #1
 8003492:	f000 0002 	and.w	r0, r0, #2
 8003496:	ed9d 1b02 	vldr	d1, [sp, #8]
 800349a:	ed9d 0b00 	vldr	d0, [sp]
 800349e:	f1c0 0001 	rsb	r0, r0, #1
 80034a2:	f000 f809 	bl	80034b8 <__kernel_tan>
 80034a6:	e7ed      	b.n	8003484 <tan+0x34>
	...
 80034b0:	3fe921fb 	.word	0x3fe921fb
 80034b4:	7fefffff 	.word	0x7fefffff

080034b8 <__kernel_tan>:
 80034b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034bc:	ed2d 8b06 	vpush	{d8-d10}
 80034c0:	ec5b ab10 	vmov	sl, fp, d0
 80034c4:	4be0      	ldr	r3, [pc, #896]	; (8003848 <__kernel_tan+0x390>)
 80034c6:	b083      	sub	sp, #12
 80034c8:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80034cc:	429f      	cmp	r7, r3
 80034ce:	ec59 8b11 	vmov	r8, r9, d1
 80034d2:	4606      	mov	r6, r0
 80034d4:	f8cd b000 	str.w	fp, [sp]
 80034d8:	dc61      	bgt.n	800359e <__kernel_tan+0xe6>
 80034da:	ee10 0a10 	vmov	r0, s0
 80034de:	4659      	mov	r1, fp
 80034e0:	f7fd fac8 	bl	8000a74 <__aeabi_d2iz>
 80034e4:	4605      	mov	r5, r0
 80034e6:	2800      	cmp	r0, #0
 80034e8:	f040 8083 	bne.w	80035f2 <__kernel_tan+0x13a>
 80034ec:	1c73      	adds	r3, r6, #1
 80034ee:	4652      	mov	r2, sl
 80034f0:	4313      	orrs	r3, r2
 80034f2:	433b      	orrs	r3, r7
 80034f4:	d112      	bne.n	800351c <__kernel_tan+0x64>
 80034f6:	ec4b ab10 	vmov	d0, sl, fp
 80034fa:	f000 fbef 	bl	8003cdc <fabs>
 80034fe:	49d3      	ldr	r1, [pc, #844]	; (800384c <__kernel_tan+0x394>)
 8003500:	ec53 2b10 	vmov	r2, r3, d0
 8003504:	2000      	movs	r0, #0
 8003506:	f7fd f945 	bl	8000794 <__aeabi_ddiv>
 800350a:	4682      	mov	sl, r0
 800350c:	468b      	mov	fp, r1
 800350e:	ec4b ab10 	vmov	d0, sl, fp
 8003512:	b003      	add	sp, #12
 8003514:	ecbd 8b06 	vpop	{d8-d10}
 8003518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800351c:	2e01      	cmp	r6, #1
 800351e:	d0f6      	beq.n	800350e <__kernel_tan+0x56>
 8003520:	4642      	mov	r2, r8
 8003522:	464b      	mov	r3, r9
 8003524:	4650      	mov	r0, sl
 8003526:	4659      	mov	r1, fp
 8003528:	f7fc fe54 	bl	80001d4 <__adddf3>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	460f      	mov	r7, r1
 8003532:	2000      	movs	r0, #0
 8003534:	49c6      	ldr	r1, [pc, #792]	; (8003850 <__kernel_tan+0x398>)
 8003536:	f7fd f92d 	bl	8000794 <__aeabi_ddiv>
 800353a:	e9cd 0100 	strd	r0, r1, [sp]
 800353e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003542:	462e      	mov	r6, r5
 8003544:	4652      	mov	r2, sl
 8003546:	462c      	mov	r4, r5
 8003548:	4630      	mov	r0, r6
 800354a:	461d      	mov	r5, r3
 800354c:	4639      	mov	r1, r7
 800354e:	465b      	mov	r3, fp
 8003550:	f7fc fe3e 	bl	80001d0 <__aeabi_dsub>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4640      	mov	r0, r8
 800355a:	4649      	mov	r1, r9
 800355c:	f7fc fe38 	bl	80001d0 <__aeabi_dsub>
 8003560:	4632      	mov	r2, r6
 8003562:	462b      	mov	r3, r5
 8003564:	f7fc ffec 	bl	8000540 <__aeabi_dmul>
 8003568:	4632      	mov	r2, r6
 800356a:	4680      	mov	r8, r0
 800356c:	4689      	mov	r9, r1
 800356e:	462b      	mov	r3, r5
 8003570:	4630      	mov	r0, r6
 8003572:	4639      	mov	r1, r7
 8003574:	f7fc ffe4 	bl	8000540 <__aeabi_dmul>
 8003578:	4bb4      	ldr	r3, [pc, #720]	; (800384c <__kernel_tan+0x394>)
 800357a:	2200      	movs	r2, #0
 800357c:	f7fc fe2a 	bl	80001d4 <__adddf3>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4640      	mov	r0, r8
 8003586:	4649      	mov	r1, r9
 8003588:	f7fc fe24 	bl	80001d4 <__adddf3>
 800358c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003590:	f7fc ffd6 	bl	8000540 <__aeabi_dmul>
 8003594:	4622      	mov	r2, r4
 8003596:	462b      	mov	r3, r5
 8003598:	f7fc fe1c 	bl	80001d4 <__adddf3>
 800359c:	e7b5      	b.n	800350a <__kernel_tan+0x52>
 800359e:	4bad      	ldr	r3, [pc, #692]	; (8003854 <__kernel_tan+0x39c>)
 80035a0:	429f      	cmp	r7, r3
 80035a2:	dd26      	ble.n	80035f2 <__kernel_tan+0x13a>
 80035a4:	9b00      	ldr	r3, [sp, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	da09      	bge.n	80035be <__kernel_tan+0x106>
 80035aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80035ae:	469b      	mov	fp, r3
 80035b0:	ee10 aa10 	vmov	sl, s0
 80035b4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80035b8:	ee11 8a10 	vmov	r8, s2
 80035bc:	4699      	mov	r9, r3
 80035be:	4652      	mov	r2, sl
 80035c0:	465b      	mov	r3, fp
 80035c2:	a183      	add	r1, pc, #524	; (adr r1, 80037d0 <__kernel_tan+0x318>)
 80035c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035c8:	f7fc fe02 	bl	80001d0 <__aeabi_dsub>
 80035cc:	4642      	mov	r2, r8
 80035ce:	464b      	mov	r3, r9
 80035d0:	4604      	mov	r4, r0
 80035d2:	460d      	mov	r5, r1
 80035d4:	a180      	add	r1, pc, #512	; (adr r1, 80037d8 <__kernel_tan+0x320>)
 80035d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035da:	f7fc fdf9 	bl	80001d0 <__aeabi_dsub>
 80035de:	4622      	mov	r2, r4
 80035e0:	462b      	mov	r3, r5
 80035e2:	f7fc fdf7 	bl	80001d4 <__adddf3>
 80035e6:	f04f 0800 	mov.w	r8, #0
 80035ea:	4682      	mov	sl, r0
 80035ec:	468b      	mov	fp, r1
 80035ee:	f04f 0900 	mov.w	r9, #0
 80035f2:	4652      	mov	r2, sl
 80035f4:	465b      	mov	r3, fp
 80035f6:	4650      	mov	r0, sl
 80035f8:	4659      	mov	r1, fp
 80035fa:	f7fc ffa1 	bl	8000540 <__aeabi_dmul>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	ec43 2b18 	vmov	d8, r2, r3
 8003606:	f7fc ff9b 	bl	8000540 <__aeabi_dmul>
 800360a:	ec53 2b18 	vmov	r2, r3, d8
 800360e:	4604      	mov	r4, r0
 8003610:	460d      	mov	r5, r1
 8003612:	4650      	mov	r0, sl
 8003614:	4659      	mov	r1, fp
 8003616:	f7fc ff93 	bl	8000540 <__aeabi_dmul>
 800361a:	a371      	add	r3, pc, #452	; (adr r3, 80037e0 <__kernel_tan+0x328>)
 800361c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003620:	ec41 0b19 	vmov	d9, r0, r1
 8003624:	4620      	mov	r0, r4
 8003626:	4629      	mov	r1, r5
 8003628:	f7fc ff8a 	bl	8000540 <__aeabi_dmul>
 800362c:	a36e      	add	r3, pc, #440	; (adr r3, 80037e8 <__kernel_tan+0x330>)
 800362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003632:	f7fc fdcf 	bl	80001d4 <__adddf3>
 8003636:	4622      	mov	r2, r4
 8003638:	462b      	mov	r3, r5
 800363a:	f7fc ff81 	bl	8000540 <__aeabi_dmul>
 800363e:	a36c      	add	r3, pc, #432	; (adr r3, 80037f0 <__kernel_tan+0x338>)
 8003640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003644:	f7fc fdc6 	bl	80001d4 <__adddf3>
 8003648:	4622      	mov	r2, r4
 800364a:	462b      	mov	r3, r5
 800364c:	f7fc ff78 	bl	8000540 <__aeabi_dmul>
 8003650:	a369      	add	r3, pc, #420	; (adr r3, 80037f8 <__kernel_tan+0x340>)
 8003652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003656:	f7fc fdbd 	bl	80001d4 <__adddf3>
 800365a:	4622      	mov	r2, r4
 800365c:	462b      	mov	r3, r5
 800365e:	f7fc ff6f 	bl	8000540 <__aeabi_dmul>
 8003662:	a367      	add	r3, pc, #412	; (adr r3, 8003800 <__kernel_tan+0x348>)
 8003664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003668:	f7fc fdb4 	bl	80001d4 <__adddf3>
 800366c:	4622      	mov	r2, r4
 800366e:	462b      	mov	r3, r5
 8003670:	f7fc ff66 	bl	8000540 <__aeabi_dmul>
 8003674:	a364      	add	r3, pc, #400	; (adr r3, 8003808 <__kernel_tan+0x350>)
 8003676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367a:	f7fc fdab 	bl	80001d4 <__adddf3>
 800367e:	ec53 2b18 	vmov	r2, r3, d8
 8003682:	f7fc ff5d 	bl	8000540 <__aeabi_dmul>
 8003686:	a362      	add	r3, pc, #392	; (adr r3, 8003810 <__kernel_tan+0x358>)
 8003688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368c:	ec41 0b1a 	vmov	d10, r0, r1
 8003690:	4620      	mov	r0, r4
 8003692:	4629      	mov	r1, r5
 8003694:	f7fc ff54 	bl	8000540 <__aeabi_dmul>
 8003698:	a35f      	add	r3, pc, #380	; (adr r3, 8003818 <__kernel_tan+0x360>)
 800369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369e:	f7fc fd99 	bl	80001d4 <__adddf3>
 80036a2:	4622      	mov	r2, r4
 80036a4:	462b      	mov	r3, r5
 80036a6:	f7fc ff4b 	bl	8000540 <__aeabi_dmul>
 80036aa:	a35d      	add	r3, pc, #372	; (adr r3, 8003820 <__kernel_tan+0x368>)
 80036ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b0:	f7fc fd90 	bl	80001d4 <__adddf3>
 80036b4:	4622      	mov	r2, r4
 80036b6:	462b      	mov	r3, r5
 80036b8:	f7fc ff42 	bl	8000540 <__aeabi_dmul>
 80036bc:	a35a      	add	r3, pc, #360	; (adr r3, 8003828 <__kernel_tan+0x370>)
 80036be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c2:	f7fc fd87 	bl	80001d4 <__adddf3>
 80036c6:	4622      	mov	r2, r4
 80036c8:	462b      	mov	r3, r5
 80036ca:	f7fc ff39 	bl	8000540 <__aeabi_dmul>
 80036ce:	a358      	add	r3, pc, #352	; (adr r3, 8003830 <__kernel_tan+0x378>)
 80036d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d4:	f7fc fd7e 	bl	80001d4 <__adddf3>
 80036d8:	4622      	mov	r2, r4
 80036da:	462b      	mov	r3, r5
 80036dc:	f7fc ff30 	bl	8000540 <__aeabi_dmul>
 80036e0:	a355      	add	r3, pc, #340	; (adr r3, 8003838 <__kernel_tan+0x380>)
 80036e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e6:	f7fc fd75 	bl	80001d4 <__adddf3>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	ec51 0b1a 	vmov	r0, r1, d10
 80036f2:	f7fc fd6f 	bl	80001d4 <__adddf3>
 80036f6:	ec53 2b19 	vmov	r2, r3, d9
 80036fa:	f7fc ff21 	bl	8000540 <__aeabi_dmul>
 80036fe:	4642      	mov	r2, r8
 8003700:	464b      	mov	r3, r9
 8003702:	f7fc fd67 	bl	80001d4 <__adddf3>
 8003706:	ec53 2b18 	vmov	r2, r3, d8
 800370a:	f7fc ff19 	bl	8000540 <__aeabi_dmul>
 800370e:	4642      	mov	r2, r8
 8003710:	464b      	mov	r3, r9
 8003712:	f7fc fd5f 	bl	80001d4 <__adddf3>
 8003716:	a34a      	add	r3, pc, #296	; (adr r3, 8003840 <__kernel_tan+0x388>)
 8003718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371c:	4604      	mov	r4, r0
 800371e:	460d      	mov	r5, r1
 8003720:	ec51 0b19 	vmov	r0, r1, d9
 8003724:	f7fc ff0c 	bl	8000540 <__aeabi_dmul>
 8003728:	4622      	mov	r2, r4
 800372a:	462b      	mov	r3, r5
 800372c:	f7fc fd52 	bl	80001d4 <__adddf3>
 8003730:	460b      	mov	r3, r1
 8003732:	ec41 0b18 	vmov	d8, r0, r1
 8003736:	4602      	mov	r2, r0
 8003738:	4659      	mov	r1, fp
 800373a:	4650      	mov	r0, sl
 800373c:	f7fc fd4a 	bl	80001d4 <__adddf3>
 8003740:	4b44      	ldr	r3, [pc, #272]	; (8003854 <__kernel_tan+0x39c>)
 8003742:	429f      	cmp	r7, r3
 8003744:	4604      	mov	r4, r0
 8003746:	460d      	mov	r5, r1
 8003748:	f340 8086 	ble.w	8003858 <__kernel_tan+0x3a0>
 800374c:	4630      	mov	r0, r6
 800374e:	f7fc fe8d 	bl	800046c <__aeabi_i2d>
 8003752:	4622      	mov	r2, r4
 8003754:	4680      	mov	r8, r0
 8003756:	4689      	mov	r9, r1
 8003758:	462b      	mov	r3, r5
 800375a:	4620      	mov	r0, r4
 800375c:	4629      	mov	r1, r5
 800375e:	f7fc feef 	bl	8000540 <__aeabi_dmul>
 8003762:	4642      	mov	r2, r8
 8003764:	4606      	mov	r6, r0
 8003766:	460f      	mov	r7, r1
 8003768:	464b      	mov	r3, r9
 800376a:	4620      	mov	r0, r4
 800376c:	4629      	mov	r1, r5
 800376e:	f7fc fd31 	bl	80001d4 <__adddf3>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	4630      	mov	r0, r6
 8003778:	4639      	mov	r1, r7
 800377a:	f7fd f80b 	bl	8000794 <__aeabi_ddiv>
 800377e:	ec53 2b18 	vmov	r2, r3, d8
 8003782:	f7fc fd25 	bl	80001d0 <__aeabi_dsub>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	4650      	mov	r0, sl
 800378c:	4659      	mov	r1, fp
 800378e:	f7fc fd1f 	bl	80001d0 <__aeabi_dsub>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	f7fc fd1d 	bl	80001d4 <__adddf3>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4640      	mov	r0, r8
 80037a0:	4649      	mov	r1, r9
 80037a2:	f7fc fd15 	bl	80001d0 <__aeabi_dsub>
 80037a6:	9b00      	ldr	r3, [sp, #0]
 80037a8:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 80037ac:	f00a 0a02 	and.w	sl, sl, #2
 80037b0:	4604      	mov	r4, r0
 80037b2:	f1ca 0001 	rsb	r0, sl, #1
 80037b6:	460d      	mov	r5, r1
 80037b8:	f7fc fe58 	bl	800046c <__aeabi_i2d>
 80037bc:	4602      	mov	r2, r0
 80037be:	460b      	mov	r3, r1
 80037c0:	4620      	mov	r0, r4
 80037c2:	4629      	mov	r1, r5
 80037c4:	f7fc febc 	bl	8000540 <__aeabi_dmul>
 80037c8:	e69f      	b.n	800350a <__kernel_tan+0x52>
 80037ca:	bf00      	nop
 80037cc:	f3af 8000 	nop.w
 80037d0:	54442d18 	.word	0x54442d18
 80037d4:	3fe921fb 	.word	0x3fe921fb
 80037d8:	33145c07 	.word	0x33145c07
 80037dc:	3c81a626 	.word	0x3c81a626
 80037e0:	74bf7ad4 	.word	0x74bf7ad4
 80037e4:	3efb2a70 	.word	0x3efb2a70
 80037e8:	32f0a7e9 	.word	0x32f0a7e9
 80037ec:	3f12b80f 	.word	0x3f12b80f
 80037f0:	1a8d1068 	.word	0x1a8d1068
 80037f4:	3f3026f7 	.word	0x3f3026f7
 80037f8:	fee08315 	.word	0xfee08315
 80037fc:	3f57dbc8 	.word	0x3f57dbc8
 8003800:	e96e8493 	.word	0xe96e8493
 8003804:	3f8226e3 	.word	0x3f8226e3
 8003808:	1bb341fe 	.word	0x1bb341fe
 800380c:	3faba1ba 	.word	0x3faba1ba
 8003810:	db605373 	.word	0xdb605373
 8003814:	bef375cb 	.word	0xbef375cb
 8003818:	a03792a6 	.word	0xa03792a6
 800381c:	3f147e88 	.word	0x3f147e88
 8003820:	f2f26501 	.word	0xf2f26501
 8003824:	3f4344d8 	.word	0x3f4344d8
 8003828:	c9560328 	.word	0xc9560328
 800382c:	3f6d6d22 	.word	0x3f6d6d22
 8003830:	8406d637 	.word	0x8406d637
 8003834:	3f9664f4 	.word	0x3f9664f4
 8003838:	1110fe7a 	.word	0x1110fe7a
 800383c:	3fc11111 	.word	0x3fc11111
 8003840:	55555563 	.word	0x55555563
 8003844:	3fd55555 	.word	0x3fd55555
 8003848:	3e2fffff 	.word	0x3e2fffff
 800384c:	3ff00000 	.word	0x3ff00000
 8003850:	bff00000 	.word	0xbff00000
 8003854:	3fe59427 	.word	0x3fe59427
 8003858:	2e01      	cmp	r6, #1
 800385a:	d02f      	beq.n	80038bc <__kernel_tan+0x404>
 800385c:	460f      	mov	r7, r1
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4689      	mov	r9, r1
 8003864:	2000      	movs	r0, #0
 8003866:	4917      	ldr	r1, [pc, #92]	; (80038c4 <__kernel_tan+0x40c>)
 8003868:	f7fc ff94 	bl	8000794 <__aeabi_ddiv>
 800386c:	2600      	movs	r6, #0
 800386e:	e9cd 0100 	strd	r0, r1, [sp]
 8003872:	4652      	mov	r2, sl
 8003874:	465b      	mov	r3, fp
 8003876:	4630      	mov	r0, r6
 8003878:	4639      	mov	r1, r7
 800387a:	f7fc fca9 	bl	80001d0 <__aeabi_dsub>
 800387e:	e9dd 4500 	ldrd	r4, r5, [sp]
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	ec51 0b18 	vmov	r0, r1, d8
 800388a:	f7fc fca1 	bl	80001d0 <__aeabi_dsub>
 800388e:	4632      	mov	r2, r6
 8003890:	462b      	mov	r3, r5
 8003892:	f7fc fe55 	bl	8000540 <__aeabi_dmul>
 8003896:	46b0      	mov	r8, r6
 8003898:	460f      	mov	r7, r1
 800389a:	4642      	mov	r2, r8
 800389c:	462b      	mov	r3, r5
 800389e:	4634      	mov	r4, r6
 80038a0:	4649      	mov	r1, r9
 80038a2:	4606      	mov	r6, r0
 80038a4:	4640      	mov	r0, r8
 80038a6:	f7fc fe4b 	bl	8000540 <__aeabi_dmul>
 80038aa:	4b07      	ldr	r3, [pc, #28]	; (80038c8 <__kernel_tan+0x410>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	f7fc fc91 	bl	80001d4 <__adddf3>
 80038b2:	4602      	mov	r2, r0
 80038b4:	460b      	mov	r3, r1
 80038b6:	4630      	mov	r0, r6
 80038b8:	4639      	mov	r1, r7
 80038ba:	e665      	b.n	8003588 <__kernel_tan+0xd0>
 80038bc:	4682      	mov	sl, r0
 80038be:	468b      	mov	fp, r1
 80038c0:	e625      	b.n	800350e <__kernel_tan+0x56>
 80038c2:	bf00      	nop
 80038c4:	bff00000 	.word	0xbff00000
 80038c8:	3ff00000 	.word	0x3ff00000
 80038cc:	00000000 	.word	0x00000000

080038d0 <__ieee754_rem_pio2>:
 80038d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038d4:	ed2d 8b02 	vpush	{d8}
 80038d8:	ec55 4b10 	vmov	r4, r5, d0
 80038dc:	4bca      	ldr	r3, [pc, #808]	; (8003c08 <__ieee754_rem_pio2+0x338>)
 80038de:	b08b      	sub	sp, #44	; 0x2c
 80038e0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80038e4:	4598      	cmp	r8, r3
 80038e6:	4682      	mov	sl, r0
 80038e8:	9502      	str	r5, [sp, #8]
 80038ea:	dc08      	bgt.n	80038fe <__ieee754_rem_pio2+0x2e>
 80038ec:	2200      	movs	r2, #0
 80038ee:	2300      	movs	r3, #0
 80038f0:	ed80 0b00 	vstr	d0, [r0]
 80038f4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80038f8:	f04f 0b00 	mov.w	fp, #0
 80038fc:	e028      	b.n	8003950 <__ieee754_rem_pio2+0x80>
 80038fe:	4bc3      	ldr	r3, [pc, #780]	; (8003c0c <__ieee754_rem_pio2+0x33c>)
 8003900:	4598      	cmp	r8, r3
 8003902:	dc78      	bgt.n	80039f6 <__ieee754_rem_pio2+0x126>
 8003904:	9b02      	ldr	r3, [sp, #8]
 8003906:	4ec2      	ldr	r6, [pc, #776]	; (8003c10 <__ieee754_rem_pio2+0x340>)
 8003908:	2b00      	cmp	r3, #0
 800390a:	ee10 0a10 	vmov	r0, s0
 800390e:	a3b0      	add	r3, pc, #704	; (adr r3, 8003bd0 <__ieee754_rem_pio2+0x300>)
 8003910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003914:	4629      	mov	r1, r5
 8003916:	dd39      	ble.n	800398c <__ieee754_rem_pio2+0xbc>
 8003918:	f7fc fc5a 	bl	80001d0 <__aeabi_dsub>
 800391c:	45b0      	cmp	r8, r6
 800391e:	4604      	mov	r4, r0
 8003920:	460d      	mov	r5, r1
 8003922:	d01b      	beq.n	800395c <__ieee754_rem_pio2+0x8c>
 8003924:	a3ac      	add	r3, pc, #688	; (adr r3, 8003bd8 <__ieee754_rem_pio2+0x308>)
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	f7fc fc51 	bl	80001d0 <__aeabi_dsub>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	e9ca 2300 	strd	r2, r3, [sl]
 8003936:	4620      	mov	r0, r4
 8003938:	4629      	mov	r1, r5
 800393a:	f7fc fc49 	bl	80001d0 <__aeabi_dsub>
 800393e:	a3a6      	add	r3, pc, #664	; (adr r3, 8003bd8 <__ieee754_rem_pio2+0x308>)
 8003940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003944:	f7fc fc44 	bl	80001d0 <__aeabi_dsub>
 8003948:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800394c:	f04f 0b01 	mov.w	fp, #1
 8003950:	4658      	mov	r0, fp
 8003952:	b00b      	add	sp, #44	; 0x2c
 8003954:	ecbd 8b02 	vpop	{d8}
 8003958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800395c:	a3a0      	add	r3, pc, #640	; (adr r3, 8003be0 <__ieee754_rem_pio2+0x310>)
 800395e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003962:	f7fc fc35 	bl	80001d0 <__aeabi_dsub>
 8003966:	a3a0      	add	r3, pc, #640	; (adr r3, 8003be8 <__ieee754_rem_pio2+0x318>)
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	4604      	mov	r4, r0
 800396e:	460d      	mov	r5, r1
 8003970:	f7fc fc2e 	bl	80001d0 <__aeabi_dsub>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	e9ca 2300 	strd	r2, r3, [sl]
 800397c:	4620      	mov	r0, r4
 800397e:	4629      	mov	r1, r5
 8003980:	f7fc fc26 	bl	80001d0 <__aeabi_dsub>
 8003984:	a398      	add	r3, pc, #608	; (adr r3, 8003be8 <__ieee754_rem_pio2+0x318>)
 8003986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398a:	e7db      	b.n	8003944 <__ieee754_rem_pio2+0x74>
 800398c:	f7fc fc22 	bl	80001d4 <__adddf3>
 8003990:	45b0      	cmp	r8, r6
 8003992:	4604      	mov	r4, r0
 8003994:	460d      	mov	r5, r1
 8003996:	d016      	beq.n	80039c6 <__ieee754_rem_pio2+0xf6>
 8003998:	a38f      	add	r3, pc, #572	; (adr r3, 8003bd8 <__ieee754_rem_pio2+0x308>)
 800399a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399e:	f7fc fc19 	bl	80001d4 <__adddf3>
 80039a2:	4602      	mov	r2, r0
 80039a4:	460b      	mov	r3, r1
 80039a6:	e9ca 2300 	strd	r2, r3, [sl]
 80039aa:	4620      	mov	r0, r4
 80039ac:	4629      	mov	r1, r5
 80039ae:	f7fc fc0f 	bl	80001d0 <__aeabi_dsub>
 80039b2:	a389      	add	r3, pc, #548	; (adr r3, 8003bd8 <__ieee754_rem_pio2+0x308>)
 80039b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b8:	f7fc fc0c 	bl	80001d4 <__adddf3>
 80039bc:	f04f 3bff 	mov.w	fp, #4294967295
 80039c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80039c4:	e7c4      	b.n	8003950 <__ieee754_rem_pio2+0x80>
 80039c6:	a386      	add	r3, pc, #536	; (adr r3, 8003be0 <__ieee754_rem_pio2+0x310>)
 80039c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039cc:	f7fc fc02 	bl	80001d4 <__adddf3>
 80039d0:	a385      	add	r3, pc, #532	; (adr r3, 8003be8 <__ieee754_rem_pio2+0x318>)
 80039d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d6:	4604      	mov	r4, r0
 80039d8:	460d      	mov	r5, r1
 80039da:	f7fc fbfb 	bl	80001d4 <__adddf3>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	e9ca 2300 	strd	r2, r3, [sl]
 80039e6:	4620      	mov	r0, r4
 80039e8:	4629      	mov	r1, r5
 80039ea:	f7fc fbf1 	bl	80001d0 <__aeabi_dsub>
 80039ee:	a37e      	add	r3, pc, #504	; (adr r3, 8003be8 <__ieee754_rem_pio2+0x318>)
 80039f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f4:	e7e0      	b.n	80039b8 <__ieee754_rem_pio2+0xe8>
 80039f6:	4b87      	ldr	r3, [pc, #540]	; (8003c14 <__ieee754_rem_pio2+0x344>)
 80039f8:	4598      	cmp	r8, r3
 80039fa:	f300 80d8 	bgt.w	8003bae <__ieee754_rem_pio2+0x2de>
 80039fe:	f000 f96d 	bl	8003cdc <fabs>
 8003a02:	ec55 4b10 	vmov	r4, r5, d0
 8003a06:	ee10 0a10 	vmov	r0, s0
 8003a0a:	a379      	add	r3, pc, #484	; (adr r3, 8003bf0 <__ieee754_rem_pio2+0x320>)
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	4629      	mov	r1, r5
 8003a12:	f7fc fd95 	bl	8000540 <__aeabi_dmul>
 8003a16:	4b80      	ldr	r3, [pc, #512]	; (8003c18 <__ieee754_rem_pio2+0x348>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f7fc fbdb 	bl	80001d4 <__adddf3>
 8003a1e:	f7fd f829 	bl	8000a74 <__aeabi_d2iz>
 8003a22:	4683      	mov	fp, r0
 8003a24:	f7fc fd22 	bl	800046c <__aeabi_i2d>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	ec43 2b18 	vmov	d8, r2, r3
 8003a30:	a367      	add	r3, pc, #412	; (adr r3, 8003bd0 <__ieee754_rem_pio2+0x300>)
 8003a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a36:	f7fc fd83 	bl	8000540 <__aeabi_dmul>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4620      	mov	r0, r4
 8003a40:	4629      	mov	r1, r5
 8003a42:	f7fc fbc5 	bl	80001d0 <__aeabi_dsub>
 8003a46:	a364      	add	r3, pc, #400	; (adr r3, 8003bd8 <__ieee754_rem_pio2+0x308>)
 8003a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4c:	4606      	mov	r6, r0
 8003a4e:	460f      	mov	r7, r1
 8003a50:	ec51 0b18 	vmov	r0, r1, d8
 8003a54:	f7fc fd74 	bl	8000540 <__aeabi_dmul>
 8003a58:	f1bb 0f1f 	cmp.w	fp, #31
 8003a5c:	4604      	mov	r4, r0
 8003a5e:	460d      	mov	r5, r1
 8003a60:	dc0d      	bgt.n	8003a7e <__ieee754_rem_pio2+0x1ae>
 8003a62:	4b6e      	ldr	r3, [pc, #440]	; (8003c1c <__ieee754_rem_pio2+0x34c>)
 8003a64:	f10b 32ff 	add.w	r2, fp, #4294967295
 8003a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a6c:	4543      	cmp	r3, r8
 8003a6e:	d006      	beq.n	8003a7e <__ieee754_rem_pio2+0x1ae>
 8003a70:	4622      	mov	r2, r4
 8003a72:	462b      	mov	r3, r5
 8003a74:	4630      	mov	r0, r6
 8003a76:	4639      	mov	r1, r7
 8003a78:	f7fc fbaa 	bl	80001d0 <__aeabi_dsub>
 8003a7c:	e00e      	b.n	8003a9c <__ieee754_rem_pio2+0x1cc>
 8003a7e:	462b      	mov	r3, r5
 8003a80:	4622      	mov	r2, r4
 8003a82:	4630      	mov	r0, r6
 8003a84:	4639      	mov	r1, r7
 8003a86:	f7fc fba3 	bl	80001d0 <__aeabi_dsub>
 8003a8a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003a8e:	9303      	str	r3, [sp, #12]
 8003a90:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003a94:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003a98:	2b10      	cmp	r3, #16
 8003a9a:	dc02      	bgt.n	8003aa2 <__ieee754_rem_pio2+0x1d2>
 8003a9c:	e9ca 0100 	strd	r0, r1, [sl]
 8003aa0:	e039      	b.n	8003b16 <__ieee754_rem_pio2+0x246>
 8003aa2:	a34f      	add	r3, pc, #316	; (adr r3, 8003be0 <__ieee754_rem_pio2+0x310>)
 8003aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa8:	ec51 0b18 	vmov	r0, r1, d8
 8003aac:	f7fc fd48 	bl	8000540 <__aeabi_dmul>
 8003ab0:	4604      	mov	r4, r0
 8003ab2:	460d      	mov	r5, r1
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	4630      	mov	r0, r6
 8003aba:	4639      	mov	r1, r7
 8003abc:	f7fc fb88 	bl	80001d0 <__aeabi_dsub>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4680      	mov	r8, r0
 8003ac6:	4689      	mov	r9, r1
 8003ac8:	4630      	mov	r0, r6
 8003aca:	4639      	mov	r1, r7
 8003acc:	f7fc fb80 	bl	80001d0 <__aeabi_dsub>
 8003ad0:	4622      	mov	r2, r4
 8003ad2:	462b      	mov	r3, r5
 8003ad4:	f7fc fb7c 	bl	80001d0 <__aeabi_dsub>
 8003ad8:	a343      	add	r3, pc, #268	; (adr r3, 8003be8 <__ieee754_rem_pio2+0x318>)
 8003ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ade:	4604      	mov	r4, r0
 8003ae0:	460d      	mov	r5, r1
 8003ae2:	ec51 0b18 	vmov	r0, r1, d8
 8003ae6:	f7fc fd2b 	bl	8000540 <__aeabi_dmul>
 8003aea:	4622      	mov	r2, r4
 8003aec:	462b      	mov	r3, r5
 8003aee:	f7fc fb6f 	bl	80001d0 <__aeabi_dsub>
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	4604      	mov	r4, r0
 8003af8:	460d      	mov	r5, r1
 8003afa:	4640      	mov	r0, r8
 8003afc:	4649      	mov	r1, r9
 8003afe:	f7fc fb67 	bl	80001d0 <__aeabi_dsub>
 8003b02:	9a03      	ldr	r2, [sp, #12]
 8003b04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b31      	cmp	r3, #49	; 0x31
 8003b0c:	dc24      	bgt.n	8003b58 <__ieee754_rem_pio2+0x288>
 8003b0e:	e9ca 0100 	strd	r0, r1, [sl]
 8003b12:	4646      	mov	r6, r8
 8003b14:	464f      	mov	r7, r9
 8003b16:	e9da 8900 	ldrd	r8, r9, [sl]
 8003b1a:	4630      	mov	r0, r6
 8003b1c:	4642      	mov	r2, r8
 8003b1e:	464b      	mov	r3, r9
 8003b20:	4639      	mov	r1, r7
 8003b22:	f7fc fb55 	bl	80001d0 <__aeabi_dsub>
 8003b26:	462b      	mov	r3, r5
 8003b28:	4622      	mov	r2, r4
 8003b2a:	f7fc fb51 	bl	80001d0 <__aeabi_dsub>
 8003b2e:	9b02      	ldr	r3, [sp, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003b36:	f6bf af0b 	bge.w	8003950 <__ieee754_rem_pio2+0x80>
 8003b3a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003b3e:	f8ca 3004 	str.w	r3, [sl, #4]
 8003b42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003b46:	f8ca 8000 	str.w	r8, [sl]
 8003b4a:	f8ca 0008 	str.w	r0, [sl, #8]
 8003b4e:	f8ca 300c 	str.w	r3, [sl, #12]
 8003b52:	f1cb 0b00 	rsb	fp, fp, #0
 8003b56:	e6fb      	b.n	8003950 <__ieee754_rem_pio2+0x80>
 8003b58:	a327      	add	r3, pc, #156	; (adr r3, 8003bf8 <__ieee754_rem_pio2+0x328>)
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	ec51 0b18 	vmov	r0, r1, d8
 8003b62:	f7fc fced 	bl	8000540 <__aeabi_dmul>
 8003b66:	4604      	mov	r4, r0
 8003b68:	460d      	mov	r5, r1
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	4640      	mov	r0, r8
 8003b70:	4649      	mov	r1, r9
 8003b72:	f7fc fb2d 	bl	80001d0 <__aeabi_dsub>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4606      	mov	r6, r0
 8003b7c:	460f      	mov	r7, r1
 8003b7e:	4640      	mov	r0, r8
 8003b80:	4649      	mov	r1, r9
 8003b82:	f7fc fb25 	bl	80001d0 <__aeabi_dsub>
 8003b86:	4622      	mov	r2, r4
 8003b88:	462b      	mov	r3, r5
 8003b8a:	f7fc fb21 	bl	80001d0 <__aeabi_dsub>
 8003b8e:	a31c      	add	r3, pc, #112	; (adr r3, 8003c00 <__ieee754_rem_pio2+0x330>)
 8003b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b94:	4604      	mov	r4, r0
 8003b96:	460d      	mov	r5, r1
 8003b98:	ec51 0b18 	vmov	r0, r1, d8
 8003b9c:	f7fc fcd0 	bl	8000540 <__aeabi_dmul>
 8003ba0:	4622      	mov	r2, r4
 8003ba2:	462b      	mov	r3, r5
 8003ba4:	f7fc fb14 	bl	80001d0 <__aeabi_dsub>
 8003ba8:	4604      	mov	r4, r0
 8003baa:	460d      	mov	r5, r1
 8003bac:	e760      	b.n	8003a70 <__ieee754_rem_pio2+0x1a0>
 8003bae:	4b1c      	ldr	r3, [pc, #112]	; (8003c20 <__ieee754_rem_pio2+0x350>)
 8003bb0:	4598      	cmp	r8, r3
 8003bb2:	dd37      	ble.n	8003c24 <__ieee754_rem_pio2+0x354>
 8003bb4:	ee10 2a10 	vmov	r2, s0
 8003bb8:	462b      	mov	r3, r5
 8003bba:	4620      	mov	r0, r4
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	f7fc fb07 	bl	80001d0 <__aeabi_dsub>
 8003bc2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003bc6:	e9ca 0100 	strd	r0, r1, [sl]
 8003bca:	e695      	b.n	80038f8 <__ieee754_rem_pio2+0x28>
 8003bcc:	f3af 8000 	nop.w
 8003bd0:	54400000 	.word	0x54400000
 8003bd4:	3ff921fb 	.word	0x3ff921fb
 8003bd8:	1a626331 	.word	0x1a626331
 8003bdc:	3dd0b461 	.word	0x3dd0b461
 8003be0:	1a600000 	.word	0x1a600000
 8003be4:	3dd0b461 	.word	0x3dd0b461
 8003be8:	2e037073 	.word	0x2e037073
 8003bec:	3ba3198a 	.word	0x3ba3198a
 8003bf0:	6dc9c883 	.word	0x6dc9c883
 8003bf4:	3fe45f30 	.word	0x3fe45f30
 8003bf8:	2e000000 	.word	0x2e000000
 8003bfc:	3ba3198a 	.word	0x3ba3198a
 8003c00:	252049c1 	.word	0x252049c1
 8003c04:	397b839a 	.word	0x397b839a
 8003c08:	3fe921fb 	.word	0x3fe921fb
 8003c0c:	4002d97b 	.word	0x4002d97b
 8003c10:	3ff921fb 	.word	0x3ff921fb
 8003c14:	413921fb 	.word	0x413921fb
 8003c18:	3fe00000 	.word	0x3fe00000
 8003c1c:	080045c8 	.word	0x080045c8
 8003c20:	7fefffff 	.word	0x7fefffff
 8003c24:	ea4f 5628 	mov.w	r6, r8, asr #20
 8003c28:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8003c2c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8003c30:	4620      	mov	r0, r4
 8003c32:	460d      	mov	r5, r1
 8003c34:	f7fc ff1e 	bl	8000a74 <__aeabi_d2iz>
 8003c38:	f7fc fc18 	bl	800046c <__aeabi_i2d>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4620      	mov	r0, r4
 8003c42:	4629      	mov	r1, r5
 8003c44:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c48:	f7fc fac2 	bl	80001d0 <__aeabi_dsub>
 8003c4c:	4b21      	ldr	r3, [pc, #132]	; (8003cd4 <__ieee754_rem_pio2+0x404>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f7fc fc76 	bl	8000540 <__aeabi_dmul>
 8003c54:	460d      	mov	r5, r1
 8003c56:	4604      	mov	r4, r0
 8003c58:	f7fc ff0c 	bl	8000a74 <__aeabi_d2iz>
 8003c5c:	f7fc fc06 	bl	800046c <__aeabi_i2d>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4620      	mov	r0, r4
 8003c66:	4629      	mov	r1, r5
 8003c68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003c6c:	f7fc fab0 	bl	80001d0 <__aeabi_dsub>
 8003c70:	4b18      	ldr	r3, [pc, #96]	; (8003cd4 <__ieee754_rem_pio2+0x404>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	f7fc fc64 	bl	8000540 <__aeabi_dmul>
 8003c78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003c7c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8003c80:	2703      	movs	r7, #3
 8003c82:	2400      	movs	r4, #0
 8003c84:	2500      	movs	r5, #0
 8003c86:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8003c8a:	4622      	mov	r2, r4
 8003c8c:	462b      	mov	r3, r5
 8003c8e:	46b9      	mov	r9, r7
 8003c90:	3f01      	subs	r7, #1
 8003c92:	f7fc febd 	bl	8000a10 <__aeabi_dcmpeq>
 8003c96:	2800      	cmp	r0, #0
 8003c98:	d1f5      	bne.n	8003c86 <__ieee754_rem_pio2+0x3b6>
 8003c9a:	4b0f      	ldr	r3, [pc, #60]	; (8003cd8 <__ieee754_rem_pio2+0x408>)
 8003c9c:	9301      	str	r3, [sp, #4]
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	4632      	mov	r2, r6
 8003ca4:	464b      	mov	r3, r9
 8003ca6:	4651      	mov	r1, sl
 8003ca8:	a804      	add	r0, sp, #16
 8003caa:	f000 f821 	bl	8003cf0 <__kernel_rem_pio2>
 8003cae:	9b02      	ldr	r3, [sp, #8]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	4683      	mov	fp, r0
 8003cb4:	f6bf ae4c 	bge.w	8003950 <__ieee754_rem_pio2+0x80>
 8003cb8:	e9da 2100 	ldrd	r2, r1, [sl]
 8003cbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003cc0:	e9ca 2300 	strd	r2, r3, [sl]
 8003cc4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8003cc8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003ccc:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8003cd0:	e73f      	b.n	8003b52 <__ieee754_rem_pio2+0x282>
 8003cd2:	bf00      	nop
 8003cd4:	41700000 	.word	0x41700000
 8003cd8:	08004648 	.word	0x08004648

08003cdc <fabs>:
 8003cdc:	ec51 0b10 	vmov	r0, r1, d0
 8003ce0:	ee10 2a10 	vmov	r2, s0
 8003ce4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003ce8:	ec43 2b10 	vmov	d0, r2, r3
 8003cec:	4770      	bx	lr
	...

08003cf0 <__kernel_rem_pio2>:
 8003cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf4:	ed2d 8b02 	vpush	{d8}
 8003cf8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8003cfc:	f112 0f14 	cmn.w	r2, #20
 8003d00:	9306      	str	r3, [sp, #24]
 8003d02:	9104      	str	r1, [sp, #16]
 8003d04:	4bc2      	ldr	r3, [pc, #776]	; (8004010 <__kernel_rem_pio2+0x320>)
 8003d06:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8003d08:	9009      	str	r0, [sp, #36]	; 0x24
 8003d0a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	9b06      	ldr	r3, [sp, #24]
 8003d12:	f103 33ff 	add.w	r3, r3, #4294967295
 8003d16:	bfa8      	it	ge
 8003d18:	1ed4      	subge	r4, r2, #3
 8003d1a:	9305      	str	r3, [sp, #20]
 8003d1c:	bfb2      	itee	lt
 8003d1e:	2400      	movlt	r4, #0
 8003d20:	2318      	movge	r3, #24
 8003d22:	fb94 f4f3 	sdivge	r4, r4, r3
 8003d26:	f06f 0317 	mvn.w	r3, #23
 8003d2a:	fb04 3303 	mla	r3, r4, r3, r3
 8003d2e:	eb03 0a02 	add.w	sl, r3, r2
 8003d32:	9b00      	ldr	r3, [sp, #0]
 8003d34:	9a05      	ldr	r2, [sp, #20]
 8003d36:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8004000 <__kernel_rem_pio2+0x310>
 8003d3a:	eb03 0802 	add.w	r8, r3, r2
 8003d3e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003d40:	1aa7      	subs	r7, r4, r2
 8003d42:	ae20      	add	r6, sp, #128	; 0x80
 8003d44:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003d48:	2500      	movs	r5, #0
 8003d4a:	4545      	cmp	r5, r8
 8003d4c:	dd13      	ble.n	8003d76 <__kernel_rem_pio2+0x86>
 8003d4e:	9b06      	ldr	r3, [sp, #24]
 8003d50:	aa20      	add	r2, sp, #128	; 0x80
 8003d52:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003d56:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8003d5a:	f04f 0800 	mov.w	r8, #0
 8003d5e:	9b00      	ldr	r3, [sp, #0]
 8003d60:	4598      	cmp	r8, r3
 8003d62:	dc31      	bgt.n	8003dc8 <__kernel_rem_pio2+0xd8>
 8003d64:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8004000 <__kernel_rem_pio2+0x310>
 8003d68:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8003d6c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003d70:	462f      	mov	r7, r5
 8003d72:	2600      	movs	r6, #0
 8003d74:	e01b      	b.n	8003dae <__kernel_rem_pio2+0xbe>
 8003d76:	42ef      	cmn	r7, r5
 8003d78:	d407      	bmi.n	8003d8a <__kernel_rem_pio2+0x9a>
 8003d7a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003d7e:	f7fc fb75 	bl	800046c <__aeabi_i2d>
 8003d82:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003d86:	3501      	adds	r5, #1
 8003d88:	e7df      	b.n	8003d4a <__kernel_rem_pio2+0x5a>
 8003d8a:	ec51 0b18 	vmov	r0, r1, d8
 8003d8e:	e7f8      	b.n	8003d82 <__kernel_rem_pio2+0x92>
 8003d90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d94:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003d98:	f7fc fbd2 	bl	8000540 <__aeabi_dmul>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003da4:	f7fc fa16 	bl	80001d4 <__adddf3>
 8003da8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003dac:	3601      	adds	r6, #1
 8003dae:	9b05      	ldr	r3, [sp, #20]
 8003db0:	429e      	cmp	r6, r3
 8003db2:	f1a7 0708 	sub.w	r7, r7, #8
 8003db6:	ddeb      	ble.n	8003d90 <__kernel_rem_pio2+0xa0>
 8003db8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003dbc:	f108 0801 	add.w	r8, r8, #1
 8003dc0:	ecab 7b02 	vstmia	fp!, {d7}
 8003dc4:	3508      	adds	r5, #8
 8003dc6:	e7ca      	b.n	8003d5e <__kernel_rem_pio2+0x6e>
 8003dc8:	9b00      	ldr	r3, [sp, #0]
 8003dca:	aa0c      	add	r2, sp, #48	; 0x30
 8003dcc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003dd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003dd2:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003dd4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003dd8:	9c00      	ldr	r4, [sp, #0]
 8003dda:	930a      	str	r3, [sp, #40]	; 0x28
 8003ddc:	00e3      	lsls	r3, r4, #3
 8003dde:	9308      	str	r3, [sp, #32]
 8003de0:	ab98      	add	r3, sp, #608	; 0x260
 8003de2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003de6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8003dea:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8003dee:	ab70      	add	r3, sp, #448	; 0x1c0
 8003df0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8003df4:	46c3      	mov	fp, r8
 8003df6:	46a1      	mov	r9, r4
 8003df8:	f1b9 0f00 	cmp.w	r9, #0
 8003dfc:	f1a5 0508 	sub.w	r5, r5, #8
 8003e00:	dc77      	bgt.n	8003ef2 <__kernel_rem_pio2+0x202>
 8003e02:	ec47 6b10 	vmov	d0, r6, r7
 8003e06:	4650      	mov	r0, sl
 8003e08:	f000 fac2 	bl	8004390 <scalbn>
 8003e0c:	ec57 6b10 	vmov	r6, r7, d0
 8003e10:	2200      	movs	r2, #0
 8003e12:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003e16:	ee10 0a10 	vmov	r0, s0
 8003e1a:	4639      	mov	r1, r7
 8003e1c:	f7fc fb90 	bl	8000540 <__aeabi_dmul>
 8003e20:	ec41 0b10 	vmov	d0, r0, r1
 8003e24:	f000 fb34 	bl	8004490 <floor>
 8003e28:	4b7a      	ldr	r3, [pc, #488]	; (8004014 <__kernel_rem_pio2+0x324>)
 8003e2a:	ec51 0b10 	vmov	r0, r1, d0
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f7fc fb86 	bl	8000540 <__aeabi_dmul>
 8003e34:	4602      	mov	r2, r0
 8003e36:	460b      	mov	r3, r1
 8003e38:	4630      	mov	r0, r6
 8003e3a:	4639      	mov	r1, r7
 8003e3c:	f7fc f9c8 	bl	80001d0 <__aeabi_dsub>
 8003e40:	460f      	mov	r7, r1
 8003e42:	4606      	mov	r6, r0
 8003e44:	f7fc fe16 	bl	8000a74 <__aeabi_d2iz>
 8003e48:	9002      	str	r0, [sp, #8]
 8003e4a:	f7fc fb0f 	bl	800046c <__aeabi_i2d>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4630      	mov	r0, r6
 8003e54:	4639      	mov	r1, r7
 8003e56:	f7fc f9bb 	bl	80001d0 <__aeabi_dsub>
 8003e5a:	f1ba 0f00 	cmp.w	sl, #0
 8003e5e:	4606      	mov	r6, r0
 8003e60:	460f      	mov	r7, r1
 8003e62:	dd6d      	ble.n	8003f40 <__kernel_rem_pio2+0x250>
 8003e64:	1e61      	subs	r1, r4, #1
 8003e66:	ab0c      	add	r3, sp, #48	; 0x30
 8003e68:	9d02      	ldr	r5, [sp, #8]
 8003e6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003e6e:	f1ca 0018 	rsb	r0, sl, #24
 8003e72:	fa43 f200 	asr.w	r2, r3, r0
 8003e76:	4415      	add	r5, r2
 8003e78:	4082      	lsls	r2, r0
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	aa0c      	add	r2, sp, #48	; 0x30
 8003e7e:	9502      	str	r5, [sp, #8]
 8003e80:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003e84:	f1ca 0217 	rsb	r2, sl, #23
 8003e88:	fa43 fb02 	asr.w	fp, r3, r2
 8003e8c:	f1bb 0f00 	cmp.w	fp, #0
 8003e90:	dd65      	ble.n	8003f5e <__kernel_rem_pio2+0x26e>
 8003e92:	9b02      	ldr	r3, [sp, #8]
 8003e94:	2200      	movs	r2, #0
 8003e96:	3301      	adds	r3, #1
 8003e98:	9302      	str	r3, [sp, #8]
 8003e9a:	4615      	mov	r5, r2
 8003e9c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8003ea0:	4294      	cmp	r4, r2
 8003ea2:	f300 809f 	bgt.w	8003fe4 <__kernel_rem_pio2+0x2f4>
 8003ea6:	f1ba 0f00 	cmp.w	sl, #0
 8003eaa:	dd07      	ble.n	8003ebc <__kernel_rem_pio2+0x1cc>
 8003eac:	f1ba 0f01 	cmp.w	sl, #1
 8003eb0:	f000 80c1 	beq.w	8004036 <__kernel_rem_pio2+0x346>
 8003eb4:	f1ba 0f02 	cmp.w	sl, #2
 8003eb8:	f000 80c7 	beq.w	800404a <__kernel_rem_pio2+0x35a>
 8003ebc:	f1bb 0f02 	cmp.w	fp, #2
 8003ec0:	d14d      	bne.n	8003f5e <__kernel_rem_pio2+0x26e>
 8003ec2:	4632      	mov	r2, r6
 8003ec4:	463b      	mov	r3, r7
 8003ec6:	4954      	ldr	r1, [pc, #336]	; (8004018 <__kernel_rem_pio2+0x328>)
 8003ec8:	2000      	movs	r0, #0
 8003eca:	f7fc f981 	bl	80001d0 <__aeabi_dsub>
 8003ece:	4606      	mov	r6, r0
 8003ed0:	460f      	mov	r7, r1
 8003ed2:	2d00      	cmp	r5, #0
 8003ed4:	d043      	beq.n	8003f5e <__kernel_rem_pio2+0x26e>
 8003ed6:	4650      	mov	r0, sl
 8003ed8:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8004008 <__kernel_rem_pio2+0x318>
 8003edc:	f000 fa58 	bl	8004390 <scalbn>
 8003ee0:	4630      	mov	r0, r6
 8003ee2:	4639      	mov	r1, r7
 8003ee4:	ec53 2b10 	vmov	r2, r3, d0
 8003ee8:	f7fc f972 	bl	80001d0 <__aeabi_dsub>
 8003eec:	4606      	mov	r6, r0
 8003eee:	460f      	mov	r7, r1
 8003ef0:	e035      	b.n	8003f5e <__kernel_rem_pio2+0x26e>
 8003ef2:	4b4a      	ldr	r3, [pc, #296]	; (800401c <__kernel_rem_pio2+0x32c>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	4630      	mov	r0, r6
 8003ef8:	4639      	mov	r1, r7
 8003efa:	f7fc fb21 	bl	8000540 <__aeabi_dmul>
 8003efe:	f7fc fdb9 	bl	8000a74 <__aeabi_d2iz>
 8003f02:	f7fc fab3 	bl	800046c <__aeabi_i2d>
 8003f06:	4602      	mov	r2, r0
 8003f08:	460b      	mov	r3, r1
 8003f0a:	ec43 2b18 	vmov	d8, r2, r3
 8003f0e:	4b44      	ldr	r3, [pc, #272]	; (8004020 <__kernel_rem_pio2+0x330>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	f7fc fb15 	bl	8000540 <__aeabi_dmul>
 8003f16:	4602      	mov	r2, r0
 8003f18:	460b      	mov	r3, r1
 8003f1a:	4630      	mov	r0, r6
 8003f1c:	4639      	mov	r1, r7
 8003f1e:	f7fc f957 	bl	80001d0 <__aeabi_dsub>
 8003f22:	f7fc fda7 	bl	8000a74 <__aeabi_d2iz>
 8003f26:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003f2a:	f84b 0b04 	str.w	r0, [fp], #4
 8003f2e:	ec51 0b18 	vmov	r0, r1, d8
 8003f32:	f7fc f94f 	bl	80001d4 <__adddf3>
 8003f36:	f109 39ff 	add.w	r9, r9, #4294967295
 8003f3a:	4606      	mov	r6, r0
 8003f3c:	460f      	mov	r7, r1
 8003f3e:	e75b      	b.n	8003df8 <__kernel_rem_pio2+0x108>
 8003f40:	d106      	bne.n	8003f50 <__kernel_rem_pio2+0x260>
 8003f42:	1e63      	subs	r3, r4, #1
 8003f44:	aa0c      	add	r2, sp, #48	; 0x30
 8003f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f4a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8003f4e:	e79d      	b.n	8003e8c <__kernel_rem_pio2+0x19c>
 8003f50:	4b34      	ldr	r3, [pc, #208]	; (8004024 <__kernel_rem_pio2+0x334>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	f7fc fd7a 	bl	8000a4c <__aeabi_dcmpge>
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	d140      	bne.n	8003fde <__kernel_rem_pio2+0x2ee>
 8003f5c:	4683      	mov	fp, r0
 8003f5e:	2200      	movs	r2, #0
 8003f60:	2300      	movs	r3, #0
 8003f62:	4630      	mov	r0, r6
 8003f64:	4639      	mov	r1, r7
 8003f66:	f7fc fd53 	bl	8000a10 <__aeabi_dcmpeq>
 8003f6a:	2800      	cmp	r0, #0
 8003f6c:	f000 80c1 	beq.w	80040f2 <__kernel_rem_pio2+0x402>
 8003f70:	1e65      	subs	r5, r4, #1
 8003f72:	462b      	mov	r3, r5
 8003f74:	2200      	movs	r2, #0
 8003f76:	9900      	ldr	r1, [sp, #0]
 8003f78:	428b      	cmp	r3, r1
 8003f7a:	da6d      	bge.n	8004058 <__kernel_rem_pio2+0x368>
 8003f7c:	2a00      	cmp	r2, #0
 8003f7e:	f000 808a 	beq.w	8004096 <__kernel_rem_pio2+0x3a6>
 8003f82:	ab0c      	add	r3, sp, #48	; 0x30
 8003f84:	f1aa 0a18 	sub.w	sl, sl, #24
 8003f88:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 80ae 	beq.w	80040ee <__kernel_rem_pio2+0x3fe>
 8003f92:	4650      	mov	r0, sl
 8003f94:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004008 <__kernel_rem_pio2+0x318>
 8003f98:	f000 f9fa 	bl	8004390 <scalbn>
 8003f9c:	1c6b      	adds	r3, r5, #1
 8003f9e:	00da      	lsls	r2, r3, #3
 8003fa0:	9205      	str	r2, [sp, #20]
 8003fa2:	ec57 6b10 	vmov	r6, r7, d0
 8003fa6:	aa70      	add	r2, sp, #448	; 0x1c0
 8003fa8:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800401c <__kernel_rem_pio2+0x32c>
 8003fac:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8003fb0:	462c      	mov	r4, r5
 8003fb2:	f04f 0800 	mov.w	r8, #0
 8003fb6:	2c00      	cmp	r4, #0
 8003fb8:	f280 80d4 	bge.w	8004164 <__kernel_rem_pio2+0x474>
 8003fbc:	462c      	mov	r4, r5
 8003fbe:	2c00      	cmp	r4, #0
 8003fc0:	f2c0 8102 	blt.w	80041c8 <__kernel_rem_pio2+0x4d8>
 8003fc4:	4b18      	ldr	r3, [pc, #96]	; (8004028 <__kernel_rem_pio2+0x338>)
 8003fc6:	461e      	mov	r6, r3
 8003fc8:	ab70      	add	r3, sp, #448	; 0x1c0
 8003fca:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8003fce:	1b2b      	subs	r3, r5, r4
 8003fd0:	f04f 0900 	mov.w	r9, #0
 8003fd4:	f04f 0a00 	mov.w	sl, #0
 8003fd8:	2700      	movs	r7, #0
 8003fda:	9306      	str	r3, [sp, #24]
 8003fdc:	e0e6      	b.n	80041ac <__kernel_rem_pio2+0x4bc>
 8003fde:	f04f 0b02 	mov.w	fp, #2
 8003fe2:	e756      	b.n	8003e92 <__kernel_rem_pio2+0x1a2>
 8003fe4:	f8d8 3000 	ldr.w	r3, [r8]
 8003fe8:	bb05      	cbnz	r5, 800402c <__kernel_rem_pio2+0x33c>
 8003fea:	b123      	cbz	r3, 8003ff6 <__kernel_rem_pio2+0x306>
 8003fec:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8003ff0:	f8c8 3000 	str.w	r3, [r8]
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	3201      	adds	r2, #1
 8003ff8:	f108 0804 	add.w	r8, r8, #4
 8003ffc:	461d      	mov	r5, r3
 8003ffe:	e74f      	b.n	8003ea0 <__kernel_rem_pio2+0x1b0>
	...
 800400c:	3ff00000 	.word	0x3ff00000
 8004010:	08004790 	.word	0x08004790
 8004014:	40200000 	.word	0x40200000
 8004018:	3ff00000 	.word	0x3ff00000
 800401c:	3e700000 	.word	0x3e700000
 8004020:	41700000 	.word	0x41700000
 8004024:	3fe00000 	.word	0x3fe00000
 8004028:	08004750 	.word	0x08004750
 800402c:	1acb      	subs	r3, r1, r3
 800402e:	f8c8 3000 	str.w	r3, [r8]
 8004032:	462b      	mov	r3, r5
 8004034:	e7df      	b.n	8003ff6 <__kernel_rem_pio2+0x306>
 8004036:	1e62      	subs	r2, r4, #1
 8004038:	ab0c      	add	r3, sp, #48	; 0x30
 800403a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800403e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004042:	a90c      	add	r1, sp, #48	; 0x30
 8004044:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004048:	e738      	b.n	8003ebc <__kernel_rem_pio2+0x1cc>
 800404a:	1e62      	subs	r2, r4, #1
 800404c:	ab0c      	add	r3, sp, #48	; 0x30
 800404e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004052:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004056:	e7f4      	b.n	8004042 <__kernel_rem_pio2+0x352>
 8004058:	a90c      	add	r1, sp, #48	; 0x30
 800405a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800405e:	3b01      	subs	r3, #1
 8004060:	430a      	orrs	r2, r1
 8004062:	e788      	b.n	8003f76 <__kernel_rem_pio2+0x286>
 8004064:	3301      	adds	r3, #1
 8004066:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800406a:	2900      	cmp	r1, #0
 800406c:	d0fa      	beq.n	8004064 <__kernel_rem_pio2+0x374>
 800406e:	9a08      	ldr	r2, [sp, #32]
 8004070:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8004074:	446a      	add	r2, sp
 8004076:	3a98      	subs	r2, #152	; 0x98
 8004078:	9208      	str	r2, [sp, #32]
 800407a:	9a06      	ldr	r2, [sp, #24]
 800407c:	a920      	add	r1, sp, #128	; 0x80
 800407e:	18a2      	adds	r2, r4, r2
 8004080:	18e3      	adds	r3, r4, r3
 8004082:	f104 0801 	add.w	r8, r4, #1
 8004086:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800408a:	9302      	str	r3, [sp, #8]
 800408c:	9b02      	ldr	r3, [sp, #8]
 800408e:	4543      	cmp	r3, r8
 8004090:	da04      	bge.n	800409c <__kernel_rem_pio2+0x3ac>
 8004092:	461c      	mov	r4, r3
 8004094:	e6a2      	b.n	8003ddc <__kernel_rem_pio2+0xec>
 8004096:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004098:	2301      	movs	r3, #1
 800409a:	e7e4      	b.n	8004066 <__kernel_rem_pio2+0x376>
 800409c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800409e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80040a2:	f7fc f9e3 	bl	800046c <__aeabi_i2d>
 80040a6:	e8e5 0102 	strd	r0, r1, [r5], #8
 80040aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040ac:	46ab      	mov	fp, r5
 80040ae:	461c      	mov	r4, r3
 80040b0:	f04f 0900 	mov.w	r9, #0
 80040b4:	2600      	movs	r6, #0
 80040b6:	2700      	movs	r7, #0
 80040b8:	9b05      	ldr	r3, [sp, #20]
 80040ba:	4599      	cmp	r9, r3
 80040bc:	dd06      	ble.n	80040cc <__kernel_rem_pio2+0x3dc>
 80040be:	9b08      	ldr	r3, [sp, #32]
 80040c0:	e8e3 6702 	strd	r6, r7, [r3], #8
 80040c4:	f108 0801 	add.w	r8, r8, #1
 80040c8:	9308      	str	r3, [sp, #32]
 80040ca:	e7df      	b.n	800408c <__kernel_rem_pio2+0x39c>
 80040cc:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80040d0:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80040d4:	f7fc fa34 	bl	8000540 <__aeabi_dmul>
 80040d8:	4602      	mov	r2, r0
 80040da:	460b      	mov	r3, r1
 80040dc:	4630      	mov	r0, r6
 80040de:	4639      	mov	r1, r7
 80040e0:	f7fc f878 	bl	80001d4 <__adddf3>
 80040e4:	f109 0901 	add.w	r9, r9, #1
 80040e8:	4606      	mov	r6, r0
 80040ea:	460f      	mov	r7, r1
 80040ec:	e7e4      	b.n	80040b8 <__kernel_rem_pio2+0x3c8>
 80040ee:	3d01      	subs	r5, #1
 80040f0:	e747      	b.n	8003f82 <__kernel_rem_pio2+0x292>
 80040f2:	ec47 6b10 	vmov	d0, r6, r7
 80040f6:	f1ca 0000 	rsb	r0, sl, #0
 80040fa:	f000 f949 	bl	8004390 <scalbn>
 80040fe:	ec57 6b10 	vmov	r6, r7, d0
 8004102:	4ba0      	ldr	r3, [pc, #640]	; (8004384 <__kernel_rem_pio2+0x694>)
 8004104:	ee10 0a10 	vmov	r0, s0
 8004108:	2200      	movs	r2, #0
 800410a:	4639      	mov	r1, r7
 800410c:	f7fc fc9e 	bl	8000a4c <__aeabi_dcmpge>
 8004110:	b1f8      	cbz	r0, 8004152 <__kernel_rem_pio2+0x462>
 8004112:	4b9d      	ldr	r3, [pc, #628]	; (8004388 <__kernel_rem_pio2+0x698>)
 8004114:	2200      	movs	r2, #0
 8004116:	4630      	mov	r0, r6
 8004118:	4639      	mov	r1, r7
 800411a:	f7fc fa11 	bl	8000540 <__aeabi_dmul>
 800411e:	f7fc fca9 	bl	8000a74 <__aeabi_d2iz>
 8004122:	4680      	mov	r8, r0
 8004124:	f7fc f9a2 	bl	800046c <__aeabi_i2d>
 8004128:	4b96      	ldr	r3, [pc, #600]	; (8004384 <__kernel_rem_pio2+0x694>)
 800412a:	2200      	movs	r2, #0
 800412c:	f7fc fa08 	bl	8000540 <__aeabi_dmul>
 8004130:	460b      	mov	r3, r1
 8004132:	4602      	mov	r2, r0
 8004134:	4639      	mov	r1, r7
 8004136:	4630      	mov	r0, r6
 8004138:	f7fc f84a 	bl	80001d0 <__aeabi_dsub>
 800413c:	f7fc fc9a 	bl	8000a74 <__aeabi_d2iz>
 8004140:	1c65      	adds	r5, r4, #1
 8004142:	ab0c      	add	r3, sp, #48	; 0x30
 8004144:	f10a 0a18 	add.w	sl, sl, #24
 8004148:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800414c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8004150:	e71f      	b.n	8003f92 <__kernel_rem_pio2+0x2a2>
 8004152:	4630      	mov	r0, r6
 8004154:	4639      	mov	r1, r7
 8004156:	f7fc fc8d 	bl	8000a74 <__aeabi_d2iz>
 800415a:	ab0c      	add	r3, sp, #48	; 0x30
 800415c:	4625      	mov	r5, r4
 800415e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004162:	e716      	b.n	8003f92 <__kernel_rem_pio2+0x2a2>
 8004164:	ab0c      	add	r3, sp, #48	; 0x30
 8004166:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800416a:	f7fc f97f 	bl	800046c <__aeabi_i2d>
 800416e:	4632      	mov	r2, r6
 8004170:	463b      	mov	r3, r7
 8004172:	f7fc f9e5 	bl	8000540 <__aeabi_dmul>
 8004176:	4642      	mov	r2, r8
 8004178:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800417c:	464b      	mov	r3, r9
 800417e:	4630      	mov	r0, r6
 8004180:	4639      	mov	r1, r7
 8004182:	f7fc f9dd 	bl	8000540 <__aeabi_dmul>
 8004186:	3c01      	subs	r4, #1
 8004188:	4606      	mov	r6, r0
 800418a:	460f      	mov	r7, r1
 800418c:	e713      	b.n	8003fb6 <__kernel_rem_pio2+0x2c6>
 800418e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8004192:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8004196:	f7fc f9d3 	bl	8000540 <__aeabi_dmul>
 800419a:	4602      	mov	r2, r0
 800419c:	460b      	mov	r3, r1
 800419e:	4648      	mov	r0, r9
 80041a0:	4651      	mov	r1, sl
 80041a2:	f7fc f817 	bl	80001d4 <__adddf3>
 80041a6:	3701      	adds	r7, #1
 80041a8:	4681      	mov	r9, r0
 80041aa:	468a      	mov	sl, r1
 80041ac:	9b00      	ldr	r3, [sp, #0]
 80041ae:	429f      	cmp	r7, r3
 80041b0:	dc02      	bgt.n	80041b8 <__kernel_rem_pio2+0x4c8>
 80041b2:	9b06      	ldr	r3, [sp, #24]
 80041b4:	429f      	cmp	r7, r3
 80041b6:	ddea      	ble.n	800418e <__kernel_rem_pio2+0x49e>
 80041b8:	9a06      	ldr	r2, [sp, #24]
 80041ba:	ab48      	add	r3, sp, #288	; 0x120
 80041bc:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 80041c0:	e9c6 9a00 	strd	r9, sl, [r6]
 80041c4:	3c01      	subs	r4, #1
 80041c6:	e6fa      	b.n	8003fbe <__kernel_rem_pio2+0x2ce>
 80041c8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	dc0b      	bgt.n	80041e6 <__kernel_rem_pio2+0x4f6>
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	dc39      	bgt.n	8004246 <__kernel_rem_pio2+0x556>
 80041d2:	d05d      	beq.n	8004290 <__kernel_rem_pio2+0x5a0>
 80041d4:	9b02      	ldr	r3, [sp, #8]
 80041d6:	f003 0007 	and.w	r0, r3, #7
 80041da:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80041de:	ecbd 8b02 	vpop	{d8}
 80041e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041e6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80041e8:	2b03      	cmp	r3, #3
 80041ea:	d1f3      	bne.n	80041d4 <__kernel_rem_pio2+0x4e4>
 80041ec:	9b05      	ldr	r3, [sp, #20]
 80041ee:	9500      	str	r5, [sp, #0]
 80041f0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80041f4:	eb0d 0403 	add.w	r4, sp, r3
 80041f8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 80041fc:	46a2      	mov	sl, r4
 80041fe:	9b00      	ldr	r3, [sp, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	f1aa 0a08 	sub.w	sl, sl, #8
 8004206:	dc69      	bgt.n	80042dc <__kernel_rem_pio2+0x5ec>
 8004208:	46aa      	mov	sl, r5
 800420a:	f1ba 0f01 	cmp.w	sl, #1
 800420e:	f1a4 0408 	sub.w	r4, r4, #8
 8004212:	f300 8083 	bgt.w	800431c <__kernel_rem_pio2+0x62c>
 8004216:	9c05      	ldr	r4, [sp, #20]
 8004218:	ab48      	add	r3, sp, #288	; 0x120
 800421a:	441c      	add	r4, r3
 800421c:	2000      	movs	r0, #0
 800421e:	2100      	movs	r1, #0
 8004220:	2d01      	cmp	r5, #1
 8004222:	f300 809a 	bgt.w	800435a <__kernel_rem_pio2+0x66a>
 8004226:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800422a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800422e:	f1bb 0f00 	cmp.w	fp, #0
 8004232:	f040 8098 	bne.w	8004366 <__kernel_rem_pio2+0x676>
 8004236:	9b04      	ldr	r3, [sp, #16]
 8004238:	e9c3 7800 	strd	r7, r8, [r3]
 800423c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004240:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004244:	e7c6      	b.n	80041d4 <__kernel_rem_pio2+0x4e4>
 8004246:	9e05      	ldr	r6, [sp, #20]
 8004248:	ab48      	add	r3, sp, #288	; 0x120
 800424a:	441e      	add	r6, r3
 800424c:	462c      	mov	r4, r5
 800424e:	2000      	movs	r0, #0
 8004250:	2100      	movs	r1, #0
 8004252:	2c00      	cmp	r4, #0
 8004254:	da33      	bge.n	80042be <__kernel_rem_pio2+0x5ce>
 8004256:	f1bb 0f00 	cmp.w	fp, #0
 800425a:	d036      	beq.n	80042ca <__kernel_rem_pio2+0x5da>
 800425c:	4602      	mov	r2, r0
 800425e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004262:	9c04      	ldr	r4, [sp, #16]
 8004264:	e9c4 2300 	strd	r2, r3, [r4]
 8004268:	4602      	mov	r2, r0
 800426a:	460b      	mov	r3, r1
 800426c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004270:	f7fb ffae 	bl	80001d0 <__aeabi_dsub>
 8004274:	ae4a      	add	r6, sp, #296	; 0x128
 8004276:	2401      	movs	r4, #1
 8004278:	42a5      	cmp	r5, r4
 800427a:	da29      	bge.n	80042d0 <__kernel_rem_pio2+0x5e0>
 800427c:	f1bb 0f00 	cmp.w	fp, #0
 8004280:	d002      	beq.n	8004288 <__kernel_rem_pio2+0x598>
 8004282:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004286:	4619      	mov	r1, r3
 8004288:	9b04      	ldr	r3, [sp, #16]
 800428a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800428e:	e7a1      	b.n	80041d4 <__kernel_rem_pio2+0x4e4>
 8004290:	9c05      	ldr	r4, [sp, #20]
 8004292:	ab48      	add	r3, sp, #288	; 0x120
 8004294:	441c      	add	r4, r3
 8004296:	2000      	movs	r0, #0
 8004298:	2100      	movs	r1, #0
 800429a:	2d00      	cmp	r5, #0
 800429c:	da09      	bge.n	80042b2 <__kernel_rem_pio2+0x5c2>
 800429e:	f1bb 0f00 	cmp.w	fp, #0
 80042a2:	d002      	beq.n	80042aa <__kernel_rem_pio2+0x5ba>
 80042a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80042a8:	4619      	mov	r1, r3
 80042aa:	9b04      	ldr	r3, [sp, #16]
 80042ac:	e9c3 0100 	strd	r0, r1, [r3]
 80042b0:	e790      	b.n	80041d4 <__kernel_rem_pio2+0x4e4>
 80042b2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80042b6:	f7fb ff8d 	bl	80001d4 <__adddf3>
 80042ba:	3d01      	subs	r5, #1
 80042bc:	e7ed      	b.n	800429a <__kernel_rem_pio2+0x5aa>
 80042be:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80042c2:	f7fb ff87 	bl	80001d4 <__adddf3>
 80042c6:	3c01      	subs	r4, #1
 80042c8:	e7c3      	b.n	8004252 <__kernel_rem_pio2+0x562>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	e7c8      	b.n	8004262 <__kernel_rem_pio2+0x572>
 80042d0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80042d4:	f7fb ff7e 	bl	80001d4 <__adddf3>
 80042d8:	3401      	adds	r4, #1
 80042da:	e7cd      	b.n	8004278 <__kernel_rem_pio2+0x588>
 80042dc:	e9da 8900 	ldrd	r8, r9, [sl]
 80042e0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80042e4:	9b00      	ldr	r3, [sp, #0]
 80042e6:	3b01      	subs	r3, #1
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	4632      	mov	r2, r6
 80042ec:	463b      	mov	r3, r7
 80042ee:	4640      	mov	r0, r8
 80042f0:	4649      	mov	r1, r9
 80042f2:	f7fb ff6f 	bl	80001d4 <__adddf3>
 80042f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042fa:	4602      	mov	r2, r0
 80042fc:	460b      	mov	r3, r1
 80042fe:	4640      	mov	r0, r8
 8004300:	4649      	mov	r1, r9
 8004302:	f7fb ff65 	bl	80001d0 <__aeabi_dsub>
 8004306:	4632      	mov	r2, r6
 8004308:	463b      	mov	r3, r7
 800430a:	f7fb ff63 	bl	80001d4 <__adddf3>
 800430e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004312:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004316:	ed8a 7b00 	vstr	d7, [sl]
 800431a:	e770      	b.n	80041fe <__kernel_rem_pio2+0x50e>
 800431c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004320:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8004324:	4640      	mov	r0, r8
 8004326:	4632      	mov	r2, r6
 8004328:	463b      	mov	r3, r7
 800432a:	4649      	mov	r1, r9
 800432c:	f7fb ff52 	bl	80001d4 <__adddf3>
 8004330:	e9cd 0100 	strd	r0, r1, [sp]
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4640      	mov	r0, r8
 800433a:	4649      	mov	r1, r9
 800433c:	f7fb ff48 	bl	80001d0 <__aeabi_dsub>
 8004340:	4632      	mov	r2, r6
 8004342:	463b      	mov	r3, r7
 8004344:	f7fb ff46 	bl	80001d4 <__adddf3>
 8004348:	ed9d 7b00 	vldr	d7, [sp]
 800434c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004350:	ed84 7b00 	vstr	d7, [r4]
 8004354:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004358:	e757      	b.n	800420a <__kernel_rem_pio2+0x51a>
 800435a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800435e:	f7fb ff39 	bl	80001d4 <__adddf3>
 8004362:	3d01      	subs	r5, #1
 8004364:	e75c      	b.n	8004220 <__kernel_rem_pio2+0x530>
 8004366:	9b04      	ldr	r3, [sp, #16]
 8004368:	9a04      	ldr	r2, [sp, #16]
 800436a:	601f      	str	r7, [r3, #0]
 800436c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8004370:	605c      	str	r4, [r3, #4]
 8004372:	609d      	str	r5, [r3, #8]
 8004374:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004378:	60d3      	str	r3, [r2, #12]
 800437a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800437e:	6110      	str	r0, [r2, #16]
 8004380:	6153      	str	r3, [r2, #20]
 8004382:	e727      	b.n	80041d4 <__kernel_rem_pio2+0x4e4>
 8004384:	41700000 	.word	0x41700000
 8004388:	3e700000 	.word	0x3e700000
 800438c:	00000000 	.word	0x00000000

08004390 <scalbn>:
 8004390:	b570      	push	{r4, r5, r6, lr}
 8004392:	ec55 4b10 	vmov	r4, r5, d0
 8004396:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800439a:	4606      	mov	r6, r0
 800439c:	462b      	mov	r3, r5
 800439e:	b999      	cbnz	r1, 80043c8 <scalbn+0x38>
 80043a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80043a4:	4323      	orrs	r3, r4
 80043a6:	d03f      	beq.n	8004428 <scalbn+0x98>
 80043a8:	4b35      	ldr	r3, [pc, #212]	; (8004480 <scalbn+0xf0>)
 80043aa:	4629      	mov	r1, r5
 80043ac:	ee10 0a10 	vmov	r0, s0
 80043b0:	2200      	movs	r2, #0
 80043b2:	f7fc f8c5 	bl	8000540 <__aeabi_dmul>
 80043b6:	4b33      	ldr	r3, [pc, #204]	; (8004484 <scalbn+0xf4>)
 80043b8:	429e      	cmp	r6, r3
 80043ba:	4604      	mov	r4, r0
 80043bc:	460d      	mov	r5, r1
 80043be:	da10      	bge.n	80043e2 <scalbn+0x52>
 80043c0:	a327      	add	r3, pc, #156	; (adr r3, 8004460 <scalbn+0xd0>)
 80043c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c6:	e01f      	b.n	8004408 <scalbn+0x78>
 80043c8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80043cc:	4291      	cmp	r1, r2
 80043ce:	d10c      	bne.n	80043ea <scalbn+0x5a>
 80043d0:	ee10 2a10 	vmov	r2, s0
 80043d4:	4620      	mov	r0, r4
 80043d6:	4629      	mov	r1, r5
 80043d8:	f7fb fefc 	bl	80001d4 <__adddf3>
 80043dc:	4604      	mov	r4, r0
 80043de:	460d      	mov	r5, r1
 80043e0:	e022      	b.n	8004428 <scalbn+0x98>
 80043e2:	460b      	mov	r3, r1
 80043e4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80043e8:	3936      	subs	r1, #54	; 0x36
 80043ea:	f24c 3250 	movw	r2, #50000	; 0xc350
 80043ee:	4296      	cmp	r6, r2
 80043f0:	dd0d      	ble.n	800440e <scalbn+0x7e>
 80043f2:	2d00      	cmp	r5, #0
 80043f4:	a11c      	add	r1, pc, #112	; (adr r1, 8004468 <scalbn+0xd8>)
 80043f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80043fa:	da02      	bge.n	8004402 <scalbn+0x72>
 80043fc:	a11c      	add	r1, pc, #112	; (adr r1, 8004470 <scalbn+0xe0>)
 80043fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004402:	a319      	add	r3, pc, #100	; (adr r3, 8004468 <scalbn+0xd8>)
 8004404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004408:	f7fc f89a 	bl	8000540 <__aeabi_dmul>
 800440c:	e7e6      	b.n	80043dc <scalbn+0x4c>
 800440e:	1872      	adds	r2, r6, r1
 8004410:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004414:	428a      	cmp	r2, r1
 8004416:	dcec      	bgt.n	80043f2 <scalbn+0x62>
 8004418:	2a00      	cmp	r2, #0
 800441a:	dd08      	ble.n	800442e <scalbn+0x9e>
 800441c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004420:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004424:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004428:	ec45 4b10 	vmov	d0, r4, r5
 800442c:	bd70      	pop	{r4, r5, r6, pc}
 800442e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004432:	da08      	bge.n	8004446 <scalbn+0xb6>
 8004434:	2d00      	cmp	r5, #0
 8004436:	a10a      	add	r1, pc, #40	; (adr r1, 8004460 <scalbn+0xd0>)
 8004438:	e9d1 0100 	ldrd	r0, r1, [r1]
 800443c:	dac0      	bge.n	80043c0 <scalbn+0x30>
 800443e:	a10e      	add	r1, pc, #56	; (adr r1, 8004478 <scalbn+0xe8>)
 8004440:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004444:	e7bc      	b.n	80043c0 <scalbn+0x30>
 8004446:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800444a:	3236      	adds	r2, #54	; 0x36
 800444c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004450:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004454:	4620      	mov	r0, r4
 8004456:	4b0c      	ldr	r3, [pc, #48]	; (8004488 <scalbn+0xf8>)
 8004458:	2200      	movs	r2, #0
 800445a:	e7d5      	b.n	8004408 <scalbn+0x78>
 800445c:	f3af 8000 	nop.w
 8004460:	c2f8f359 	.word	0xc2f8f359
 8004464:	01a56e1f 	.word	0x01a56e1f
 8004468:	8800759c 	.word	0x8800759c
 800446c:	7e37e43c 	.word	0x7e37e43c
 8004470:	8800759c 	.word	0x8800759c
 8004474:	fe37e43c 	.word	0xfe37e43c
 8004478:	c2f8f359 	.word	0xc2f8f359
 800447c:	81a56e1f 	.word	0x81a56e1f
 8004480:	43500000 	.word	0x43500000
 8004484:	ffff3cb0 	.word	0xffff3cb0
 8004488:	3c900000 	.word	0x3c900000
 800448c:	00000000 	.word	0x00000000

08004490 <floor>:
 8004490:	ec51 0b10 	vmov	r0, r1, d0
 8004494:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800449c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80044a0:	2e13      	cmp	r6, #19
 80044a2:	ee10 5a10 	vmov	r5, s0
 80044a6:	ee10 8a10 	vmov	r8, s0
 80044aa:	460c      	mov	r4, r1
 80044ac:	dc31      	bgt.n	8004512 <floor+0x82>
 80044ae:	2e00      	cmp	r6, #0
 80044b0:	da14      	bge.n	80044dc <floor+0x4c>
 80044b2:	a333      	add	r3, pc, #204	; (adr r3, 8004580 <floor+0xf0>)
 80044b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b8:	f7fb fe8c 	bl	80001d4 <__adddf3>
 80044bc:	2200      	movs	r2, #0
 80044be:	2300      	movs	r3, #0
 80044c0:	f7fc face 	bl	8000a60 <__aeabi_dcmpgt>
 80044c4:	b138      	cbz	r0, 80044d6 <floor+0x46>
 80044c6:	2c00      	cmp	r4, #0
 80044c8:	da53      	bge.n	8004572 <floor+0xe2>
 80044ca:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80044ce:	4325      	orrs	r5, r4
 80044d0:	d052      	beq.n	8004578 <floor+0xe8>
 80044d2:	4c2d      	ldr	r4, [pc, #180]	; (8004588 <floor+0xf8>)
 80044d4:	2500      	movs	r5, #0
 80044d6:	4621      	mov	r1, r4
 80044d8:	4628      	mov	r0, r5
 80044da:	e024      	b.n	8004526 <floor+0x96>
 80044dc:	4f2b      	ldr	r7, [pc, #172]	; (800458c <floor+0xfc>)
 80044de:	4137      	asrs	r7, r6
 80044e0:	ea01 0307 	and.w	r3, r1, r7
 80044e4:	4303      	orrs	r3, r0
 80044e6:	d01e      	beq.n	8004526 <floor+0x96>
 80044e8:	a325      	add	r3, pc, #148	; (adr r3, 8004580 <floor+0xf0>)
 80044ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ee:	f7fb fe71 	bl	80001d4 <__adddf3>
 80044f2:	2200      	movs	r2, #0
 80044f4:	2300      	movs	r3, #0
 80044f6:	f7fc fab3 	bl	8000a60 <__aeabi_dcmpgt>
 80044fa:	2800      	cmp	r0, #0
 80044fc:	d0eb      	beq.n	80044d6 <floor+0x46>
 80044fe:	2c00      	cmp	r4, #0
 8004500:	bfbe      	ittt	lt
 8004502:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004506:	4133      	asrlt	r3, r6
 8004508:	18e4      	addlt	r4, r4, r3
 800450a:	ea24 0407 	bic.w	r4, r4, r7
 800450e:	2500      	movs	r5, #0
 8004510:	e7e1      	b.n	80044d6 <floor+0x46>
 8004512:	2e33      	cmp	r6, #51	; 0x33
 8004514:	dd0b      	ble.n	800452e <floor+0x9e>
 8004516:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800451a:	d104      	bne.n	8004526 <floor+0x96>
 800451c:	ee10 2a10 	vmov	r2, s0
 8004520:	460b      	mov	r3, r1
 8004522:	f7fb fe57 	bl	80001d4 <__adddf3>
 8004526:	ec41 0b10 	vmov	d0, r0, r1
 800452a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800452e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8004532:	f04f 37ff 	mov.w	r7, #4294967295
 8004536:	40df      	lsrs	r7, r3
 8004538:	4238      	tst	r0, r7
 800453a:	d0f4      	beq.n	8004526 <floor+0x96>
 800453c:	a310      	add	r3, pc, #64	; (adr r3, 8004580 <floor+0xf0>)
 800453e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004542:	f7fb fe47 	bl	80001d4 <__adddf3>
 8004546:	2200      	movs	r2, #0
 8004548:	2300      	movs	r3, #0
 800454a:	f7fc fa89 	bl	8000a60 <__aeabi_dcmpgt>
 800454e:	2800      	cmp	r0, #0
 8004550:	d0c1      	beq.n	80044d6 <floor+0x46>
 8004552:	2c00      	cmp	r4, #0
 8004554:	da0a      	bge.n	800456c <floor+0xdc>
 8004556:	2e14      	cmp	r6, #20
 8004558:	d101      	bne.n	800455e <floor+0xce>
 800455a:	3401      	adds	r4, #1
 800455c:	e006      	b.n	800456c <floor+0xdc>
 800455e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004562:	2301      	movs	r3, #1
 8004564:	40b3      	lsls	r3, r6
 8004566:	441d      	add	r5, r3
 8004568:	45a8      	cmp	r8, r5
 800456a:	d8f6      	bhi.n	800455a <floor+0xca>
 800456c:	ea25 0507 	bic.w	r5, r5, r7
 8004570:	e7b1      	b.n	80044d6 <floor+0x46>
 8004572:	2500      	movs	r5, #0
 8004574:	462c      	mov	r4, r5
 8004576:	e7ae      	b.n	80044d6 <floor+0x46>
 8004578:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800457c:	e7ab      	b.n	80044d6 <floor+0x46>
 800457e:	bf00      	nop
 8004580:	8800759c 	.word	0x8800759c
 8004584:	7e37e43c 	.word	0x7e37e43c
 8004588:	bff00000 	.word	0xbff00000
 800458c:	000fffff 	.word	0x000fffff

08004590 <_init>:
 8004590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004592:	bf00      	nop
 8004594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004596:	bc08      	pop	{r3}
 8004598:	469e      	mov	lr, r3
 800459a:	4770      	bx	lr

0800459c <_fini>:
 800459c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800459e:	bf00      	nop
 80045a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045a2:	bc08      	pop	{r3}
 80045a4:	469e      	mov	lr, r3
 80045a6:	4770      	bx	lr
