
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/BUFGmanager'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/{D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.cache/ip} 
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_clockbuffer_0_0/design_1_clockbuffer_0_0.dcp' for cell 'design_1_i/clockbuffer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/design_1_top_0_1.dcp' for cell 'design_1_i/top_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1527.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/src/const3.xdc] for cell 'design_1_i/top_0/inst'
Finished Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/src/const3.xdc] for cell 'design_1_i/top_0/inst'
Parsing XDC File [D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.srcs/constrs_1/imports/Download/kria-constraints.xdc]
Finished Parsing XDC File [D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.srcs/constrs_1/imports/Download/kria-constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1610.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1610.773 ; gain = 354.086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1643.770 ; gain = 32.996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a7523b92

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1945.680 ; gain = 301.910

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 6510 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a9cf3d97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.656 ; gain = 0.203
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 284 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13a93a44b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.656 ; gain = 0.203
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b20c1adc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.656 ; gain = 0.203
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1bb32a8d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.656 ; gain = 0.203
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bb32a8d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.656 ; gain = 0.203
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ea9d059b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.656 ; gain = 0.203
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             284  |                                              1  |
|  Constant propagation         |               7  |               7  |                                              1  |
|  Sweep                        |               0  |               3  |                                              2  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2182.656 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 183d189d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2182.656 ; gain = 0.203

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 183d189d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2182.656 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 183d189d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.656 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2182.656 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 183d189d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2182.656 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2182.656 ; gain = 571.883
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2182.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.656 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 3859.590 ; gain = 1676.934
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC UTLZ-3] Resource utilization: LUT as Logic over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes has 32640 LUT as Logic(s) assigned to it, but only 17936 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.)
WARNING: [DRC UTLZ-3] Resource utilization: LUT6 over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (This design requires more LUT6 cells than are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. This design requires 25910 of such cell types but only 17936 compatible sites are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. Please consider increasing the span of Pblock 'design_1_i_top_0_inst_pblock_aes' or removing cells from it.)
WARNING: [DRC UTLZ-3] Resource utilization: Slice LUTs over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes has 32640 Slice LUTs(s) assigned to it, but only 17936 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
WARNING: [DRC UTLZ-3] Resource utilization: design_1_i_top_0_inst_pblock_aes over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes IS_SOFT property set. Ignoring capacity requirements for cells assigned to Pblock.)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e782391c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3859.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-640] Place Check : Pblock design_1_i_top_0_inst_pblock_aes has 32640 Slice LUTs(s) assigned to it, but only 17936 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
WARNING: [Place 30-640] Place Check : Pblock design_1_i_top_0_inst_pblock_aes has 32640 LUT as Logic(s) assigned to it, but only 17936 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.
WARNING: [Place 30-640] Place Check : This design requires more LUT6 cells than are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. This design requires 25910 of such cell types but only 17936 compatible sites are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. Please consider increasing the span of Pblock 'design_1_i_top_0_inst_pblock_aes' or removing cells from it.
WARNING: [Place 30-640] Place Check : Pblock design_1_i_top_0_inst_pblock_aes IS_SOFT property set. Ignoring capacity requirements for cells assigned to Pblock.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 151339821

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ccaf109c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ccaf109c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ccaf109c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18c6bf4ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 175cd7329

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 2 Global Placement | Checksum: 175cd7329

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 175cd7329

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28c64c9c8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 23f967b19

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 266291525

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1d796984f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 16ff95726

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 22b5a05cc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 22b5a05cc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22b5a05cc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 22b5a05cc

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 3859.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 274ca6806

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 274ca6806

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 274ca6806

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3859.590 ; gain = 0.000

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2472dec85

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 3859.590 ; gain = 0.000
Ending Placer Task | Checksum: 1f93c8365

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3859.590 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3859.590 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e6f293e3 ConstDB: 0 ShapeSum: c8d98d48 RouteDB: 4970623a

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 1a2c1000d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3859.590 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1a5dc27e NumContArr: acbfc410 Constraints: 8c92aacb Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 153b03159

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 153b03159

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 153b03159

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 18529d7c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1f7e39fde

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1f7e39fde

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3859.590 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00230938 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36225
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13482
  Number of Partially Routed Nets     = 22743
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f7e39fde

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 3 Initial Routing | Checksum: a132bcd4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10644
 Number of Nodes with overlaps = 772
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f4c69b6e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: f4c69b6e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: f4c69b6e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 169390101

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 169390101

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 169390101

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 169390101

Time (s): cpu = 00:01:47 ; elapsed = 00:01:12 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 169390101

Time (s): cpu = 00:01:47 ; elapsed = 00:01:12 . Memory (MB): peak = 3859.590 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 169390101

Time (s): cpu = 00:01:47 ; elapsed = 00:01:12 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.36848 %
  Global Horizontal Routing Utilization  = 4.94534 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 169390101

Time (s): cpu = 00:01:48 ; elapsed = 00:01:13 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 169390101

Time (s): cpu = 00:01:48 ; elapsed = 00:01:13 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 169390101

Time (s): cpu = 00:01:55 ; elapsed = 00:01:21 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 169390101

Time (s): cpu = 00:01:56 ; elapsed = 00:01:21 . Memory (MB): peak = 3859.590 ; gain = 0.000

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: 169390101

Time (s): cpu = 00:01:57 ; elapsed = 00:01:22 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:57 ; elapsed = 00:01:22 . Memory (MB): peak = 3859.590 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:27 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3859.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 640 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/top_0/inst/gen_code_label[7].aes_tinyi/text_out[127:0], design_1_i/top_0/inst/gen_code_label[5].aes_tinyi/text_out[127:0], design_1_i/top_0/inst/gen_code_label[6].aes_tinyi/text_out[127:0], design_1_i/top_0/inst/gen_code_label[9].aes_tinyi/text_out[127:0], and design_1_i/top_0/inst/gen_code_label[8].aes_tinyi/text_out[127:0].
WARNING: [DRC UTLZ-3] Resource utilization: LUT as Logic over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes has 32628 LUT as Logic(s) assigned to it, but only 17936 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.)
WARNING: [DRC UTLZ-3] Resource utilization: LUT6 over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (This design requires more LUT6 cells than are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. This design requires 25910 of such cell types but only 17936 compatible sites are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. Please consider increasing the span of Pblock 'design_1_i_top_0_inst_pblock_aes' or removing cells from it.)
WARNING: [DRC UTLZ-3] Resource utilization: Slice LUTs over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes has 32628 Slice LUTs(s) assigned to it, but only 17936 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
WARNING: [DRC UTLZ-3] Resource utilization: Slice over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (This design requires more Slice cells than are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. This design requires 4887 of such cell types but only 2242 compatible sites are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. Please consider increasing the span of Pblock 'design_1_i_top_0_inst_pblock_aes' or removing cells from it.)
WARNING: [DRC UTLZ-3] Resource utilization: design_1_i_top_0_inst_pblock_aes over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes IS_SOFT property set. Ignoring capacity requirements for cells assigned to Pblock.)
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3967.910 ; gain = 108.320
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 21:35:40 2023...
