<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>UVM知识点摘记（Ch3） | Later的个人博客 </title><meta name="author" content="Guanglong Zhao"><meta name="copyright" content="Guanglong Zhao"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="CH3 UVM基础 本章节各节之间没有关联，属于几个知识点的罗列讲解。  3.1 uvm_component与uvm_objectuvm_component和uvm_object是UVM的两个类。如UVM类图所示，uvm_object是由uvm_object所派生出来的，也就是说uvm_object具有比uvm_component更多的特性，属于更详细的类。 比较形象的例子：   uvm_obje">
<meta property="og:type" content="article">
<meta property="og:title" content="UVM知识点摘记（Ch3）">
<meta property="og:url" content="http://scfmvp.github.io/2023/08/15/DV/UVM/CH3/index.html">
<meta property="og:site_name" content="Later的个人博客 ">
<meta property="og:description" content="CH3 UVM基础 本章节各节之间没有关联，属于几个知识点的罗列讲解。  3.1 uvm_component与uvm_objectuvm_component和uvm_object是UVM的两个类。如UVM类图所示，uvm_object是由uvm_object所派生出来的，也就是说uvm_object具有比uvm_component更多的特性，属于更详细的类。 比较形象的例子：   uvm_obje">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://scfmvp.github.io/img/logo.jpg">
<meta property="article:published_time" content="2023-08-15T11:42:22.000Z">
<meta property="article:modified_time" content="2023-08-15T11:42:40.939Z">
<meta property="article:author" content="Guanglong Zhao">
<meta property="article:tag" content="UVM">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://scfmvp.github.io/img/logo.jpg"><link rel="shortcut icon" href="/img/logo.jpg"><link rel="canonical" href="http://scfmvp.github.io/2023/08/15/DV/UVM/CH3/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'UVM知识点摘记（Ch3）',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-08-15 19:42:40'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/logo.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">15</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a href="/" title="Later的个人博客 "><span class="site-name">Later的个人博客 </span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">UVM知识点摘记（Ch3）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-08-15T11:42:22.000Z" title="发表于 2023-08-15 19:42:22">2023-08-15</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-08-15T11:42:40.939Z" title="更新于 2023-08-15 19:42:40">2023-08-15</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/DV/">DV</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/DV/UVM/">UVM</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">5.4k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>18分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="UVM知识点摘记（Ch3）"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="CH3-UVM基础"><a href="#CH3-UVM基础" class="headerlink" title="CH3 UVM基础"></a>CH3 UVM基础</h1><blockquote>
<p>本章节各节之间没有关联，属于几个知识点的罗列讲解。</p>
</blockquote>
<h1 id="3-1-uvm-component与uvm-object"><a href="#3-1-uvm-component与uvm-object" class="headerlink" title="3.1 uvm_component与uvm_object"></a>3.1 uvm_component与uvm_object</h1><p>uvm_component和uvm_object是UVM的两个类。如UVM类图所示，uvm_object是由uvm_object所派生出来的，也就是说uvm_object具有比uvm_component更多的特性，属于更详细的类。</p>
<p>比较形象的例子：</p>
<blockquote>
<p> uvm_object是一个分子，用这个分子可以搭建成许许多多的东西， 如既可以搭建成动物， 还可以搭建成植物，更加可以搭建成没有任何意识的岩石、空气等。uvm_component就是由其搭建成的一种高级生命， 而sequence_item则是由其搭建成的血液，它流通在各个高级生命（uvm_component）之间，sequence则是众多sequence_item的组合，config则是由其搭建成的用于规范高级生命（ uvm_component）行为方式的准则。  </p>
</blockquote>
<p><img src="/2023/08/15/DV/UVM/CH3/1691978393481.png" alt="1691978393481"></p>
<blockquote>
<p>需要说明的是，此处</p>
<p>uvm_object指uvm_object本身、及其所派生出来的部分类（UVM类树左侧分支，uvm_transaction等）。</p>
<p>uvm_component指uvm_component类及其派生类。</p>
</blockquote>
<p>两个类的特点对比：</p>
<table>
<thead>
<tr>
<th>对比项</th>
<th>uvm_object</th>
<th>uvm_component</th>
</tr>
</thead>
<tbody><tr>
<td>例化参数</td>
<td>name</td>
<td>name、<strong>parent</strong></td>
</tr>
<tr>
<td>UVM树节点</td>
<td>不是UVM树节点</td>
<td>派生的组件是UVM树节点</td>
</tr>
<tr>
<td>phase机制</td>
<td>无</td>
<td>phase机制，自动执行</td>
</tr>
<tr>
<td>factory注册方式</td>
<td>uvm_object_utils()</td>
<td>uvm_component_object()</td>
</tr>
<tr>
<td>常用派生类</td>
<td>uvm_sequence_item、uvm_sequence、config、uvm_reg_item、uvm_phase</td>
<td>uvm_driver、uvm_monitor、uvm_sequencer、uvm_scoreboard、reference model（uvm_componnet）、uvm_agent、uvm_test</td>
</tr>
<tr>
<td>内建函数</td>
<td>clone、copy</td>
<td><del>clone</del>、copy</td>
</tr>
</tbody></table>
<p>联系：</p>
<ul>
<li>uvm_component由uvm_object派生出来。</li>
<li></li>
</ul>
<p>clone函数语法用于uvm_component的原因是，clone出的新类，其parent参数无法指定。</p>
<p><strong>摘记知识点：</strong></p>
<p>1、uvm_object是UVM中最基本的类。</p>
<p>2、除了派生自uvm_component类之外的类，机会所有的类都派生自uvm_object。</p>
<p>3、DUT是用verilog写成的时序电路，而reference model则可以直接使用SV高级语言的特性，同时还可以通过DPI等接口调用其他语言来完成与DUT相同的功能。</p>
<p>４、所有的测试用例要派生自uvm_test或其派生类。</p>
<h1 id="3-2-UVM的树形结构"><a href="#3-2-UVM的树形结构" class="headerlink" title="3.2 UVM的树形结构"></a>3.2 UVM的树形结构</h1><p><strong>uvm_component中的parent参数：</strong></p>
<p>UVM通过uvm_component来实现树形结构，管理验证平台的各个部分。</p>
<p>所有的UVM树的节点本质上都是一个uvm_component。每个uvm_component都有一个特点：它们在new的时候，需要指定一个类型为uvm_component、名字是parent的变量。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name, uvm_component parent);</span><br></pre></td></tr></table></figure>

<p>在使用时，parent通常都是this。这是因为compoment都是在他的父节点中被例化，所有，this就是父节点的句柄。</p>
<p>为什么要指定parent？</p>
<p>因为类是由用户实现，用户知道子节点对应关系，而编译器不知道当前类下的子节点有哪些？</p>
<p>父节点这个component的内部有m_children数字，用于记录自己子节点。所以在子节点例化时，指定父节点的名字。就是将子节点的指针加入到父节点的m_children数组中。</p>
<p>这样，父节点根据m_children就知道自己的子节点。字节的通过自己指定的parent知道自己的父节点。</p>
<p><strong>UVM的树根：</strong></p>
<p>UVM真正的树根是一个称为<code>uvm_top</code>的东西。</p>
<p>uvm_top是一个全局变量，它是uvm_root的一个实例（而且也是唯一一个实例）。</p>
<p>uvm_root派生自uvm_component，所以uvm_top本质上是一个uvm_component，它是树的根。</p>
<p>uvm_test_top的parent是uvm_top，uvm_top的parent是null。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1691982192599.png" alt="1691982192599"></p>
<p>已经有测试用例uvm_test_top，为什么还要uvm_top作为树根？</p>
<p>在UVM中，如果一个component在例化时，其parent被设置为null，那么这个component的parent将会被系统设置为系统中唯一的uvm_root的实例uvm_top。</p>
<p>uvm_root的存在可以保证整个验证平台中只有一棵树，所有节点都是uvm_top的子节点。</p>
<p>uvm_top作为全局变量可以直接使用，如在condif_db中设置路径，第一个参数设置为null，就是uvm_top。或者在第二参数以uvm_top.uvm_test_top索引下去。</p>
<p>也可以通过函数获取：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">uvm_root top；</span><br><span class="line">top=uvm_root::get();</span><br></pre></td></tr></table></figure>

<p><strong>层次结构的相关函数：</strong></p>
<p>UVM提供了一系列的接口函数用于访问UVM树中的节点。用时查阅即可。</p>
<ul>
<li>get_parent()：用于得到当前实例的parent。</li>
</ul>
<p>*　get_child(string name)：得到当前实例的一个child。</p>
<p>因为父只有一个，所以无需参数指定。而子回应多个，需参数指定得到哪个子的实例。</p>
<p>get_children(ref uvm_component children[$])：得到所有children</p>
<ul>
<li><p>get_first_child()：获取第一个child</p>
</li>
<li><p>get_next_child()：获取下一个child</p>
</li>
</ul>
<p>可以组合使用，获取全部的child：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">string</span> name;</span><br><span class="line">uvm_component child;</span><br><span class="line"><span class="keyword">if</span> (comp<span class="variable">.get_first_child</span>(name))</span><br><span class="line">    <span class="keyword">do</span> <span class="keyword">begin</span></span><br><span class="line">        child = comp<span class="variable">.get_child</span>(name);</span><br><span class="line">        child<span class="variable">.print</span>();</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">while</span> (comp<span class="variable">.get_next_child</span>(name));</span><br></pre></td></tr></table></figure>

<p>这里name无需赋值，就是这个形式即可。</p>
<ul>
<li>get_num_children：返回当前component所拥有child的数量。</li>
</ul>
<h1 id="3-3-field-automation机制"><a href="#3-3-field-automation机制" class="headerlink" title="3.3 field automation机制"></a>3.3 field automation机制</h1><p>field_automation机制，使用uvm_field系列宏实现。</p>
<p>此时factory注册有点变化。原来是uvm_object_utils()来注册。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1691655934317.png" alt="1691655934317"></p>
<p>现在变成使用uvm_object_utils_begin和uvm_object_utils_end来实现factory注册。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1691655973710.png" alt="1691655973710"></p>
<p>在两个宏中间，使用uvm_field宏注册所有字段。</p>
<p><strong>uvm_field系列宏：</strong></p>
<p>uvm_field系列宏随着transaction成员变量的不同而不同，如上面的定义中出现了针对bit类型的uvm_field_int及针对byte类型动态数组的uvm_field_array_int。</p>
<ul>
<li>最简单的field系列宏</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_int(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_real(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_enum(T,ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_object(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_event(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_string(ARG,FLAG)</span></span><br></pre></td></tr></table></figure>

<ul>
<li>与动态数组有关的</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_array_enum(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_array_int(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_array_object(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_array_string(ARG,FLAG)</span></span><br></pre></td></tr></table></figure>

<ul>
<li>与静态数组有关的</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_sarray_int(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_sarray_enum(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_sarray_object(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_sarray_string(ARG,FLAG)</span></span><br></pre></td></tr></table></figure>

<ul>
<li>与队列相关的</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_queue_enum(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_queue_int(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_queue_object(ARG,FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_queue_string(ARG,FLAG)</span></span><br></pre></td></tr></table></figure>

<ul>
<li>与联合数组有关的</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_string(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_string_string(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_object_string(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_int(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_int_unsigned(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_integer(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_integer_unsigned(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_byte(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_byte_unsigned(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_shortint(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_shortint_unsigned(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_longint(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_int_longint_unsigned(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_string_int(ARG, FLAG)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> uvm_field_aa_object_int(ARG, FLAG)</span></span><br></pre></td></tr></table></figure>

<p>具体怎么用，不用记，常用记住就行，其它的<strong>用到时进行查阅</strong>。</p>
<p><strong>field_automation机制常用函数：</strong></p>
<p>使用field_automation机制的<strong>好处</strong>就是，使用uvm_field宏注册的字段，可以直接调用copy、compare、print等函数。简化了验证平台的搭建。</p>
<p>常用函数有：</p>
<ul>
<li>copy函数用于实例的复制</li>
</ul>
<p>如果要把某个A实例复制到B实例中，那么应该使用B.copy(A)。在使用此函数前，B实例必须已经使用new函数分配好了内存空间 。</p>
<ul>
<li>compare函数用于比较两个实例是否一样</li>
</ul>
<p>如果要比较A与B是否一样，可以使用A.compare(B)，也可以使用B.compare(A)。当两者一致时，返回1，否则为0。  </p>
<ul>
<li><p>pack_bytes函数用于将所有的字段<strong>打包</strong>成<strong>byte流</strong> </p>
</li>
<li><p>unpack_bytes函数用于将一个<strong>byte流</strong>逐一<strong>恢复</strong>到某个类的实例中  </p>
</li>
<li><p>pack函数用于将所有的字段<strong>打包</strong>成<strong>bit流</strong>  </p>
</li>
<li><p>unpack函数用于将一个<strong>bit流</strong>逐一<strong>恢复</strong>到某个类的实例中  </p>
</li>
<li><p>pack_ints函数用于将所有的字段<strong>打包</strong>成<strong>int（4个byte，或者dword）流</strong>，  </p>
</li>
<li><p>unpack_ints函数用于将一个<strong>int流</strong>逐一<strong>恢复</strong>到某个类的实例中  </p>
</li>
<li><p>print函数用于打印所有的字段。</p>
</li>
<li><p>clone函数用于分配一块内存空间， 并把另一个实例复制到这块新的内存空间中</p>
</li>
</ul>
<p>把字段放入流中是按照<strong>uvm_field宏注册的顺序</strong>依次放入的。如下图，就是依次将dmac、smac、ether_type、pload、crc字段，打包成成流。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1691656734085.png" alt="1691656734085"></p>
<p><strong>field automation机制中标志位的使用：</strong></p>
<p>uvm_field系例宏中基上是两个参数</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">`uvm_field_int(dmac,UVM_ALL_ON)</span><br></pre></td></tr></table></figure>

<p>第一个参数就是成员变量。</p>
<p>第二个参数是标记数据，<strong>和field_automation机制常用函数控制相关</strong>。</p>
<p>为什么要第二个参数作为控制域？</p>
<p>书上的例子，考虑实现这样一种功能：给DUT施加一种CRC错误的异常激励。实现这个功能的一种方法是在my_transaction中添加一个<code>crc_err</code>的标志位。这样，在post_randomize中计算CRC前先检查一下crc_err字段， 如果为1，那么直接使用随机值，否则使用真实的CRC。</p>
<p>只是，对于多出来的这个字段，是不是也应该用uvm_field_int宏来注册呢？<strong>如果不使用宏注册的话，那么当调用print函数时，在显示结果中就看不到其值，但是如果使用了宏，结果就是这个根本就不需要在pack和unpack操作中出现的字段出现了。 这会带来极大的问题。</strong>UVM考虑到了这一点，它采用在后面的<strong>控制域</strong>中加入UVM_NOPACK的形式来实现：  </p>
<p>对于crc_err的控制域代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">`uvm_field_int(crc_err, UVM_ALL_ON | UVM_NOPACK)</span><br></pre></td></tr></table></figure>

<p>以或逻辑符号“|”，组合了UVM_ALL_ON和UVM_NOPACK两个<strong>标志位</strong>。</p>
<p>这些标志位的核心是17bit的数字。对应上9个函数，和上面的笔记对应。另7bit有其他作用，不讨论。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">来源： UVM</span><br><span class="line">源代码</span><br><span class="line"><span class="comment">//A=ABSTRACT Y=PHYSICAL</span></span><br><span class="line"><span class="comment">//F=REFERENCE, S=SHALLOW, D=DEEP</span></span><br><span class="line"><span class="comment">//K=PACK, R=RECORD, P=PRINT, M=COMPARE, C=COPY</span></span><br><span class="line"><span class="comment">//--------------------------- AYFSD K R P M C</span></span><br><span class="line"><span class="keyword">parameter</span> UVM_ALL_ON = <span class="number">&#x27;b000000101010101</span>;</span><br><span class="line"><span class="keyword">parameter</span> UVM_COPY = (<span class="number">1</span>&lt;&lt;<span class="number">0</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_NOCOPY = (<span class="number">1</span>&lt;&lt;<span class="number">1</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_COMPARE = (<span class="number">1</span>&lt;&lt;<span class="number">2</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_NOCOMPARE = (<span class="number">1</span>&lt;&lt;<span class="number">3</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_PRINT = (<span class="number">1</span>&lt;&lt;<span class="number">4</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_NOPRINT = (<span class="number">1</span>&lt;&lt;<span class="number">5</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_RECORD = (<span class="number">1</span>&lt;&lt;<span class="number">6</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_NORECORD = (<span class="number">1</span>&lt;&lt;<span class="number">7</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_PACK = (<span class="number">1</span>&lt;&lt;<span class="number">8</span>);</span><br><span class="line"><span class="keyword">parameter</span> UVM_NOPACK = (<span class="number">1</span>&lt;&lt;<span class="number">9</span>);</span><br></pre></td></tr></table></figure>

<p>所以<code>parameter UVM_ALL_ON = &#39;b000000101010101;</code>对应UVM_COPY、UVM_COMPARE、UVM_PRINT、UVM_RECORD、UVM_PACK开关。与的话就是构造指定开关而已。</p>
<p><strong>宏与if结合：</strong></p>
<p>对于一些字段，在一定情况下才会存在，使用if进行注册和使用。</p>
<p>在my_transaction构造时：</p>
<p>构造所需字段，及其使能标志位。</p>
<p>注册时使用if(is_vlan)的形式控制注册的字段。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> my_transaction <span class="keyword">extends</span> uvm_sequence_item;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>[<span class="number">47</span>:<span class="number">0</span>] dmac;</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>[<span class="number">47</span>:<span class="number">0</span>] smac;</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>[<span class="number">15</span>:<span class="number">0</span>] vlan_info1;</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>[<span class="number">2</span>:<span class="number">0</span>]  vlan_info2;</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>       vlan_info3;</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>[<span class="number">11</span>:<span class="number">0</span>] vlan_info4;</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>[<span class="number">15</span>:<span class="number">0</span>] ether_type;</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">byte</span> pload[];</span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>] crc;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">rand</span> <span class="keyword">bit</span> is_vlan;</span><br><span class="line">    </span><br><span class="line">    `uvm_object_utils_begin(my_transaction)</span><br><span class="line">        `uvm_field_int(dmac, UVM_ALL_ON)</span><br><span class="line">        `uvm_field_int(smac, UVM_ALL_ON)</span><br><span class="line">        <span class="keyword">if</span>(is_vlan)<span class="keyword">begin</span></span><br><span class="line">            `uvm_field_int(vlan_info1, UVM_ALL_ON)</span><br><span class="line">            `uvm_field_int(vlan_info2, UVM_ALL_ON)</span><br><span class="line">            `uvm_field_int(vlan_info3, UVM_ALL_ON)</span><br><span class="line">            `uvm_field_int(vlan_info4, UVM_ALL_ON)</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        `uvm_field_int(ether_type, UVM_ALL_ON)</span><br><span class="line">        `uvm_field_array_int(pload, UVM_ALL_ON)</span><br><span class="line">        `uvm_field_int(crc, UVM_ALL_ON | UVM_NOPACK)</span><br><span class="line">        `uvm_field_int(is_vlan, UVM_ALL_ON | UVM_NOPACK)</span><br><span class="line">    `uvm_object_utils_end</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>在随机化时指定is_vlan的值：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">my_transaction tr;</span><br><span class="line">tr = <span class="keyword">new</span>();</span><br><span class="line"><span class="keyword">assert</span>(tr<span class="variable">.randomize</span>() <span class="keyword">with</span> &#123;is_vlan == <span class="number">0</span>;&#125;);</span><br></pre></td></tr></table></figure>

<h1 id="3-4-UVM中打印信息的控制"><a href="#3-4-UVM中打印信息的控制" class="headerlink" title="3.4 UVM中打印信息的控制"></a>3.4 UVM中打印信息的控制</h1><blockquote>
<p>有点杂乱，用时查阅即可。</p>
</blockquote>
<h2 id="打印信息的冗余度"><a href="#打印信息的冗余度" class="headerlink" title="打印信息的冗余度"></a>打印信息的冗余度</h2><p>UVM打印是根据冗余度级别来确定的。</p>
<p>UVM会比较要显示信息的冗余度级别与<strong>默认冗余度</strong>的阈值，如果小于等于阈值，就会显示，否则不会显示。<strong>冗余度</strong>有三个级别。从高到底依次时：UVM_HIGH、UVM_MEDIUM、UVM_LOW（冗余度高就代表，可以不打印）。默认冗余度阈值时<strong>UVM_MEDIUM</strong>，所有冗余度<strong>低于、等于</strong>UVM_MEDIUM的信息都会被打印出来。</p>
<ul>
<li>get_report_verbosity_level()：等到某个component的冗余度阈值。</li>
</ul>
<p>返回结果是整数，解释如下：低于、等于说的就是这些整数值。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span></span><br><span class="line">&#123;</span><br><span class="line">    UVM_NONE = <span class="number">0</span>,</span><br><span class="line">    UVM_LOW = <span class="number">100</span>,</span><br><span class="line">    UVM_MEDIUM = <span class="number">200</span>,</span><br><span class="line">    UVM_HIGH = <span class="number">300</span>,</span><br><span class="line">    UVM_FULL = <span class="number">400</span>,</span><br><span class="line">    UVM_DEBUG = <span class="number">500</span></span><br><span class="line">&#125; uvm_verbosity;</span><br></pre></td></tr></table></figure>

<ul>
<li>set_report_verbosity_level(Level)：设定某个component的冗余度阈值。</li>
</ul>
<p>若涉及到层次，需要在connect_phase及以后的phase中才能调用这个函数，那就在connect_phase中调用。</p>
<ul>
<li>set_report_verbosity_level_hier(Level)：递归设置，设置当前component和其子component的冗余度阈值。</li>
</ul>
<p>uvm_info宏的第一个参数是ID，可以针对ID设置冗余度。</p>
<ul>
<li>set_report_id_verbosity()：设置当前component的某个ID的冗余度阈值。</li>
<li>set_report_id_verbosity_hier()：递归设置当前component及其子component的某个ID的冗余度阈值。</li>
</ul>
<p>在命令行中设置冗余度阈值：</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">&lt;sim <span class="built_in">command</span>&gt; +UVM_VERBOSITY=UVM_HIGH</span><br><span class="line">或者：</span><br><span class="line">&lt;sim <span class="built_in">command</span>&gt; +UVM_VERBOSITY=HIGH  <span class="comment"># UVM_可省略</span></span><br></pre></td></tr></table></figure>

<p>上述的命令行参数会把<strong>整个验证平台的冗余度阈值</strong>设置为UVM_HIGH。它<strong>几乎相当于是在base_test中调用</strong><br><strong>set_report_verbosity_level_hier函数</strong>，把base_test及以下所有component的冗余度级别设置为UVM_HIGH。 </p>
<p>那么命令行会覆盖代码中设置的冗余度吗？按道理会。覆盖。</p>
<p>代码中的uvm_info冗余度设置：</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692002567316.png" alt="1692002567316"></p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692002584087.png" alt="1692002584087"></p>
<p>1）命令行行中不指定冗余度：</p>
<p><code>./run_tc my_case0</code> </p>
<p>此时按照代码中设置的冗余度阈值进行打印，base_test中设置冗余度阈值是UVM_HIGH。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692002848763.png" alt="1692002848763"></p>
<p>执行结果如下，符合预期。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692002740924.png" alt="1692002740924"></p>
<p>2）覆盖执行冗余度设置：</p>
<p><code>./run_tc my_case0</code> </p>
<p>此时按照代码中设置的冗余度阈值进行打印，base_test中设置冗余度阈值UVM_LOW覆盖了UVM_HIGH。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692003550209.png" alt="1692003550209"></p>
<p>执行结果如下，说明会覆盖。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692003524453.png" alt="1692003524453"></p>
<p>3）命令行中指定冗余度：</p>
<p><code>./run_tc my_case0 +UVM_VERBOSITY=LOW</code></p>
<p>此时按照命令行设置的冗余度阈值进行打印，那和base_test中设置冗余度阈值谁的优先级高呢？</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692002848763.png" alt="1692002848763"></p>
<p>结果是没有被覆盖！</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692003764691.png" alt="1692003764691"></p>
<p>&#x3D;&#x3D;这应该怎么去理解？命令行设置的意义何在？还是我的执行有问题？&#x3D;&#x3D;</p>
<p>&#x3D;&#x3D;难受&#x3D;&#x3D;</p>
<blockquote>
<p>书上说：它几乎相当于是在base_test中调用set_report_verbosity_level_hier函数，把base_test及以下所有component的冗余度级别设置为UVM_HIGH。 </p>
<p>但是在base_test中set_report_verbosity_level_hier(UVM_LOW)可以达到预期，仿真命令中设置却不可以。</p>
</blockquote>
<p>信息打印冗余度设置，这部分就需要有自己的打印设置习惯，便于调试，信息收集。</p>
<h2 id="重载打印信息的严重性"><a href="#重载打印信息的严重性" class="headerlink" title="重载打印信息的严重性"></a>重载打印信息的严重性</h2><p>（这部分感觉用的少，应该也就调试时使用，使用时查阅）</p>
<p>UVM默认有四种信息严重性：UVM_INFO、UVM_WARNING、UVM_ERROR、UVM_FATAL。这四种严重性可以相互重载。</p>
<p>与设置冗余度不同，UVM不提供递归的严重性重载函数。严重性重载用的比较少，一般只对某个component内使用。</p>
<h2 id="UVM-ERROR达到一定数量结束仿真"><a href="#UVM-ERROR达到一定数量结束仿真" class="headerlink" title="UVM_ERROR达到一定数量结束仿真"></a>UVM_ERROR达到一定数量结束仿真</h2><p>对于某个测试用例，如果出现了大量的UVM_ERROR，根据这些错误已经可以确定bug所在了，再继续仿真下去意义已经不大，此时就可以结束仿真，而不必等到所有的objection被撤销。</p>
<ul>
<li><p>set_report_max_quit_count(num)：设置最大err退出阈值，满num个err推出仿真。</p>
</li>
<li><p>get_max_quit_count()：查询当前退出阈值，0表示不会退出。</p>
</li>
</ul>
<p>在命令行中设置退出阈值：</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&lt;sim <span class="built_in">command</span>&gt; +UVM_MAX_QUIT_COUNT=6,NO</span><br></pre></td></tr></table></figure>

<p><code>6</code>：表示UVM_ERROR累计达到6个则退出仿真。</p>
<p><code>NO</code>：表示不可以被后面设置的语句重载。&#x3D;&#x3D;怎么理解？&#x3D;&#x3D;都已经在命令行了，后面怎么会有重载语句。</p>
<h2 id="设置计数的目标"><a href="#设置计数的目标" class="headerlink" title="设置计数的目标"></a>设置计数的目标</h2><p>出来设置UVM_ERROR达到一定数量结束仿真，也可以把UVM_WARNING、UVM_INFO、UVM_ERROR计入这个数量。</p>
<ul>
<li><p>set_report_severity_action(UVM_WARNING，UVM_DISPLAY|UVM_COUNT)：把UVM_WARNING纳入技术范围。</p>
</li>
<li><p>set_report_severity_action_hier()：递归</p>
</li>
</ul>
<p>UVM_ERROR已经在计数中，去除计数：</p>
<ul>
<li>set_report_severity_action(UVM_ERROR，UVM_DISPLAY)：去除UVM_ERROR的计数。</li>
<li>set_report_id_action(“ID”，UVM_DISPLAY|UVM_COUNT)：对特定ID计数，包括INFO，WARNING、ERROR、FATAL。</li>
<li>set_report_id_action_hier()：递归</li>
<li>set_report_severity_id_action()：联合设置。</li>
<li>set_report_severity_id_action_hier()：递归</li>
</ul>
<p>在命令行中设置计数目标：</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&lt;sim <span class="built_in">command</span>&gt; +uvm_set_action=&lt;comp&gt;,&lt;<span class="built_in">id</span>&gt;,&lt;severity&gt;,&lt;action&gt;</span><br></pre></td></tr></table></figure>



<h2 id="UVM的断点功能"><a href="#UVM的断点功能" class="headerlink" title="UVM的断点功能"></a>UVM的断点功能</h2><p>在程序调试时，断点功能是非常有用的一个功能。在程序运行时，预先在某语句处设置一断点。当程序执行到此处时，<strong>停止仿真，进入交互模式</strong>，从而进行调试。</p>
<p>断点功能需要从仿真器的角度进行设置，不同仿真器的设置方式不同。为了消除这些设置方式的不同，UVM支持<strong>内建的断点功能</strong>，当执行到断点时，自动停止仿真，进入交互模。</p>
<p>主要是UVM_STOP。出现warning，触发断点进入交互模式。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">env<span class="variable">.i_agt</span><span class="variable">.drv</span><span class="variable">.set_report_severity_action</span>(UVM_WARNING, UVM_DISPLAY| UVM_STOP);</span><br></pre></td></tr></table></figure>

<p>在命令行设置UVM的断点：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&lt;sim command&gt; +uvm_set_action=<span class="string">&quot;uvm_test_top.env.i_agt.drv,my_driver,UVM_WARNING,UVM_DISPLAY|UVM_STOP&quot;</span></span><br></pre></td></tr></table></figure>





<h2 id="将输出信息导入文件中"><a href="#将输出信息导入文件中" class="headerlink" title="将输出信息导入文件中"></a>将输出信息导入文件中</h2><p>默认情况下，UVM会将UVM_INFO等信息显示在标准输出（终端屏幕）上。</p>
<p>各个仿真器提供将显示在标准输出的信息同时输出到一个日志文件中的功能。但是这个日志文件混杂了所有的UVM_INFO、UVM_WARNING、UVM_ERROR及UVM_FATAL。</p>
<p>UVM提供将特定信息输出到特定日志文件的功能：  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">info_log = <span class="built_in">$fopen</span>(<span class="string">&quot;info.log&quot;</span>, <span class="string">&quot;w&quot;</span>);</span><br><span class="line">warning_log = <span class="built_in">$fopen</span>(<span class="string">&quot;warning.log&quot;</span>, <span class="string">&quot;w&quot;</span>);</span><br><span class="line">error_log = <span class="built_in">$fopen</span>(<span class="string">&quot;error.log&quot;</span>, <span class="string">&quot;w&quot;</span>);</span><br><span class="line">fatal_log = <span class="built_in">$fopen</span>(<span class="string">&quot;fatal.log&quot;</span>, <span class="string">&quot;w&quot;</span>);</span><br><span class="line">env<span class="variable">.i_agt</span><span class="variable">.drv</span><span class="variable">.set_report_severity_file</span>(UVM_INFO, info_log);</span><br><span class="line">env<span class="variable">.i_agt</span><span class="variable">.drv</span><span class="variable">.set_report_severity_file</span>(UVM_WARNING, warning_log);</span><br><span class="line">env<span class="variable">.i_agt</span><span class="variable">.drv</span><span class="variable">.set_report_severity_file</span>(UVM_ERROR, error_log);</span><br><span class="line">env<span class="variable">.i_agt</span><span class="variable">.drv</span><span class="variable">.set_report_severity_file</span>(UVM_FATAL, fatal_log)</span><br></pre></td></tr></table></figure>

<ul>
<li><p>set_report_severity_file()：将某种严重性打印信息输出到指定文件中。</p>
</li>
<li><p>set_report_severity_file()：递归</p>
</li>
</ul>
<p>同样有ID、ID严重性组合的控制方式：</p>
<p>set_report_id_action</p>
<p>set_report_id_action_hier</p>
<p>set_report_severity_id_file</p>
<p>set_report_severity_id_file_hier</p>
<h2 id="控制打印信息的行为"><a href="#控制打印信息的行为" class="headerlink" title="控制打印信息的行为"></a>控制打印信息的行为</h2><p>UVM共定义了如下几种控制打印行为：  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span></span><br><span class="line">&#123;</span><br><span class="line">    UVM_NO_ACTION = <span class="number">&#x27;b000000</span>,</span><br><span class="line">    UVM_DISPLAY = <span class="number">&#x27;b000001</span>,</span><br><span class="line">    UVM_LOG = <span class="number">&#x27;b000010</span>,</span><br><span class="line">    UVM_COUNT = <span class="number">&#x27;b000100</span>,</span><br><span class="line">    UVM_EXIT = <span class="number">&#x27;b001000</span>,</span><br><span class="line">    UVM_CALL_HOOK = <span class="number">&#x27;b010000</span>,</span><br><span class="line">    UVM_STOP = <span class="number">&#x27;b100000</span></span><br><span class="line">&#125; uvm_action_type;</span><br></pre></td></tr></table></figure>

<p>与field automation机制中定义UVM_ALL_ON类似，这里也把UVM_DISPLAY等定义为一个整数。不同的行为有不同的位偏移，所以不同的行为可以使用“或”的方式组合在一起 。</p>
<ul>
<li><p>UVM_NO_ACTION是不做任何操作；</p>
</li>
<li><p>UVM_DISPLAY是输出到标准输出上；</p>
</li>
<li><p>UVM_LOG是输出到日志文件中，它能工作的前提是设置好了日志文件；</p>
</li>
<li><p>UVM_COUNT是作为计数目标；</p>
</li>
<li><p>UVM_EXIT是直接退出仿真；</p>
</li>
<li><p>UVM_CALL_HOOK是调用一个回调函数；</p>
</li>
<li><p>UVM_STOP是停止仿真，进入命令行交互模式。</p>
</li>
</ul>
<h1 id="3-5-config-db机制"><a href="#3-5-config-db机制" class="headerlink" title="3.5 config_db机制"></a>3.5 config_db机制</h1><p>一个component可以通过<code>get_full_name()</code>函数获得自己的路径。</p>
<p>这里的路径和UVM树的层次是相关的。路径起点是uvm_test_top（原本应该是树根uvm_top，其名字是__top__，在显示路径的时候不显示。），终点是component本身。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692086434580.png" alt="1692086434580"></p>
<p>路径与结构层次不一样，但是基本上是一样的。在factory机制例化对象时：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">drv = my_driver::type_id::create(<span class="string">&quot;driver&quot;</span>);</span><br></pre></td></tr></table></figure>

<p>drv是例化对象，是层次结构。</p>
<p>“driver”是例化时指定的名字，是路径。</p>
<p>在例化时最好让这两个统一。</p>
<p>config_db机制用于在UVM验证平台间传递参数。包括set寄信，get收信，它们通常是成对出现的。</p>
<p>1）set寄信</p>
<p>一个使用实例如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">uvm_config_db<span class="variable">#(int)::set(this, &quot;env.i_agt.drv&quot;, &quot;pre_num&quot;, 100)</span>;</span><br></pre></td></tr></table></figure>

<p><code>#(int)</code>是传递值的类型</p>
<p>其中第一个和第二个参数联合起来组成<strong>目标路径</strong>，与此路径符合的目标才能收信。</p>
<p>第一个参数必须是一个<strong>uvm_component实例</strong>的指针，</p>
<p>第二个参数是<strong>相对此实例</strong>的路径。</p>
<p>第三个参数表示一个记号，用以说明这个值是传给<strong>目标中的哪个成员</strong>的，</p>
<p>第四个参数是要设置的<strong>值</strong>。 </p>
<p>在module中，第一个参数设置为null，等价于uvm_root::get()，这个值就是<strong>uvp_top</strong>。</p>
<p>2）get收信</p>
<p>一个使用实例如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">uvm_config_db<span class="variable">#(int)::get(this, &quot;&quot;, &quot;pre_num&quot;, pre_num)</span>;</span><br></pre></td></tr></table></figure>

<p>get函数中的第一个参数和第二个参数联合起来组成<strong>收信人路径</strong>。</p>
<p>第一个参数也必须是一个uvm_component实例的指针</p>
<p>第二个参数是相对此实例的路径。一般的，如果第一个参数被设置为this，那么第二个参数可以是空“”。 </p>
<p>第三个参数就是set函数中的第三个参数，这两个参数必须严格匹配</p>
<p>第四个参数则是要设置的变量。  </p>
<p>set语句没办法省略，在一定条件下，get是被省略的。</p>
<p>在componnet中使用field automation机制，get操作是被省略的。</p>
<p>&#x3D;&#x3D;也没见set操作啊，只是field注册了一个变量。那再build_phase中省略了get，再build_phase中为什么要get呢？&#x3D;&#x3D;</p>
<p>set是再case0中set的，书上driver这里是为了说明如何省略get。</p>
<p><img src="/2023/08/15/DV/UVM/CH3/1692088608882.png" alt="1692088608882"></p>
<p>这里的<strong>关键</strong>是build_phase中的super.build_phase语句，当执行到driver的super.build_phase时，会自动执行get语句。 </p>
<p>这种做法的前提是：</p>
<p>第一，my_driver必须使用uvm_component_utils宏注册；</p>
<p>第二，pre_num必须使用uvm_field_int宏注册；</p>
<p>第三，在调用set函数的时候，set函数的第三个参数必须与要get函数中变量的名字相一致，即必须是pre_num。</p>
<p>设置多次，获取一次，最终获取到值的问题？</p>
<p>收信<strong>时间</strong>准则，最近（后）时间收到信具有最优先级。</p>
<p>发信人的<strong>权威性</strong>准则，层次越高（靠近根节点），优先级越高。</p>
<p>先比较发信人的<strong>权威性</strong>，再比较收信<strong>时间</strong>。最终决定哪一封信最终有效。</p>
<p><strong>同一层</strong>次的多重设置，以时间准则来确定，实际中使用：</p>
<p>base_test中设置使用最多的值，正常case使用这个值。</p>
<p>非正常测试的case，再次设置新值，按时间准则，就会新值有效。</p>
<p><strong>非直线</strong>的set和get。这里的非直线是指，叔侄关系的set和get。这里存在一个问题，之前说过，叔侄关系。同一层次的component是按照字典顺序执行build_phase的，所以无法控制先后设置顺序，可以达到非预期效果。所以不建议非直线的set和get。</p>
<p>config_db对通配符的支持：set操作的第二个参数可以不写完整路径，使用通配符匹配。但是不推荐使用，阅读性差，不利于协作开发。</p>
<p>config_db的调试：</p>
<p>1）check_config_usage：</p>
<p>config_db机制功能非常强大，能够在不同层次对同一参数实现配置。但它的一个致命缺点是，其set函数的第二个参数是字符串，如果字符串写错，那么根本就不能正确地设置参数值。</p>
<p>同时由于第二个参数是字符串，虽然错了，但是也还是一个字符串，所以SystemVerilog的仿真器也不会给出任何参数错误提示。</p>
<p>UVM提供了一个函数<code>check_config_usage</code>，它可以显示出截止到此函数调用时有<strong>哪些参数是被设置过但是却没</strong><br><strong>有被获取过</strong>。由于config_db的set及get语句一般都用于build_phase阶段，所以此函数一般在connect_phase被调用。</p>
<p>2）print_config函数：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> connect_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">    print_config(<span class="number">1</span>);</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p>其中参数1表示递归的查询，若为0，则只显示当前component的信息。print_config的输出结果中有很多的冗余信息。它会遍历整个验证平台的所有结点，找出哪些被设置过的信息对于它们是可见的。  </p>
<p>3）命令行参数UVM_CONFIG_DB_TRACE  </p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&lt;sim <span class="built_in">command</span>&gt; +UVM_CONFIG_DB_TRACE</span><br></pre></td></tr></table></figure>





</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://SCFMVP.github.io">Guanglong Zhao</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://scfmvp.github.io/2023/08/15/DV/UVM/CH3/">http://scfmvp.github.io/2023/08/15/DV/UVM/CH3/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://SCFMVP.github.io" target="_blank">Later的个人博客 </a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/UVM/">UVM</a></div><div class="post_share"><div class="social-share" data-image="/img/logo.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/08/21/DV/UVM/CH4/" title="UVM知识点摘记（Ch4）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">UVM知识点摘记（Ch4）</div></div></a></div><div class="next-post pull-right"><a href="/2023/08/11/DV/UVM/UVM%E7%9F%A5%E8%AF%86%E7%82%B9%E6%91%98%E8%AE%B0/" title="UVM知识点摘记（Ch2）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">UVM知识点摘记（Ch2）</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/08/21/DV/UVM/CH4/" title="UVM知识点摘记（Ch4）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-21</div><div class="title">UVM知识点摘记（Ch4）</div></div></a></div><div><a href="/2023/08/09/DV/UVM/UVMDemo%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="UVMDemo学习笔记(一个简单的UVM验证平台)"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-09</div><div class="title">UVMDemo学习笔记(一个简单的UVM验证平台)</div></div></a></div><div><a href="/2023/08/11/DV/UVM/UVM%E7%9F%A5%E8%AF%86%E7%82%B9%E6%91%98%E8%AE%B0/" title="UVM知识点摘记（Ch2）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-11</div><div class="title">UVM知识点摘记（Ch2）</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/logo.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Guanglong Zhao</div><div class="author-info__description">Learning Recording Sharing</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">15</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/SCFMVP"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/SCFMVP" target="_blank" title="Github"><i class="fab fa-github" style="color: #hdhfbb;"></i></a><a class="social-icon" href="mailto:scfmvp@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #000000;"></i></a></div></div><div class="card-widget"><div class="item-headline"><i></i><span></span></div><div class="item-content"></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#CH3-UVM%E5%9F%BA%E7%A1%80"><span class="toc-number">1.</span> <span class="toc-text">CH3 UVM基础</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#3-1-uvm-component%E4%B8%8Euvm-object"><span class="toc-number">2.</span> <span class="toc-text">3.1 uvm_component与uvm_object</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#3-2-UVM%E7%9A%84%E6%A0%91%E5%BD%A2%E7%BB%93%E6%9E%84"><span class="toc-number">3.</span> <span class="toc-text">3.2 UVM的树形结构</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#3-3-field-automation%E6%9C%BA%E5%88%B6"><span class="toc-number">4.</span> <span class="toc-text">3.3 field automation机制</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#3-4-UVM%E4%B8%AD%E6%89%93%E5%8D%B0%E4%BF%A1%E6%81%AF%E7%9A%84%E6%8E%A7%E5%88%B6"><span class="toc-number">5.</span> <span class="toc-text">3.4 UVM中打印信息的控制</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%89%93%E5%8D%B0%E4%BF%A1%E6%81%AF%E7%9A%84%E5%86%97%E4%BD%99%E5%BA%A6"><span class="toc-number">5.1.</span> <span class="toc-text">打印信息的冗余度</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%87%8D%E8%BD%BD%E6%89%93%E5%8D%B0%E4%BF%A1%E6%81%AF%E7%9A%84%E4%B8%A5%E9%87%8D%E6%80%A7"><span class="toc-number">5.2.</span> <span class="toc-text">重载打印信息的严重性</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#UVM-ERROR%E8%BE%BE%E5%88%B0%E4%B8%80%E5%AE%9A%E6%95%B0%E9%87%8F%E7%BB%93%E6%9D%9F%E4%BB%BF%E7%9C%9F"><span class="toc-number">5.3.</span> <span class="toc-text">UVM_ERROR达到一定数量结束仿真</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AE%BE%E7%BD%AE%E8%AE%A1%E6%95%B0%E7%9A%84%E7%9B%AE%E6%A0%87"><span class="toc-number">5.4.</span> <span class="toc-text">设置计数的目标</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#UVM%E7%9A%84%E6%96%AD%E7%82%B9%E5%8A%9F%E8%83%BD"><span class="toc-number">5.5.</span> <span class="toc-text">UVM的断点功能</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B0%86%E8%BE%93%E5%87%BA%E4%BF%A1%E6%81%AF%E5%AF%BC%E5%85%A5%E6%96%87%E4%BB%B6%E4%B8%AD"><span class="toc-number">5.6.</span> <span class="toc-text">将输出信息导入文件中</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%8E%A7%E5%88%B6%E6%89%93%E5%8D%B0%E4%BF%A1%E6%81%AF%E7%9A%84%E8%A1%8C%E4%B8%BA"><span class="toc-number">5.7.</span> <span class="toc-text">控制打印信息的行为</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#3-5-config-db%E6%9C%BA%E5%88%B6"><span class="toc-number">6.</span> <span class="toc-text">3.5 config_db机制</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/21/DV/UVM/CH4/" title="UVM知识点摘记（Ch4）">UVM知识点摘记（Ch4）</a><time datetime="2023-08-21T02:06:59.000Z" title="发表于 2023-08-21 10:06:59">2023-08-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/15/DV/UVM/CH3/" title="UVM知识点摘记（Ch3）">UVM知识点摘记（Ch3）</a><time datetime="2023-08-15T11:42:22.000Z" title="发表于 2023-08-15 19:42:22">2023-08-15</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/11/DV/UVM/UVM%E7%9F%A5%E8%AF%86%E7%82%B9%E6%91%98%E8%AE%B0/" title="UVM知识点摘记（Ch2）">UVM知识点摘记（Ch2）</a><time datetime="2023-08-11T14:02:09.000Z" title="发表于 2023-08-11 22:02:09">2023-08-11</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/09/DV/UVM/UVMDemo%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="UVMDemo学习笔记(一个简单的UVM验证平台)">UVMDemo学习笔记(一个简单的UVM验证平台)</a><time datetime="2023-08-09T13:36:11.000Z" title="发表于 2023-08-09 21:36:11">2023-08-09</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/07/31/DV/Tools/Gvim%E5%AE%89%E8%A3%85%E9%85%8D%E7%BD%AE%E6%8C%87%E5%8D%97/" title="Windows下Gvim安装与配置-续">Windows下Gvim安装与配置-续</a><time datetime="2023-07-31T09:22:18.000Z" title="发表于 2023-07-31 17:22:18">2023-07-31</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By Guanglong Zhao</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>