// This program was cloned from: https://github.com/michaelliao/learn-verilog
// License: GNU General Public License v3.0

ddio	ddio_inst (
	.datain_h ( datain_h_sig ),
	.datain_l ( datain_l_sig ),
	.outclock ( outclock_sig ),
	.dataout ( dataout_sig )
	);
