// Seed: 2418665715
module module_0;
  wire  id_1;
  logic id_2;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_6 = -1;
  logic [id_3 : 1 'b0] id_7;
  ;
  module_0 modCall_1 ();
  always @(id_3)
    forever
      if (1) id_5[id_3 : id_3] <= 1;
      else id_1[-1'b0-:~(-1'b0)] <= id_2;
endmodule
