

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_col_bound_height_col_bound_row'
================================================================
* Date:           Mon Oct  6 00:17:22 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1922|     1922|  19.220 us|  19.220 us|  1922|  1922|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- col_bound_height_col_bound_row  |     1920|     1920|         5|          4|          1|   480|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3102|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     163|    -|
|Register         |        -|     -|     240|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     240|    3283|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U7  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_22_32_1_1_U8  |mux_22_32_1_1  |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  18|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln21_1_fu_232_p2     |         +|   0|  0|   13|           5|           1|
    |add_ln21_fu_206_p2       |         +|   0|  0|   16|           9|           1|
    |add_ln22_fu_543_p2       |         +|   0|  0|   13|           5|           1|
    |add_ln24_1_fu_328_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln24_2_fu_334_p2     |         +|   0|  0|   20|          13|          13|
    |add_ln24_fu_322_p2       |         +|   0|  0|   22|          15|          15|
    |and_ln23_1_fu_464_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln23_fu_501_p2       |       and|   0|  0|   64|          64|          64|
    |and_ln24_1_fu_568_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln24_fu_605_p2       |       and|   0|  0|   64|          64|          64|
    |icmp_ln21_fu_200_p2      |      icmp|   0|  0|   11|           9|           7|
    |icmp_ln22_fu_218_p2      |      icmp|   0|  0|   10|           5|           6|
    |lshr_ln23_1_fu_409_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln23_fu_395_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln24_1_fu_526_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln24_fu_439_p2      |      lshr|   0|  0|  182|          64|          64|
    |empty_23_fu_258_p2       |        or|   0|  0|   14|          14|           9|
    |or_ln23_1_fu_479_p2      |        or|   0|  0|   64|          64|          64|
    |or_ln23_fu_516_p2        |        or|   0|  0|   64|          64|          64|
    |or_ln24_1_fu_583_p2      |        or|   0|  0|   64|          64|          64|
    |or_ln24_fu_620_p2        |        or|   0|  0|   64|          64|          64|
    |select_ln21_1_fu_238_p3  |    select|   0|  0|    5|           1|           5|
    |select_ln21_fu_224_p3    |    select|   0|  0|    5|           1|           1|
    |shl_ln23_1_fu_510_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln23_2_fu_452_p2     |       shl|   0|  0|  182|          32|          64|
    |shl_ln23_3_fu_473_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln23_fu_489_p2       |       shl|   0|  0|  182|          32|          64|
    |shl_ln24_1_fu_614_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln24_2_fu_556_p2     |       shl|   0|  0|  182|          32|          64|
    |shl_ln24_3_fu_577_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln24_fu_593_p2       |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln23_1_fu_458_p2     |       xor|   0|  0|   64|          64|           2|
    |xor_ln23_fu_495_p2       |       xor|   0|  0|   64|          64|           2|
    |xor_ln24_1_fu_562_p2     |       xor|   0|  0|   64|          64|           2|
    |xor_ln24_fu_599_p2       |       xor|   0|  0|   64|          64|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 3102|        1498|        1361|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_k_1_load             |   9|          2|    5|         10|
    |i_fu_86                               |   9|          2|    5|         10|
    |indvar_flatten_fu_90                  |   9|          2|    9|         18|
    |k_1_fu_82                             |   9|          2|    5|         10|
    |sol_0_address0                        |  13|          3|   12|         36|
    |sol_0_d0                              |  13|          3|   64|        192|
    |sol_1_address0                        |  13|          3|   12|         36|
    |sol_1_d0                              |  13|          3|   64|        192|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 163|         37|  195|        545|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln3_reg_733              |   1|   0|    6|          5|
    |and_ln_reg_721               |   1|   0|    6|          5|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_86                      |   5|   0|    5|          0|
    |icmp_ln21_reg_648            |   1|   0|    1|          0|
    |indvar_flatten_fu_90         |   9|   0|    9|          0|
    |k_1_fu_82                    |   5|   0|    5|          0|
    |lshr_ln_reg_687              |   2|   0|    2|          0|
    |orig_1_load_3_reg_745        |  64|   0|   64|          0|
    |select_ln21_reg_652          |   5|   0|    5|          0|
    |sol_0_addr_1_reg_677         |   8|   0|   12|          4|
    |sol_0_addr_reg_711           |  12|   0|   12|          0|
    |sol_1_addr_1_reg_682         |   8|   0|   12|          4|
    |sol_1_addr_reg_716           |  12|   0|   12|          0|
    |tmp_10_reg_692               |   1|   0|    1|          0|
    |tmp_11_reg_707               |   1|   0|    1|          0|
    |tmp_15_reg_750               |  32|   0|   32|          0|
    |tmp_8_reg_727                |  32|   0|   32|          0|
    |tmp_9_reg_662                |   1|   0|    1|          0|
    |tmp_reg_657                  |   1|   0|    1|          0|
    |trunc_ln24_2_reg_740         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 240|   0|  258|         18|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|sol_0_address0   |  out|   12|   ap_memory|                                              sol_0|         array|
|sol_0_ce0        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_we0        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_d0         |  out|   64|   ap_memory|                                              sol_0|         array|
|sol_0_q0         |   in|   64|   ap_memory|                                              sol_0|         array|
|orig_0_address0  |  out|   12|   ap_memory|                                             orig_0|         array|
|orig_0_ce0       |  out|    1|   ap_memory|                                             orig_0|         array|
|orig_0_q0        |   in|   64|   ap_memory|                                             orig_0|         array|
|orig_0_address1  |  out|   12|   ap_memory|                                             orig_0|         array|
|orig_0_ce1       |  out|    1|   ap_memory|                                             orig_0|         array|
|orig_0_q1        |   in|   64|   ap_memory|                                             orig_0|         array|
|orig_1_address0  |  out|   12|   ap_memory|                                             orig_1|         array|
|orig_1_ce0       |  out|    1|   ap_memory|                                             orig_1|         array|
|orig_1_q0        |   in|   64|   ap_memory|                                             orig_1|         array|
|orig_1_address1  |  out|   12|   ap_memory|                                             orig_1|         array|
|orig_1_ce1       |  out|    1|   ap_memory|                                             orig_1|         array|
|orig_1_q1        |   in|   64|   ap_memory|                                             orig_1|         array|
|sol_1_address0   |  out|   12|   ap_memory|                                              sol_1|         array|
|sol_1_ce0        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_we0        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_d0         |  out|   64|   ap_memory|                                              sol_1|         array|
|sol_1_q0         |   in|   64|   ap_memory|                                              sol_1|         array|
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 8 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [stencil.c:21]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.90ns)   --->   "%icmp_ln21 = icmp_eq  i9 %indvar_flatten_load, i9 480" [stencil.c:21]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "%add_ln21 = add i9 %indvar_flatten_load, i9 1" [stencil.c:21]   --->   Operation 21 'add' 'add_ln21' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc56, void %for.inc89.preheader.exitStub" [stencil.c:21]   --->   Operation 22 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_1_load = load i5 %k_1" [stencil.c:22]   --->   Operation 23 'load' 'k_1_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [stencil.c:21]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln22 = icmp_eq  i5 %k_1_load, i5 16" [stencil.c:22]   --->   Operation 25 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i5 0, i5 %k_1_load" [stencil.c:21]   --->   Operation 26 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.09ns)   --->   "%add_ln21_1 = add i5 %i_load, i5 1" [stencil.c:21]   --->   Operation 27 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.62ns)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i5 %add_ln21_1, i5 %i_load" [stencil.c:21]   --->   Operation 28 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i5 %select_ln21" [stencil.c:22]   --->   Operation 29 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %select_ln21_1, i9 0" [stencil.c:21]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_23 = or i14 %tmp_s, i14 496" [stencil.c:21]   --->   Operation 31 'or' 'empty_23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %empty_23" [stencil.c:22]   --->   Operation 32 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln21_1, i32 4" [stencil.c:23]   --->   Operation 33 'bitselect' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln21_1, i32 3" [stencil.c:23]   --->   Operation 34 'bitselect' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i14 %empty_23" [stencil.c:24]   --->   Operation 35 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i14 %empty_23" [stencil.c:24]   --->   Operation 36 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %select_ln21_1" [stencil.c:23]   --->   Operation 37 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln23_cast9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i4.i5, i3 %trunc_ln23, i4 0, i5 %select_ln21" [stencil.c:23]   --->   Operation 38 'bitconcatenate' 'add_ln23_cast9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i12 %add_ln23_cast9" [stencil.c:23]   --->   Operation 39 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%orig_0_addr_1 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 40 'getelementptr' 'orig_0_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.26ns)   --->   "%orig_0_load_1 = load i12 %orig_0_addr_1" [stencil.c:23]   --->   Operation 41 'load' 'orig_0_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%orig_1_addr_1 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 42 'getelementptr' 'orig_1_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.26ns)   --->   "%orig_1_load_1 = load i12 %orig_1_addr_1" [stencil.c:23]   --->   Operation 43 'load' 'orig_1_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %tmp, void %arrayidx406.case.0, void %arrayidx406.case.1" [stencil.c:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sol_0_addr_1 = getelementptr i64 %sol_0, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 45 'getelementptr' 'sol_0_addr_1' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sol_1_addr_1 = getelementptr i64 %sol_1, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 46 'getelementptr' 'sol_1_addr_1' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %select_ln21" [stencil.c:24]   --->   Operation 47 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i5 %select_ln21" [stencil.c:24]   --->   Operation 48 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.32ns)   --->   "%add_ln24 = add i15 %zext_ln22_1, i15 %zext_ln22" [stencil.c:24]   --->   Operation 49 'add' 'add_ln24' <Predicate = (!icmp_ln21)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.33ns)   --->   "%add_ln24_1 = add i12 %zext_ln24_1, i12 %trunc_ln24_1" [stencil.c:24]   --->   Operation 50 'add' 'add_ln24_1' <Predicate = (!icmp_ln21)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.32ns)   --->   "%add_ln24_2 = add i13 %zext_ln24, i13 %trunc_ln24" [stencil.c:24]   --->   Operation 51 'add' 'add_ln24_2' <Predicate = (!icmp_ln21)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i15.i32.i32, i15 %add_ln24, i32 13, i32 14" [stencil.c:24]   --->   Operation 52 'partselect' 'lshr_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln24_2, i32 12" [stencil.c:24]   --->   Operation 53 'bitselect' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i12 %add_ln24_1" [stencil.c:24]   --->   Operation 54 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%orig_0_addr_3 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln24_2" [stencil.c:24]   --->   Operation 55 'getelementptr' 'orig_0_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.26ns)   --->   "%orig_0_load_3 = load i12 %orig_0_addr_3" [stencil.c:24]   --->   Operation 56 'load' 'orig_0_load_3' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%orig_1_addr_3 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln24_2" [stencil.c:24]   --->   Operation 57 'getelementptr' 'orig_1_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.26ns)   --->   "%orig_1_load_3 = load i12 %orig_1_addr_3" [stencil.c:24]   --->   Operation 58 'load' 'orig_1_load_3' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln24, i32 13" [stencil.c:24]   --->   Operation 59 'bitselect' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %tmp_11, void %arrayidx528.case.0, void %arrayidx528.case.1" [stencil.c:24]   --->   Operation 60 'br' 'br_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln24_2" [stencil.c:24]   --->   Operation 61 'getelementptr' 'sol_0_addr' <Predicate = (!icmp_ln21 & !tmp_11)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln24_2" [stencil.c:24]   --->   Operation 62 'getelementptr' 'sol_1_addr' <Predicate = (!icmp_ln21 & tmp_11)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.84ns)   --->   "%store_ln22 = store i9 %add_ln21, i9 %indvar_flatten" [stencil.c:22]   --->   Operation 63 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.84>
ST_1 : Operation 64 [1/1] (0.84ns)   --->   "%store_ln22 = store i5 %select_ln21_1, i5 %i" [stencil.c:22]   --->   Operation 64 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.84>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_bound_height_col_bound_row_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_9, i5 0" [stencil.c:23]   --->   Operation 67 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:4]   --->   Operation 68 'specpipeline' 'specpipeline_ln4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [stencil.c:11]   --->   Operation 69 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (2.26ns)   --->   "%orig_0_load_1 = load i12 %orig_0_addr_1" [stencil.c:23]   --->   Operation 70 'load' 'orig_0_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i6 %and_ln" [stencil.c:23]   --->   Operation 71 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.35ns)   --->   "%lshr_ln23 = lshr i64 %orig_0_load_1, i64 %zext_ln23_1" [stencil.c:23]   --->   Operation 72 'lshr' 'lshr_ln23' <Predicate = (!icmp_ln21)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i64 %lshr_ln23" [stencil.c:23]   --->   Operation 73 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (2.26ns)   --->   "%orig_1_load_1 = load i12 %orig_1_addr_1" [stencil.c:23]   --->   Operation 74 'load' 'orig_1_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i6 %and_ln" [stencil.c:23]   --->   Operation 75 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.35ns)   --->   "%lshr_ln23_1 = lshr i64 %orig_1_load_1, i64 %zext_ln23_2" [stencil.c:23]   --->   Operation 76 'lshr' 'lshr_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i64 %lshr_ln23_1" [stencil.c:23]   --->   Operation 77 'trunc' 'trunc_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.84ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln23_1, i32 %trunc_ln23_2, i1 %tmp" [stencil.c:23]   --->   Operation 78 'mux' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [2/2] (2.26ns)   --->   "%sol_0_load_1 = load i12 %sol_0_addr_1" [stencil.c:23]   --->   Operation 79 'load' 'sol_0_load_1' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 80 [2/2] (2.26ns)   --->   "%sol_1_load_1 = load i12 %sol_1_addr_1" [stencil.c:23]   --->   Operation 80 'load' 'sol_1_load_1' <Predicate = (!icmp_ln21 & tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%and_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_10, i5 0" [stencil.c:24]   --->   Operation 81 'bitconcatenate' 'and_ln3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (2.26ns)   --->   "%orig_0_load_3 = load i12 %orig_0_addr_3" [stencil.c:24]   --->   Operation 82 'load' 'orig_0_load_3' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i6 %and_ln3" [stencil.c:24]   --->   Operation 83 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.35ns)   --->   "%lshr_ln24 = lshr i64 %orig_0_load_3, i64 %zext_ln24_3" [stencil.c:24]   --->   Operation 84 'lshr' 'lshr_ln24' <Predicate = (!icmp_ln21)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i64 %lshr_ln24" [stencil.c:24]   --->   Operation 85 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (2.26ns)   --->   "%orig_1_load_3 = load i12 %orig_1_addr_3" [stencil.c:24]   --->   Operation 86 'load' 'orig_1_load_3' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 6.46>
ST_3 : Operation 87 [1/2] (2.26ns)   --->   "%sol_0_load_1 = load i12 %sol_0_addr_1" [stencil.c:23]   --->   Operation 87 'load' 'sol_0_load_1' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i6 %and_ln" [stencil.c:23]   --->   Operation 88 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%shl_ln23_2 = shl i64 4294967295, i64 %zext_ln23_5" [stencil.c:23]   --->   Operation 89 'shl' 'shl_ln23_2' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%xor_ln23_1 = xor i64 %shl_ln23_2, i64 18446744073709551615" [stencil.c:23]   --->   Operation 90 'xor' 'xor_ln23_1' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%and_ln23_1 = and i64 %sol_0_load_1, i64 %xor_ln23_1" [stencil.c:23]   --->   Operation 91 'and' 'and_ln23_1' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%zext_ln23_6 = zext i32 %tmp_8" [stencil.c:23]   --->   Operation 92 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%shl_ln23_3 = shl i64 %zext_ln23_6, i64 %zext_ln23_5" [stencil.c:23]   --->   Operation 93 'shl' 'shl_ln23_3' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln23_1 = or i64 %and_ln23_1, i64 %shl_ln23_3" [stencil.c:23]   --->   Operation 94 'or' 'or_ln23_1' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (2.26ns)   --->   "%store_ln23 = store i64 %or_ln23_1, i12 %sol_0_addr_1" [stencil.c:23]   --->   Operation 95 'store' 'store_ln23' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx406.exit" [stencil.c:23]   --->   Operation 96 'br' 'br_ln23' <Predicate = (!icmp_ln21 & !tmp)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (2.26ns)   --->   "%sol_1_load_1 = load i12 %sol_1_addr_1" [stencil.c:23]   --->   Operation 97 'load' 'sol_1_load_1' <Predicate = (!icmp_ln21 & tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i6 %and_ln" [stencil.c:23]   --->   Operation 98 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln23)   --->   "%shl_ln23 = shl i64 4294967295, i64 %zext_ln23_3" [stencil.c:23]   --->   Operation 99 'shl' 'shl_ln23' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln23)   --->   "%xor_ln23 = xor i64 %shl_ln23, i64 18446744073709551615" [stencil.c:23]   --->   Operation 100 'xor' 'xor_ln23' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln23)   --->   "%and_ln23 = and i64 %sol_1_load_1, i64 %xor_ln23" [stencil.c:23]   --->   Operation 101 'and' 'and_ln23' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln23)   --->   "%zext_ln23_4 = zext i32 %tmp_8" [stencil.c:23]   --->   Operation 102 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln23)   --->   "%shl_ln23_1 = shl i64 %zext_ln23_4, i64 %zext_ln23_3" [stencil.c:23]   --->   Operation 103 'shl' 'shl_ln23_1' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln23 = or i64 %and_ln23, i64 %shl_ln23_1" [stencil.c:23]   --->   Operation 104 'or' 'or_ln23' <Predicate = (!icmp_ln21 & tmp)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.26ns)   --->   "%store_ln23 = store i64 %or_ln23, i12 %sol_1_addr_1" [stencil.c:23]   --->   Operation 105 'store' 'store_ln23' <Predicate = (!icmp_ln21 & tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx406.exit" [stencil.c:23]   --->   Operation 106 'br' 'br_ln23' <Predicate = (!icmp_ln21 & tmp)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i6 %and_ln3" [stencil.c:24]   --->   Operation 107 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.35ns)   --->   "%lshr_ln24_1 = lshr i64 %orig_1_load_3, i64 %zext_ln24_4" [stencil.c:24]   --->   Operation 108 'lshr' 'lshr_ln24_1' <Predicate = (!icmp_ln21)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i64 %lshr_ln24_1" [stencil.c:24]   --->   Operation 109 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.84ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln24_2, i32 %trunc_ln24_3, i2 %lshr_ln" [stencil.c:24]   --->   Operation 110 'mux' 'tmp_15' <Predicate = (!icmp_ln21)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 111 [2/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:24]   --->   Operation 111 'load' 'sol_0_load' <Predicate = (!icmp_ln21 & !tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 112 [2/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:24]   --->   Operation 112 'load' 'sol_1_load' <Predicate = (!icmp_ln21 & tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 113 [1/1] (1.09ns)   --->   "%add_ln22 = add i5 %select_ln21, i5 1" [stencil.c:22]   --->   Operation 113 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.84ns)   --->   "%store_ln22 = store i5 %add_ln22, i5 %k_1" [stencil.c:22]   --->   Operation 114 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.84>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc53" [stencil.c:22]   --->   Operation 115 'br' 'br_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 116 [1/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:24]   --->   Operation 116 'load' 'sol_0_load' <Predicate = (!tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i6 %and_ln3" [stencil.c:24]   --->   Operation 117 'zext' 'zext_ln24_7' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%shl_ln24_2 = shl i64 4294967295, i64 %zext_ln24_7" [stencil.c:24]   --->   Operation 118 'shl' 'shl_ln24_2' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%xor_ln24_1 = xor i64 %shl_ln24_2, i64 18446744073709551615" [stencil.c:24]   --->   Operation 119 'xor' 'xor_ln24_1' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%and_ln24_1 = and i64 %sol_0_load, i64 %xor_ln24_1" [stencil.c:24]   --->   Operation 120 'and' 'and_ln24_1' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%zext_ln24_8 = zext i32 %tmp_15" [stencil.c:24]   --->   Operation 121 'zext' 'zext_ln24_8' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%shl_ln24_3 = shl i64 %zext_ln24_8, i64 %zext_ln24_7" [stencil.c:24]   --->   Operation 122 'shl' 'shl_ln24_3' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln24_1 = or i64 %and_ln24_1, i64 %shl_ln24_3" [stencil.c:24]   --->   Operation 123 'or' 'or_ln24_1' <Predicate = (!tmp_11)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.26ns)   --->   "%store_ln24 = store i64 %or_ln24_1, i12 %sol_0_addr" [stencil.c:24]   --->   Operation 124 'store' 'store_ln24' <Predicate = (!tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx528.exit" [stencil.c:24]   --->   Operation 125 'br' 'br_ln24' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 126 [1/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:24]   --->   Operation 126 'load' 'sol_1_load' <Predicate = (tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i6 %and_ln3" [stencil.c:24]   --->   Operation 127 'zext' 'zext_ln24_5' <Predicate = (tmp_11)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln24)   --->   "%shl_ln24 = shl i64 4294967295, i64 %zext_ln24_5" [stencil.c:24]   --->   Operation 128 'shl' 'shl_ln24' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln24)   --->   "%xor_ln24 = xor i64 %shl_ln24, i64 18446744073709551615" [stencil.c:24]   --->   Operation 129 'xor' 'xor_ln24' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln24)   --->   "%and_ln24 = and i64 %sol_1_load, i64 %xor_ln24" [stencil.c:24]   --->   Operation 130 'and' 'and_ln24' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln24)   --->   "%zext_ln24_6 = zext i32 %tmp_15" [stencil.c:24]   --->   Operation 131 'zext' 'zext_ln24_6' <Predicate = (tmp_11)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln24)   --->   "%shl_ln24_1 = shl i64 %zext_ln24_6, i64 %zext_ln24_5" [stencil.c:24]   --->   Operation 132 'shl' 'shl_ln24_1' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln24 = or i64 %and_ln24, i64 %shl_ln24_1" [stencil.c:24]   --->   Operation 133 'or' 'or_ln24' <Predicate = (tmp_11)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (2.26ns)   --->   "%store_ln24 = store i64 %or_ln24, i12 %sol_1_addr" [stencil.c:24]   --->   Operation 134 'store' 'store_ln24' <Predicate = (tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx528.exit" [stencil.c:24]   --->   Operation 135 'br' 'br_ln24' <Predicate = (tmp_11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sol_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ orig_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_1                 (alloca           ) [ 011110]
i                   (alloca           ) [ 010000]
indvar_flatten      (alloca           ) [ 010000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
indvar_flatten_load (load             ) [ 000000]
icmp_ln21           (icmp             ) [ 011110]
add_ln21            (add              ) [ 000000]
br_ln21             (br               ) [ 000000]
k_1_load            (load             ) [ 000000]
i_load              (load             ) [ 000000]
icmp_ln22           (icmp             ) [ 000000]
select_ln21         (select           ) [ 001110]
add_ln21_1          (add              ) [ 000000]
select_ln21_1       (select           ) [ 000000]
zext_ln22_1         (zext             ) [ 000000]
tmp_s               (bitconcatenate   ) [ 000000]
empty_23            (or               ) [ 000000]
zext_ln22           (zext             ) [ 000000]
tmp                 (bitselect        ) [ 011100]
tmp_9               (bitselect        ) [ 001000]
trunc_ln24          (trunc            ) [ 000000]
trunc_ln24_1        (trunc            ) [ 000000]
trunc_ln23          (trunc            ) [ 000000]
add_ln23_cast9      (bitconcatenate   ) [ 000000]
zext_ln23           (zext             ) [ 000000]
orig_0_addr_1       (getelementptr    ) [ 001000]
orig_1_addr_1       (getelementptr    ) [ 001000]
br_ln23             (br               ) [ 000000]
sol_0_addr_1        (getelementptr    ) [ 001100]
sol_1_addr_1        (getelementptr    ) [ 001100]
zext_ln24           (zext             ) [ 000000]
zext_ln24_1         (zext             ) [ 000000]
add_ln24            (add              ) [ 000000]
add_ln24_1          (add              ) [ 000000]
add_ln24_2          (add              ) [ 000000]
lshr_ln             (partselect       ) [ 001100]
tmp_10              (bitselect        ) [ 001000]
zext_ln24_2         (zext             ) [ 000000]
orig_0_addr_3       (getelementptr    ) [ 001000]
orig_1_addr_3       (getelementptr    ) [ 001000]
tmp_11              (bitselect        ) [ 011111]
br_ln24             (br               ) [ 000000]
sol_0_addr          (getelementptr    ) [ 011111]
sol_1_addr          (getelementptr    ) [ 011111]
store_ln22          (store            ) [ 000000]
store_ln22          (store            ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
and_ln              (bitconcatenate   ) [ 000100]
specpipeline_ln4    (specpipeline     ) [ 000000]
specloopname_ln11   (specloopname     ) [ 000000]
orig_0_load_1       (load             ) [ 000000]
zext_ln23_1         (zext             ) [ 000000]
lshr_ln23           (lshr             ) [ 000000]
trunc_ln23_1        (trunc            ) [ 000000]
orig_1_load_1       (load             ) [ 000000]
zext_ln23_2         (zext             ) [ 000000]
lshr_ln23_1         (lshr             ) [ 000000]
trunc_ln23_2        (trunc            ) [ 000000]
tmp_8               (mux              ) [ 000100]
and_ln3             (bitconcatenate   ) [ 010111]
orig_0_load_3       (load             ) [ 000000]
zext_ln24_3         (zext             ) [ 000000]
lshr_ln24           (lshr             ) [ 000000]
trunc_ln24_2        (trunc            ) [ 000100]
orig_1_load_3       (load             ) [ 000100]
sol_0_load_1        (load             ) [ 000000]
zext_ln23_5         (zext             ) [ 000000]
shl_ln23_2          (shl              ) [ 000000]
xor_ln23_1          (xor              ) [ 000000]
and_ln23_1          (and              ) [ 000000]
zext_ln23_6         (zext             ) [ 000000]
shl_ln23_3          (shl              ) [ 000000]
or_ln23_1           (or               ) [ 000000]
store_ln23          (store            ) [ 000000]
br_ln23             (br               ) [ 000000]
sol_1_load_1        (load             ) [ 000000]
zext_ln23_3         (zext             ) [ 000000]
shl_ln23            (shl              ) [ 000000]
xor_ln23            (xor              ) [ 000000]
and_ln23            (and              ) [ 000000]
zext_ln23_4         (zext             ) [ 000000]
shl_ln23_1          (shl              ) [ 000000]
or_ln23             (or               ) [ 000000]
store_ln23          (store            ) [ 000000]
br_ln23             (br               ) [ 000000]
zext_ln24_4         (zext             ) [ 000000]
lshr_ln24_1         (lshr             ) [ 000000]
trunc_ln24_3        (trunc            ) [ 000000]
tmp_15              (mux              ) [ 010011]
add_ln22            (add              ) [ 000000]
store_ln22          (store            ) [ 000000]
br_ln22             (br               ) [ 000000]
sol_0_load          (load             ) [ 000000]
zext_ln24_7         (zext             ) [ 000000]
shl_ln24_2          (shl              ) [ 000000]
xor_ln24_1          (xor              ) [ 000000]
and_ln24_1          (and              ) [ 000000]
zext_ln24_8         (zext             ) [ 000000]
shl_ln24_3          (shl              ) [ 000000]
or_ln24_1           (or               ) [ 000000]
store_ln24          (store            ) [ 000000]
br_ln24             (br               ) [ 000000]
sol_1_load          (load             ) [ 000000]
zext_ln24_5         (zext             ) [ 000000]
shl_ln24            (shl              ) [ 000000]
xor_ln24            (xor              ) [ 000000]
and_ln24            (and              ) [ 000000]
zext_ln24_6         (zext             ) [ 000000]
shl_ln24_1          (shl              ) [ 000000]
or_ln24             (or               ) [ 000000]
store_ln24          (store            ) [ 000000]
br_ln24             (br               ) [ 000000]
ret_ln0             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sol_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="orig_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sol_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_bound_height_col_bound_row_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="k_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="orig_0_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="0"/>
<pin id="109" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_0_load_1/1 orig_0_load_3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="orig_1_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="12" slack="0"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="1"/>
<pin id="126" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_1_load_1/1 orig_1_load_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sol_0_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_0_addr_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sol_1_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="12" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_1_addr_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="orig_0_addr_3_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="orig_1_addr_3_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sol_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_0_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sol_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_1_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="1"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sol_0_load_1/2 store_ln23/3 sol_0_load/4 store_ln24/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="1"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sol_1_load_1/2 store_ln23/3 sol_1_load/4 store_ln24/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln21_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln21_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="k_1_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln22_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln21_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln21_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln21_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln22_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_23_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="14" slack="0"/>
<pin id="261" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln22_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="0"/>
<pin id="266" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_9_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln24_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln24_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln23_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln23_cast9_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="5" slack="0"/>
<pin id="301" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln23_cast9/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln23_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln24_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln24_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln24_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="14" slack="0"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln24_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="12" slack="0"/>
<pin id="331" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln24_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="13" slack="0"/>
<pin id="337" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="lshr_ln_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="15" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="5" slack="0"/>
<pin id="345" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="13" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln24_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_11_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="15" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln22_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln22_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="and_ln_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="1"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln23_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="lshr_ln23_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="6" slack="0"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln23_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln23_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="lshr_ln23_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln23_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_8_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="0" index="3" bw="1" slack="1"/>
<pin id="424" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="1"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln3/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln24_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="lshr_ln24_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln24_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln23_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln23_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="33" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23_2/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln23_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="0"/>
<pin id="461" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln23_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln23_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="shl_ln23_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="6" slack="0"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23_3/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln23_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln23_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="shl_ln23_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="33" slack="0"/>
<pin id="491" dir="0" index="1" bw="6" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="xor_ln23_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln23_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="0"/>
<pin id="504" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln23_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="shl_ln23_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23_1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln23_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln24_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="lshr_ln24_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_1/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln24_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_3/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_15_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="1"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="0" index="3" bw="2" slack="2"/>
<pin id="540" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln22_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="3"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln22_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="5" slack="3"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln24_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="3"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="shl_ln24_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="33" slack="0"/>
<pin id="558" dir="0" index="1" bw="6" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24_2/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln24_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln24_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24_1/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln24_8_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="2"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_8/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="shl_ln24_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="6" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24_3/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln24_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln24_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="3"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shl_ln24_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="33" slack="0"/>
<pin id="595" dir="0" index="1" bw="6" slack="0"/>
<pin id="596" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="xor_ln24_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="and_ln24_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln24_6_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="2"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln24_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24_1/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln24_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/5 "/>
</bind>
</comp>

<comp id="627" class="1005" name="k_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="i_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="641" class="1005" name="indvar_flatten_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln21_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="652" class="1005" name="select_ln21_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="3"/>
<pin id="654" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_9_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="667" class="1005" name="orig_0_addr_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="1"/>
<pin id="669" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="orig_1_addr_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="1"/>
<pin id="674" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="sol_0_addr_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="1"/>
<pin id="679" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sol_0_addr_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sol_1_addr_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="1"/>
<pin id="684" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sol_1_addr_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="lshr_ln_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="2"/>
<pin id="689" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_10_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="697" class="1005" name="orig_0_addr_3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="1"/>
<pin id="699" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="orig_1_addr_3_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="1"/>
<pin id="704" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_3 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_11_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="3"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="711" class="1005" name="sol_0_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="3"/>
<pin id="713" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="sol_0_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="sol_1_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="3"/>
<pin id="718" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="sol_1_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="and_ln_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="1"/>
<pin id="723" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_8_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="733" class="1005" name="and_ln3_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="1"/>
<pin id="735" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="and_ln3 "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln24_2_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="orig_1_load_3_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="1"/>
<pin id="747" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_load_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_15_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="212" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="215" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="218" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="215" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="224" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="238" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="238" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="238" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="258" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="258" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="238" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="224" pin="3"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="317"><net_src comp="224" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="224" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="246" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="264" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="318" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="288" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="314" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="284" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="322" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="334" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="328" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="322" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="206" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="238" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="101" pin="7"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="384" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="118" pin="7"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="74" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="401" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="68" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="101" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="78" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="172" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="449" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="464" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="479" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="493"><net_src comp="76" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="78" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="177" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="486" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="501" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="516" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="531" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="22" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="560"><net_src comp="76" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="172" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="581"><net_src comp="574" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="553" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="568" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="583" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="597"><net_src comp="76" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="78" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="177" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="590" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="605" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="626"><net_src comp="620" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="630"><net_src comp="82" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="637"><net_src comp="86" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="644"><net_src comp="90" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="651"><net_src comp="200" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="224" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="660"><net_src comp="268" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="419" pin=3"/></net>

<net id="665"><net_src comp="276" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="670"><net_src comp="94" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="675"><net_src comp="111" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="680"><net_src comp="128" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="685"><net_src comp="135" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="690"><net_src comp="340" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="535" pin=3"/></net>

<net id="695"><net_src comp="350" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="700"><net_src comp="142" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="705"><net_src comp="150" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="710"><net_src comp="366" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="158" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="719"><net_src comp="165" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="724"><net_src comp="384" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="730"><net_src comp="419" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="736"><net_src comp="428" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="743"><net_src comp="445" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="748"><net_src comp="118" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="753"><net_src comp="535" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="611" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol_0 | {3 5 }
	Port: orig_0 | {}
	Port: orig_1 | {}
	Port: sol_1 | {3 5 }
 - Input state : 
	Port: stencil3d_Pipeline_col_bound_height_col_bound_row : sol_0 | {2 3 4 5 }
	Port: stencil3d_Pipeline_col_bound_height_col_bound_row : orig_0 | {1 2 }
	Port: stencil3d_Pipeline_col_bound_height_col_bound_row : orig_1 | {1 2 }
	Port: stencil3d_Pipeline_col_bound_height_col_bound_row : sol_1 | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		k_1_load : 1
		i_load : 1
		icmp_ln22 : 2
		select_ln21 : 3
		add_ln21_1 : 2
		select_ln21_1 : 3
		zext_ln22_1 : 4
		tmp_s : 4
		empty_23 : 5
		zext_ln22 : 5
		tmp : 4
		tmp_9 : 4
		trunc_ln24 : 5
		trunc_ln24_1 : 5
		trunc_ln23 : 4
		add_ln23_cast9 : 5
		zext_ln23 : 6
		orig_0_addr_1 : 7
		orig_0_load_1 : 8
		orig_1_addr_1 : 7
		orig_1_load_1 : 8
		br_ln23 : 5
		sol_0_addr_1 : 7
		sol_1_addr_1 : 7
		zext_ln24 : 4
		zext_ln24_1 : 4
		add_ln24 : 6
		add_ln24_1 : 6
		add_ln24_2 : 6
		lshr_ln : 7
		tmp_10 : 7
		zext_ln24_2 : 7
		orig_0_addr_3 : 8
		orig_0_load_3 : 9
		orig_1_addr_3 : 8
		orig_1_load_3 : 9
		tmp_11 : 7
		br_ln24 : 8
		sol_0_addr : 8
		sol_1_addr : 8
		store_ln22 : 3
		store_ln22 : 4
	State 2
		zext_ln23_1 : 1
		lshr_ln23 : 2
		trunc_ln23_1 : 3
		zext_ln23_2 : 1
		lshr_ln23_1 : 2
		trunc_ln23_2 : 3
		tmp_8 : 4
		zext_ln24_3 : 1
		lshr_ln24 : 2
		trunc_ln24_2 : 3
	State 3
		shl_ln23_2 : 1
		xor_ln23_1 : 2
		and_ln23_1 : 2
		shl_ln23_3 : 1
		or_ln23_1 : 2
		store_ln23 : 2
		shl_ln23 : 1
		xor_ln23 : 2
		and_ln23 : 2
		shl_ln23_1 : 1
		or_ln23 : 2
		store_ln23 : 2
		lshr_ln24_1 : 1
		trunc_ln24_3 : 2
		tmp_15 : 3
	State 4
		store_ln22 : 1
	State 5
		shl_ln24_2 : 1
		xor_ln24_1 : 2
		and_ln24_1 : 2
		shl_ln24_3 : 1
		or_ln24_1 : 2
		store_ln24 : 2
		shl_ln24 : 1
		xor_ln24 : 2
		and_ln24 : 2
		shl_ln24_1 : 1
		or_ln24 : 2
		store_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    lshr_ln23_fu_395   |    0    |   182   |
|   lshr   |   lshr_ln23_1_fu_409  |    0    |   182   |
|          |    lshr_ln24_fu_439   |    0    |   182   |
|          |   lshr_ln24_1_fu_526  |    0    |   182   |
|----------|-----------------------|---------|---------|
|          |   shl_ln23_2_fu_452   |    0    |    90   |
|          |   shl_ln23_3_fu_473   |    0    |    84   |
|          |    shl_ln23_fu_489    |    0    |    90   |
|    shl   |   shl_ln23_1_fu_510   |    0    |    84   |
|          |   shl_ln24_2_fu_556   |    0    |    90   |
|          |   shl_ln24_3_fu_577   |    0    |    84   |
|          |    shl_ln24_fu_593    |    0    |    90   |
|          |   shl_ln24_1_fu_614   |    0    |    84   |
|----------|-----------------------|---------|---------|
|          |    empty_23_fu_258    |    0    |    0    |
|          |    or_ln23_1_fu_479   |    0    |    64   |
|    or    |     or_ln23_fu_516    |    0    |    64   |
|          |    or_ln24_1_fu_583   |    0    |    64   |
|          |     or_ln24_fu_620    |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |   xor_ln23_1_fu_458   |    0    |    64   |
|    xor   |    xor_ln23_fu_495    |    0    |    64   |
|          |   xor_ln24_1_fu_562   |    0    |    64   |
|          |    xor_ln24_fu_599    |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |   and_ln23_1_fu_464   |    0    |    64   |
|    and   |    and_ln23_fu_501    |    0    |    64   |
|          |   and_ln24_1_fu_568   |    0    |    64   |
|          |    and_ln24_fu_605    |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |    add_ln21_fu_206    |    0    |    16   |
|          |   add_ln21_1_fu_232   |    0    |    13   |
|    add   |    add_ln24_fu_322    |    0    |    21   |
|          |   add_ln24_1_fu_328   |    0    |    19   |
|          |   add_ln24_2_fu_334   |    0    |    20   |
|          |    add_ln22_fu_543    |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln21_fu_200   |    0    |    11   |
|          |    icmp_ln22_fu_218   |    0    |    9    |
|----------|-----------------------|---------|---------|
|    mux   |      tmp_8_fu_419     |    0    |    9    |
|          |     tmp_15_fu_535     |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |   select_ln21_fu_224  |    0    |    5    |
|          |  select_ln21_1_fu_238 |    0    |    5    |
|----------|-----------------------|---------|---------|
|          |   zext_ln22_1_fu_246  |    0    |    0    |
|          |    zext_ln22_fu_264   |    0    |    0    |
|          |    zext_ln23_fu_306   |    0    |    0    |
|          |    zext_ln24_fu_314   |    0    |    0    |
|          |   zext_ln24_1_fu_318  |    0    |    0    |
|          |   zext_ln24_2_fu_358  |    0    |    0    |
|          |   zext_ln23_1_fu_391  |    0    |    0    |
|          |   zext_ln23_2_fu_405  |    0    |    0    |
|   zext   |   zext_ln24_3_fu_435  |    0    |    0    |
|          |   zext_ln23_5_fu_449  |    0    |    0    |
|          |   zext_ln23_6_fu_470  |    0    |    0    |
|          |   zext_ln23_3_fu_486  |    0    |    0    |
|          |   zext_ln23_4_fu_507  |    0    |    0    |
|          |   zext_ln24_4_fu_523  |    0    |    0    |
|          |   zext_ln24_7_fu_553  |    0    |    0    |
|          |   zext_ln24_8_fu_574  |    0    |    0    |
|          |   zext_ln24_5_fu_590  |    0    |    0    |
|          |   zext_ln24_6_fu_611  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_250     |    0    |    0    |
|bitconcatenate| add_ln23_cast9_fu_296 |    0    |    0    |
|          |     and_ln_fu_384     |    0    |    0    |
|          |     and_ln3_fu_428    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_268      |    0    |    0    |
| bitselect|      tmp_9_fu_276     |    0    |    0    |
|          |     tmp_10_fu_350     |    0    |    0    |
|          |     tmp_11_fu_366     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln24_fu_284   |    0    |    0    |
|          |  trunc_ln24_1_fu_288  |    0    |    0    |
|          |   trunc_ln23_fu_292   |    0    |    0    |
|   trunc  |  trunc_ln23_1_fu_401  |    0    |    0    |
|          |  trunc_ln23_2_fu_415  |    0    |    0    |
|          |  trunc_ln24_2_fu_445  |    0    |    0    |
|          |  trunc_ln24_3_fu_531  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     lshr_ln_fu_340    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   2342  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    and_ln3_reg_733   |    6   |
|    and_ln_reg_721    |    6   |
|       i_reg_634      |    5   |
|   icmp_ln21_reg_648  |    1   |
|indvar_flatten_reg_641|    9   |
|      k_1_reg_627     |    5   |
|    lshr_ln_reg_687   |    2   |
| orig_0_addr_1_reg_667|   12   |
| orig_0_addr_3_reg_697|   12   |
| orig_1_addr_1_reg_672|   12   |
| orig_1_addr_3_reg_702|   12   |
| orig_1_load_3_reg_745|   64   |
|  select_ln21_reg_652 |    5   |
| sol_0_addr_1_reg_677 |   12   |
|  sol_0_addr_reg_711  |   12   |
| sol_1_addr_1_reg_682 |   12   |
|  sol_1_addr_reg_716  |   12   |
|    tmp_10_reg_692    |    1   |
|    tmp_11_reg_707    |    1   |
|    tmp_15_reg_750    |   32   |
|     tmp_8_reg_727    |   32   |
|     tmp_9_reg_662    |    1   |
|      tmp_reg_657     |    1   |
| trunc_ln24_2_reg_740 |   32   |
+----------------------+--------+
|         Total        |   299  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_172 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_177 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_177 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   352  ||  6.752  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2342  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   72   |
|  Register |    -   |   299  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   299  |  2414  |
+-----------+--------+--------+--------+
