V 53
K 424506973600 testing_sigma_delta
F Case
Y 0
D 0 0 1700 1100
Z 1
i 16
N 3
J 470 800 2
J 470 820 2
S 1 2
I 2 Electrical:ELECTRICAL_REF 1 470 800 0 1 '
|R 18:15_4-18-03
C 3 1 1 0
N 13
J 800 990 1
J 640 990 2
S 2 1
L 780 990 10 0 3 0 1 0 INTX
N 9
J 470 990 3
J 470 920 2
J 570 990 2
S 2 1
L 470 960 10 0 3 0 1 0 X
S 1 3
I 14 ANALOG_INT 1 570 960 0 1 '
|R 15:52_4-12-18
A 570 950 10 0 3 0 VHDL=WORK.ANALOG_INT(B)
L 570 950 10 0 3 0 0 0 INT
A 570 950 10 0 3 0 REFDES=INT
C 9 3 1 0
C 13 2 2 0
I 1 Electrical:V_SINE 1 470 920 0 1 '
|R 14:46_4-22-03
A 445 810 10 0 3 0 VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0
A 445 810 10 0 3 0 VHDL_GENERIC_FREQ=REAL:=10.0E3
L 440 920 10 0 3 0 1 0 V_SINE1
A 470 880 10 0 3 3 REFDES=V_SINE?
C 3 2 2 0
C 9 2 1 0
E
