Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DDR_Interface_testbench_behav work.DDR_Interface_testbench work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4969] module 'AFE_DP_Pipeline' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/AFE_DP_Pipeline/sim/AFE_DP_Pipeline.v:55]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 7 for port 'pi_dqs_found_lanes' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 7 for port 'pi_phase_locked_lanes' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 240 differs from formal bit length 320 for port 'phy_dout' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1300]
WARNING: [VRFC 10-3091] actual bit length 240 differs from formal bit length 320 for port 'phy_din' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1328]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 48 for port 'mem_dq_out' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1332]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 48 for port 'mem_dq_ts' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1333]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 40 for port 'mem_dq_in' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1334]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'mem_dqs_out' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1335]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'mem_dqs_ts' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1336]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'mem_dqs_in' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1337]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1376]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:1377]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.proj_def
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.AFE_DP_Pipeline
Compiling architecture behavioral of entity work.AFE_Pipeline [afe_pipeline_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.DPRAM_1Kx16
Compiling architecture behavioral of entity work.AFE_DataPath [afe_datapath_default]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.SCFIFO_32x256
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.SCFIFO_1Kx16
Compiling architecture behavioral of entity work.EventBuilder [eventbuilder_default]
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFGDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO(ARRAY_MODE="ARRAY_MODE_4...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,FINE...
Compiling module unisims_ver.OSERDESE2(INIT_TQ=1'b1,SRVAL_TQ=...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(PR...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(T...
Compiling architecture arch_ddr_phy_top of entity xil_defaultlib.mig_7series_v4_2_ddr_phy_top [\mig_7series_v4_2_ddr_phy_top(cl...]
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling architecture arch_ddr3lcontroller_mig of entity xil_defaultlib.DDR3LController_mig [\DDR3LController_mig(1,3)(1,3)(1...]
Compiling architecture arch_ddr3lcontroller of entity xil_defaultlib.DDR3LController [ddr3lcontroller_default]
Compiling architecture behavioral of entity work.DDR_Interface [ddr_interface_default]
Compiling module work.ddr3_model(TCK_MIN=1070,TJIT_PER...
Compiling architecture ddr_interface_testbench_arch of entity work.ddr_interface_testbench
Built simulation snapshot DDR_Interface_testbench_behav
