library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity sign_extend is
	port	(In1:	in std_logic_vector(0 to 15);
		 Saida:	out std_logic_vector(0 to 31));
end sign_extend;

architecture sgn of sign_extend is 
begin
	process(In1)
	begin
		if (In1(0) = '0') then
			Saida <= "0000000000000000" & In1;
		else 
			Saida <= "1111111111111111" & In1;
		end if;
	end process;
end;