{
  "design": {
    "design_info": {
      "boundary_crc": "0xE9FD36D276564FB9",
      "device": "xc7z020clg484-1",
      "name": "ITA_BPM_DAQ",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_gpio_0": "",
      "LTC2333_write": {
        "axi_to_ipif_mux_1": "",
        "util_reduced_logic_0": "",
        "util_ds_buf_0": "",
        "util_ds_buf_1": "",
        "xlconcat_2": "",
        "LTC2333_write_0": ""
      },
      "AXI_and_resets": {
        "rst_ps7_0_100M": "",
        "rst_ps7_0_100M1": "",
        "axi_cdma_0": "",
        "axi_interconnect_0": {
          "s00_couplers": {
            "auto_pc": ""
          }
        },
        "axi_interconnect_1": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {}
        }
      },
      "LTC2333_read": {
        "axi_to_ipif_mux_0": "",
        "LTC233_read_block_0": {
          "AXI_Full_IPIF_0": "",
          "xlslice_7": "",
          "xlslice_8": "",
          "LTC2333_read_0": ""
        },
        "ps7_0_axi_periph1": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {
            "auto_ds": ""
          },
          "m01_couplers": {
            "auto_ds": ""
          },
          "m02_couplers": {
            "auto_ds": ""
          },
          "m03_couplers": {
            "auto_ds": ""
          },
          "m04_couplers": {
            "auto_ds": ""
          },
          "m05_couplers": {
            "auto_ds": ""
          },
          "m06_couplers": {
            "auto_ds": ""
          },
          "m07_couplers": {
            "auto_ds": ""
          },
          "m08_couplers": {
            "auto_pc": ""
          },
          "m09_couplers": {
            "auto_ds": ""
          }
        },
        "LTC233_read_block_2": {
          "AXI_Full_IPIF_0": "",
          "xlslice_4": "",
          "xlslice_9": "",
          "LTC2333_read_0": ""
        },
        "LTC233_read_block_3": {
          "AXI_Full_IPIF_0": "",
          "xlslice_2": "",
          "xlslice_11": "",
          "LTC2333_read_0": ""
        },
        "LTC233_read_block_4": {
          "AXI_Full_IPIF_0": "",
          "xlslice_5": "",
          "xlslice_12": "",
          "LTC2333_read_0": ""
        },
        "LTC233_read_block_5": {
          "AXI_Full_IPIF_0": "",
          "xlslice_6": "",
          "xlslice_13": "",
          "LTC2333_read_0": ""
        },
        "LTC233_read_block_6": {
          "AXI_Full_IPIF_0": "",
          "xlslice_1": "",
          "xlslice_14": "",
          "LTC2333_read_0": ""
        },
        "LTC233_read_block_7": {
          "AXI_Full_IPIF_0": "",
          "xlslice_3": "",
          "xlslice_15": "",
          "LTC2333_read_0": ""
        },
        "LTC233_read_block_1": {
          "AXI_Full_IPIF_0": "",
          "xlslice_0": "",
          "xlslice_10": "",
          "LTC2333_read_0": ""
        },
        "util_reduced_logic_0": "",
        "xlconcat_0": "",
        "util_ds_buf_0": "",
        "util_ds_buf_1": "",
        "AXI_Full_IPIF_0": "",
        "axi_intc_0": "",
        "xlconcat_1": "",
        "LTCTimer_0": ""
      },
      "xlconcat_0": "",
      "I2c": {
        "axi_iic_1": "",
        "iic_buffer_0": "",
        "iic_buffer_1": "",
        "axi_iic_0": ""
      },
      "clk_wiz_0": "",
      "util_idelay_ctrl_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "GPIO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "Busy": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "SCKO_P": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "SCKO_N": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "SDO_P": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "SDO_N": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "SCKI_P": {
        "type": "clk",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SCKI_N": {
        "type": "clk",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SDI_P": {
        "type": "clk",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SDI_N": {
        "type": "clk",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CNV": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "8",
            "value_src": "ip_prop"
          }
        }
      },
      "SCL_0": {
        "direction": "IO"
      },
      "SDA_0": {
        "direction": "IO"
      },
      "SCL_1": {
        "direction": "IO"
      },
      "SDA_1": {
        "direction": "IO"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "ITA_BPM_DAQ_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "33.333336"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "33333336"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "33"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_GP0"
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ITA_BPM_DAQ_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "6"
          }
        }
      },
      "LTC2333_write": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "cnv_0": {
            "direction": "O"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "clk1": {
            "type": "clk",
            "direction": "I"
          },
          "Op1_0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "SCKI_P": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "SCKI_N": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "SDI_P": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "SDI_N": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dout_0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk_ps": {
            "direction": "I"
          },
          "timetrig": {
            "direction": "O"
          }
        },
        "components": {
          "axi_to_ipif_mux_1": {
            "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
            "xci_name": "ITA_BPM_DAQ_axi_to_ipif_mux_1_0",
            "parameters": {
              "MUX_BY_CHIP": {
                "value": "false"
              },
              "N_CHIP": {
                "value": "1"
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "ITA_BPM_DAQ_util_reduced_logic_0_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "ITA_BPM_DAQ_util_ds_buf_0_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              },
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "util_ds_buf_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "ITA_BPM_DAQ_util_ds_buf_1_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              },
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ITA_BPM_DAQ_xlconcat_2_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "LTC2333_write_0": {
            "vlnv": "user.org:user:LTC2333_write:1.0",
            "xci_name": "ITA_BPM_DAQ_LTC2333_write_0_0",
            "parameters": {
              "BUSY_SIGNAL": {
                "value": "0"
              },
              "BUSY_TIME": {
                "value": "600"
              },
              "CLOCK_PERIOD": {
                "value": "30"
              }
            }
          }
        },
        "interface_nets": {
          "axi_to_ipif_mux_1_IPIF": {
            "interface_ports": [
              "axi_to_ipif_mux_1/IPIF",
              "LTC2333_write_0/IPIF"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_to_ipif_mux_1/S_AXI"
            ]
          }
        },
        "nets": {
          "LTC2333_write_0_cnv": {
            "ports": [
              "LTC2333_write_0/cnv",
              "cnv_0",
              "xlconcat_2/In7",
              "xlconcat_2/In6",
              "xlconcat_2/In5",
              "xlconcat_2/In4",
              "xlconcat_2/In3",
              "xlconcat_2/In2",
              "xlconcat_2/In1",
              "xlconcat_2/In0"
            ]
          },
          "LTC2333_write_0_scki": {
            "ports": [
              "LTC2333_write_0/scki",
              "util_ds_buf_1/OBUF_IN"
            ]
          },
          "LTC2333_write_0_sdi": {
            "ports": [
              "LTC2333_write_0/sdi",
              "util_ds_buf_0/OBUF_IN"
            ]
          },
          "LTC2333_write_0_timetrig": {
            "ports": [
              "LTC2333_write_0/timetrig",
              "timetrig"
            ]
          },
          "Op1_0_1": {
            "ports": [
              "Op1_0",
              "util_reduced_logic_0/Op1"
            ]
          },
          "aresetn1_1": {
            "ports": [
              "aresetn1",
              "LTC2333_write_0/aresetn"
            ]
          },
          "clk1_1": {
            "ports": [
              "clk1",
              "LTC2333_write_0/clk"
            ]
          },
          "clk_ps_1": {
            "ports": [
              "clk_ps",
              "LTC2333_write_0/clk_ps"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk",
              "axi_to_ipif_mux_1/S_AXI_ACLK",
              "LTC2333_write_0/IPIF_clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axi_to_ipif_mux_1/S_AXI_ARESETN"
            ]
          },
          "util_ds_buf_0_OBUF_DS_N": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_N",
              "SDI_N"
            ]
          },
          "util_ds_buf_0_OBUF_DS_P": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_P",
              "SDI_P"
            ]
          },
          "util_ds_buf_1_OBUF_DS_N": {
            "ports": [
              "util_ds_buf_1/OBUF_DS_N",
              "SCKI_N"
            ]
          },
          "util_ds_buf_1_OBUF_DS_P": {
            "ports": [
              "util_ds_buf_1/OBUF_DS_P",
              "SCKI_P"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "LTC2333_write_0/busy"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "dout_0"
            ]
          }
        }
      },
      "AXI_and_resets": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S00_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "cdma_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "rst_ps7_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ITA_BPM_DAQ_rst_ps7_0_100M_0"
          },
          "rst_ps7_0_100M1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ITA_BPM_DAQ_rst_ps7_0_100M1_0"
          },
          "axi_cdma_0": {
            "vlnv": "xilinx.com:ip:axi_cdma:4.1",
            "xci_name": "ITA_BPM_DAQ_axi_cdma_0_0",
            "parameters": {
              "C_INCLUDE_SF": {
                "value": "0"
              },
              "C_M_AXI_MAX_BURST_LEN": {
                "value": "32"
              }
            },
            "interface_ports": {
              "M_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "ITA_BPM_DAQ_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "ITA_BPM_DAQ_axi_interconnect_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "ITA_BPM_DAQ_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "7"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn3": {
            "interface_ports": [
              "M00_AXI1",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "axi_interconnect_0/S00_AXI",
              "axi_cdma_0/M_AXI_SG"
            ]
          },
          "S00_AXI_2": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_1/S00_AXI"
            ]
          },
          "axi_cdma_0_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "axi_cdma_0/M_AXI"
            ]
          },
          "axi_interconnect_1_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_1/M00_AXI"
            ]
          },
          "axi_interconnect_1_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "axi_interconnect_1/M01_AXI"
            ]
          },
          "axi_interconnect_1_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "axi_interconnect_1/M02_AXI"
            ]
          },
          "axi_interconnect_1_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "axi_interconnect_1/M03_AXI"
            ]
          },
          "axi_interconnect_1_M04_AXI": {
            "interface_ports": [
              "M04_AXI",
              "axi_interconnect_1/M04_AXI"
            ]
          },
          "axi_interconnect_1_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M05_AXI",
              "axi_cdma_0/S_AXI_LITE"
            ]
          },
          "axi_interconnect_1_M06_AXI": {
            "interface_ports": [
              "M06_AXI",
              "axi_interconnect_1/M06_AXI"
            ]
          }
        },
        "nets": {
          "axi_cdma_0_cdma_introut": {
            "ports": [
              "axi_cdma_0/cdma_introut",
              "cdma_introut"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "S00_ACLK",
              "rst_ps7_0_100M/slowest_sync_clk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_cdma_0/s_axi_lite_aclk",
              "axi_cdma_0/m_axi_aclk",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/M01_ACLK",
              "axi_interconnect_1/M02_ACLK",
              "axi_interconnect_1/M03_ACLK",
              "axi_interconnect_1/M04_ACLK",
              "axi_interconnect_1/M05_ACLK",
              "axi_interconnect_1/M06_ACLK"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "slowest_sync_clk",
              "rst_ps7_0_100M1/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "ext_reset_in",
              "rst_ps7_0_100M1/ext_reset_in",
              "rst_ps7_0_100M/ext_reset_in"
            ]
          },
          "rst_ps7_0_100M1_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_100M1/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "rst_ps7_0_100M1_peripheral_reset": {
            "ports": [
              "rst_ps7_0_100M1/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_100M/peripheral_aresetn",
              "S00_ARESETN",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_cdma_0/s_axi_lite_aresetn",
              "axi_interconnect_1/M04_ARESETN",
              "axi_interconnect_1/M03_ARESETN",
              "axi_interconnect_1/M02_ARESETN",
              "axi_interconnect_1/M01_ARESETN",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_1/M05_ARESETN",
              "axi_interconnect_1/M06_ARESETN"
            ]
          }
        }
      },
      "LTC2333_read": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FIFO_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "cnv_0": {
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "SCKO_P": {
            "type": "clk",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "SCKO_N": {
            "type": "clk",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "SDO_P": {
            "type": "clk",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "SDO_N": {
            "type": "clk",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "timetrig": {
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_to_ipif_mux_0": {
            "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
            "xci_name": "ITA_BPM_DAQ_axi_to_ipif_mux_0_0",
            "parameters": {
              "BROADCAST_REG": {
                "value": "5"
              },
              "N_CHIP": {
                "value": "9"
              }
            }
          },
          "LTC233_read_block_0": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_0"
              },
              "xlslice_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_7_0",
                "parameters": {
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_8_0",
                "parameters": {
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_0"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_8/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_7/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_7_Dout": {
                "ports": [
                  "xlslice_7/Dout",
                  "LTC2333_read_0/scko"
                ]
              },
              "xlslice_8_Dout": {
                "ports": [
                  "xlslice_8/Dout",
                  "LTC2333_read_0/sdo"
                ]
              }
            }
          },
          "ps7_0_axi_periph1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "ITA_BPM_DAQ_ps7_0_axi_periph1_0",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "ITA_BPM_DAQ_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "10"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI",
                      "M08_AXI",
                      "M09_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_us_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_1",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_2",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_3",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_4",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m04_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_5",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m05_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m05_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_6",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m06_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_7",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m07_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m07_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m08_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ITA_BPM_DAQ_auto_ds_8",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m09_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m09_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "m09_couplers_to_ps7_0_axi_periph1": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN"
                ]
              }
            }
          },
          "LTC233_read_block_2": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_1"
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_4_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_9_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_1"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_9/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_4/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "LTC2333_read_0/scko"
                ]
              },
              "xlslice_9_Dout": {
                "ports": [
                  "xlslice_9/Dout",
                  "LTC2333_read_0/sdo"
                ]
              }
            }
          },
          "LTC233_read_block_3": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_2"
              },
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_2_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_11_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_2"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_11/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_2/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_11_Dout": {
                "ports": [
                  "xlslice_11/Dout",
                  "LTC2333_read_0/sdo"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "LTC2333_read_0/scko"
                ]
              }
            }
          },
          "LTC233_read_block_4": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_3"
              },
              "xlslice_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_5_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_12_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_3"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_12/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_5/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_12_Dout": {
                "ports": [
                  "xlslice_12/Dout",
                  "LTC2333_read_0/sdo"
                ]
              },
              "xlslice_5_Dout": {
                "ports": [
                  "xlslice_5/Dout",
                  "LTC2333_read_0/scko"
                ]
              }
            }
          },
          "LTC233_read_block_5": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_4"
              },
              "xlslice_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_6_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_13_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_4"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_13/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_6/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_13_Dout": {
                "ports": [
                  "xlslice_13/Dout",
                  "LTC2333_read_0/sdo"
                ]
              },
              "xlslice_6_Dout": {
                "ports": [
                  "xlslice_6/Dout",
                  "LTC2333_read_0/scko"
                ]
              }
            }
          },
          "LTC233_read_block_6": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_5"
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_1_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_14_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_5"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_14/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_1/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_14_Dout": {
                "ports": [
                  "xlslice_14/Dout",
                  "LTC2333_read_0/sdo"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "LTC2333_read_0/scko"
                ]
              }
            }
          },
          "LTC233_read_block_7": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_6"
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_3_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_15": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_15_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_6"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_15/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_3/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_15_Dout": {
                "ports": [
                  "xlslice_15/Dout",
                  "LTC2333_read_0/sdo"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "LTC2333_read_0/scko"
                ]
              }
            }
          },
          "LTC233_read_block_1": {
            "interface_ports": {
              "IPIF": {
                "mode": "Slave",
                "vlnv_bus_definition": "NONE:user:IPIF_AXISL_:1.0",
                "vlnv": "NONE:user:IPIF_AXISL__rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cnv_0": {
                "direction": "I"
              },
              "FIFO_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "FIFO_full": {
                "direction": "O"
              },
              "FIFO_write_block": {
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "timetrig": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "AXI_Full_IPIF_0": {
                "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
                "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_7"
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_0_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ITA_BPM_DAQ_xlslice_10_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "LTC2333_read_0": {
                "vlnv": "user.org:user:LTC2333_read:1.0",
                "xci_name": "ITA_BPM_DAQ_LTC2333_read_0_7"
              }
            },
            "interface_nets": {
              "AXI_Full_IPIF_0_IP": {
                "interface_ports": [
                  "AXI_Full_IPIF_0/IP",
                  "LTC2333_read_0/FIFO"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "IPIF",
                  "LTC2333_read_0/IPIF"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "AXI_Full_IPIF_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "xlslice_10/Din"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_0/Din"
                ]
              },
              "FIFO_write_block_1": {
                "ports": [
                  "FIFO_write_block",
                  "LTC2333_read_0/FIFO_write_block"
                ]
              },
              "LTC2333_read_0_FIFO_full": {
                "ports": [
                  "LTC2333_read_0/FIFO_full",
                  "FIFO_full"
                ]
              },
              "LTC2333_read_0_interrupt": {
                "ports": [
                  "LTC2333_read_0/interrupt",
                  "interrupt"
                ]
              },
              "LTC2333_write_0_cnv": {
                "ports": [
                  "cnv_0",
                  "LTC2333_read_0/cnv"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "LTC2333_read_0/aresetn"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "FIFO_clk",
                  "AXI_Full_IPIF_0/s00_axi_aclk",
                  "LTC2333_read_0/IPIF_clk",
                  "LTC2333_read_0/FIFO_clk"
                ]
              },
              "processing_system7_0_FCLK_CLK1": {
                "ports": [
                  "clk",
                  "LTC2333_read_0/clk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "AXI_Full_IPIF_0/s00_axi_aresetn"
                ]
              },
              "timetrig_1": {
                "ports": [
                  "timetrig",
                  "LTC2333_read_0/timetrig"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "LTC2333_read_0/scko"
                ]
              },
              "xlslice_10_Dout": {
                "ports": [
                  "xlslice_10/Dout",
                  "LTC2333_read_0/sdo"
                ]
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "ITA_BPM_DAQ_util_reduced_logic_0_1",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "9"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ITA_BPM_DAQ_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "9"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "ITA_BPM_DAQ_util_ds_buf_0_1",
            "parameters": {
              "C_SIZE": {
                "value": "8"
              }
            }
          },
          "util_ds_buf_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "ITA_BPM_DAQ_util_ds_buf_1_1",
            "parameters": {
              "C_SIZE": {
                "value": "8"
              }
            }
          },
          "AXI_Full_IPIF_0": {
            "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
            "xci_name": "ITA_BPM_DAQ_AXI_Full_IPIF_0_8"
          },
          "axi_intc_0": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "ITA_BPM_DAQ_axi_intc_0_0",
            "parameters": {
              "C_HAS_CIE": {
                "value": "0"
              },
              "C_HAS_IPR": {
                "value": "0"
              },
              "C_HAS_IVR": {
                "value": "0"
              },
              "C_HAS_SIE": {
                "value": "0"
              },
              "C_IRQ_CONNECTION": {
                "value": "1"
              },
              "C_NUM_SW_INTR": {
                "value": "0"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ITA_BPM_DAQ_xlconcat_1_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "9"
              }
            }
          },
          "LTCTimer_0": {
            "vlnv": "user.org:user:LTCTimer:1.0",
            "xci_name": "ITA_BPM_DAQ_LTCTimer_0_0",
            "parameters": {
              "C_S_AXI_DATA_WIDTH": {
                "value": "32"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_Full_IPIF_0_IP": {
            "interface_ports": [
              "AXI_Full_IPIF_0/IP",
              "LTCTimer_0/FIFO"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M08_AXI",
              "ps7_0_axi_periph1/M08_AXI"
            ]
          },
          "S00_AXI1_1": {
            "interface_ports": [
              "S00_AXI1",
              "ps7_0_axi_periph1/S00_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_to_ipif_mux_0/S_AXI"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C00": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C00",
              "LTC233_read_block_0/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C01": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C01",
              "LTC233_read_block_1/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C02": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C02",
              "LTC233_read_block_2/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C03": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C03",
              "LTC233_read_block_3/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C04": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C04",
              "LTC233_read_block_4/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C05": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C05",
              "LTC233_read_block_5/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C06": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C06",
              "LTC233_read_block_6/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C07": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C07",
              "LTC233_read_block_7/IPIF"
            ]
          },
          "axi_to_ipif_mux_0_IPIF_C08": {
            "interface_ports": [
              "axi_to_ipif_mux_0/IPIF_C08",
              "LTCTimer_0/IPIF"
            ]
          },
          "ps7_0_axi_periph1_M00_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M00_AXI",
              "LTC233_read_block_1/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M01_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M01_AXI",
              "LTC233_read_block_2/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M02_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M02_AXI",
              "LTC233_read_block_3/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M03_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M03_AXI",
              "LTC233_read_block_4/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M04_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M04_AXI",
              "LTC233_read_block_5/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M05_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M05_AXI",
              "LTC233_read_block_0/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M06_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M06_AXI",
              "LTC233_read_block_7/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M07_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M07_AXI",
              "LTC233_read_block_6/S00_AXI"
            ]
          },
          "ps7_0_axi_periph1_M09_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph1/M09_AXI",
              "AXI_Full_IPIF_0/S00_AXI"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "axi_intc_0/s_axi"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "LTC233_read_block_0/Din",
              "LTC233_read_block_2/Din",
              "LTC233_read_block_1/Din",
              "LTC233_read_block_3/Din",
              "LTC233_read_block_4/Din",
              "LTC233_read_block_5/Din",
              "LTC233_read_block_6/Din",
              "LTC233_read_block_7/Din"
            ]
          },
          "LTC2333_write_0_cnv": {
            "ports": [
              "cnv_0",
              "LTC233_read_block_1/cnv_0",
              "LTC233_read_block_2/cnv_0",
              "LTC233_read_block_3/cnv_0",
              "LTC233_read_block_4/cnv_0",
              "LTC233_read_block_5/cnv_0",
              "LTC233_read_block_6/cnv_0",
              "LTC233_read_block_7/cnv_0",
              "LTC233_read_block_0/cnv_0",
              "LTCTimer_0/cnv"
            ]
          },
          "LTC233_read_block_0_FIFO_full": {
            "ports": [
              "LTC233_read_block_0/FIFO_full",
              "xlconcat_0/In0"
            ]
          },
          "LTC233_read_block_0_interrupt": {
            "ports": [
              "LTC233_read_block_0/interrupt",
              "xlconcat_1/In6"
            ]
          },
          "LTC233_read_block_1_FIFO_full": {
            "ports": [
              "LTC233_read_block_1/FIFO_full",
              "xlconcat_0/In1"
            ]
          },
          "LTC233_read_block_1_interrupt": {
            "ports": [
              "LTC233_read_block_1/interrupt",
              "xlconcat_1/In0"
            ]
          },
          "LTC233_read_block_2_FIFO_full": {
            "ports": [
              "LTC233_read_block_2/FIFO_full",
              "xlconcat_0/In2"
            ]
          },
          "LTC233_read_block_2_interrupt": {
            "ports": [
              "LTC233_read_block_2/interrupt",
              "xlconcat_1/In2"
            ]
          },
          "LTC233_read_block_3_FIFO_full": {
            "ports": [
              "LTC233_read_block_3/FIFO_full",
              "xlconcat_0/In3"
            ]
          },
          "LTC233_read_block_3_interrupt": {
            "ports": [
              "LTC233_read_block_3/interrupt",
              "xlconcat_1/In1"
            ]
          },
          "LTC233_read_block_4_FIFO_full": {
            "ports": [
              "LTC233_read_block_4/FIFO_full",
              "xlconcat_0/In4"
            ]
          },
          "LTC233_read_block_4_interrupt": {
            "ports": [
              "LTC233_read_block_4/interrupt",
              "xlconcat_1/In3"
            ]
          },
          "LTC233_read_block_5_FIFO_full": {
            "ports": [
              "LTC233_read_block_5/FIFO_full",
              "xlconcat_0/In5"
            ]
          },
          "LTC233_read_block_5_interrupt": {
            "ports": [
              "LTC233_read_block_5/interrupt",
              "xlconcat_1/In4"
            ]
          },
          "LTC233_read_block_6_FIFO_full": {
            "ports": [
              "LTC233_read_block_6/FIFO_full",
              "xlconcat_0/In7"
            ]
          },
          "LTC233_read_block_6_interrupt": {
            "ports": [
              "LTC233_read_block_6/interrupt",
              "xlconcat_1/In5"
            ]
          },
          "LTC233_read_block_7_FIFO_full": {
            "ports": [
              "LTC233_read_block_7/FIFO_full",
              "xlconcat_0/In6"
            ]
          },
          "LTC233_read_block_7_interrupt": {
            "ports": [
              "LTC233_read_block_7/interrupt",
              "xlconcat_1/In7"
            ]
          },
          "LTCTimer_0_FIFO_full": {
            "ports": [
              "LTCTimer_0/FIFO_full",
              "xlconcat_0/In8"
            ]
          },
          "LTCTimer_0_interrupt": {
            "ports": [
              "LTCTimer_0/interrupt",
              "xlconcat_1/In8"
            ]
          },
          "SCKO_N_1": {
            "ports": [
              "SCKO_N",
              "util_ds_buf_0/IBUF_DS_N"
            ]
          },
          "SCKO_P_1": {
            "ports": [
              "SCKO_P",
              "util_ds_buf_0/IBUF_DS_P"
            ]
          },
          "SDO_N_1": {
            "ports": [
              "SDO_N",
              "util_ds_buf_1/IBUF_DS_N"
            ]
          },
          "SDO_P_1": {
            "ports": [
              "SDO_P",
              "util_ds_buf_1/IBUF_DS_P"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "LTC233_read_block_0/aresetn",
              "LTC233_read_block_1/aresetn",
              "LTC233_read_block_2/aresetn",
              "LTC233_read_block_3/aresetn",
              "LTC233_read_block_4/aresetn",
              "LTC233_read_block_5/aresetn",
              "LTC233_read_block_6/aresetn",
              "LTC233_read_block_7/aresetn"
            ]
          },
          "axi_intc_0_irq": {
            "ports": [
              "axi_intc_0/irq",
              "irq"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "FIFO_clk",
              "LTC233_read_block_0/FIFO_clk",
              "LTC233_read_block_1/FIFO_clk",
              "LTC233_read_block_2/FIFO_clk",
              "LTC233_read_block_3/FIFO_clk",
              "LTC233_read_block_4/FIFO_clk",
              "LTC233_read_block_5/FIFO_clk",
              "LTC233_read_block_6/FIFO_clk",
              "LTC233_read_block_7/FIFO_clk",
              "axi_to_ipif_mux_0/S_AXI_ACLK",
              "ps7_0_axi_periph1/ACLK",
              "ps7_0_axi_periph1/M00_ACLK",
              "ps7_0_axi_periph1/M01_ACLK",
              "ps7_0_axi_periph1/M02_ACLK",
              "ps7_0_axi_periph1/M03_ACLK",
              "ps7_0_axi_periph1/M04_ACLK",
              "ps7_0_axi_periph1/M05_ACLK",
              "ps7_0_axi_periph1/M06_ACLK",
              "ps7_0_axi_periph1/M07_ACLK",
              "ps7_0_axi_periph1/S00_ACLK",
              "ps7_0_axi_periph1/M08_ACLK",
              "AXI_Full_IPIF_0/s00_axi_aclk",
              "ps7_0_axi_periph1/M09_ACLK",
              "axi_intc_0/s_axi_aclk",
              "LTCTimer_0/IPIF_clk",
              "LTCTimer_0/FIFO_clk"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "clk",
              "LTC233_read_block_1/clk",
              "LTC233_read_block_2/clk",
              "LTC233_read_block_3/clk",
              "LTC233_read_block_4/clk",
              "LTC233_read_block_5/clk",
              "LTC233_read_block_6/clk",
              "LTC233_read_block_7/clk",
              "LTC233_read_block_0/clk",
              "LTCTimer_0/clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "LTC233_read_block_0/s00_axi_aresetn",
              "LTC233_read_block_1/s00_axi_aresetn",
              "LTC233_read_block_2/s00_axi_aresetn",
              "LTC233_read_block_3/s00_axi_aresetn",
              "LTC233_read_block_4/s00_axi_aresetn",
              "LTC233_read_block_5/s00_axi_aresetn",
              "LTC233_read_block_6/s00_axi_aresetn",
              "LTC233_read_block_7/s00_axi_aresetn",
              "axi_to_ipif_mux_0/S_AXI_ARESETN",
              "ps7_0_axi_periph1/ARESETN",
              "ps7_0_axi_periph1/M00_ARESETN",
              "ps7_0_axi_periph1/M01_ARESETN",
              "ps7_0_axi_periph1/M02_ARESETN",
              "ps7_0_axi_periph1/M03_ARESETN",
              "ps7_0_axi_periph1/M04_ARESETN",
              "ps7_0_axi_periph1/M05_ARESETN",
              "ps7_0_axi_periph1/M06_ARESETN",
              "ps7_0_axi_periph1/M07_ARESETN",
              "ps7_0_axi_periph1/S00_ARESETN",
              "ps7_0_axi_periph1/M08_ARESETN",
              "AXI_Full_IPIF_0/s00_axi_aresetn",
              "ps7_0_axi_periph1/M09_ARESETN",
              "axi_intc_0/s_axi_aresetn",
              "LTCTimer_0/aresetn"
            ]
          },
          "timetrig_1": {
            "ports": [
              "timetrig",
              "LTC233_read_block_0/timetrig",
              "LTC233_read_block_2/timetrig",
              "LTC233_read_block_1/timetrig",
              "LTC233_read_block_3/timetrig",
              "LTC233_read_block_4/timetrig",
              "LTC233_read_block_5/timetrig",
              "LTC233_read_block_6/timetrig",
              "LTC233_read_block_7/timetrig"
            ]
          },
          "util_ds_buf_1_IBUF_OUT": {
            "ports": [
              "util_ds_buf_1/IBUF_OUT",
              "LTC233_read_block_0/Din1",
              "LTC233_read_block_2/Din1",
              "LTC233_read_block_1/Din1",
              "LTC233_read_block_3/Din1",
              "LTC233_read_block_4/Din1",
              "LTC233_read_block_5/Din1",
              "LTC233_read_block_6/Din1",
              "LTC233_read_block_7/Din1"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "LTC233_read_block_0/FIFO_write_block",
              "LTC233_read_block_1/FIFO_write_block",
              "LTC233_read_block_2/FIFO_write_block",
              "LTC233_read_block_3/FIFO_write_block",
              "LTC233_read_block_4/FIFO_write_block",
              "LTC233_read_block_5/FIFO_write_block",
              "LTC233_read_block_7/FIFO_write_block",
              "LTC233_read_block_6/FIFO_write_block",
              "LTCTimer_0/FIFO_write_block"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "util_reduced_logic_0/Op1"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "axi_intc_0/intr"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ITA_BPM_DAQ_xlconcat_0_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "I2c": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "SCL_0": {
            "direction": "IO"
          },
          "SDA_0": {
            "direction": "IO"
          },
          "SCL_1": {
            "direction": "IO"
          },
          "SDA_1": {
            "direction": "IO"
          },
          "iic2intc_irpt1": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_iic_1": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "ITA_BPM_DAQ_axi_iic_1_0"
          },
          "iic_buffer_0": {
            "vlnv": "user.org:user:iic_buffer:1.0",
            "xci_name": "ITA_BPM_DAQ_iic_buffer_0_0"
          },
          "iic_buffer_1": {
            "vlnv": "user.org:user:iic_buffer:1.0",
            "xci_name": "ITA_BPM_DAQ_iic_buffer_1_0"
          },
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "ITA_BPM_DAQ_axi_iic_0_0"
          }
        },
        "interface_nets": {
          "AXI_and_resets_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_iic_0/S_AXI"
            ]
          },
          "AXI_and_resets_M04_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_iic_1/S_AXI"
            ]
          },
          "axi_iic_0_IIC": {
            "interface_ports": [
              "axi_iic_0/IIC",
              "iic_buffer_0/i2c"
            ]
          },
          "axi_iic_1_IIC": {
            "interface_ports": [
              "axi_iic_1/IIC",
              "iic_buffer_1/i2c"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "SCL_0",
              "iic_buffer_0/SCL"
            ]
          },
          "Net1": {
            "ports": [
              "SDA_0",
              "iic_buffer_0/SDA"
            ]
          },
          "Net2": {
            "ports": [
              "SCL_1",
              "iic_buffer_1/SCL"
            ]
          },
          "Net3": {
            "ports": [
              "SDA_1",
              "iic_buffer_1/SDA"
            ]
          },
          "axi_iic_0_iic2intc_irpt": {
            "ports": [
              "axi_iic_0/iic2intc_irpt",
              "iic2intc_irpt1"
            ]
          },
          "axi_iic_1_iic2intc_irpt": {
            "ports": [
              "axi_iic_1/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "axi_iic_0/s_axi_aclk",
              "axi_iic_1/s_axi_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_iic_0/s_axi_aresetn",
              "axi_iic_1/s_axi_aresetn"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ITA_BPM_DAQ_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "165.726"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "33.33333"
          },
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "165.726"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "33.33333"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "30.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "30"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "90.000"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "util_idelay_ctrl_0": {
        "vlnv": "xilinx.com:ip:util_idelay_ctrl:1.0",
        "xci_name": "ITA_BPM_DAQ_util_idelay_ctrl_0_0"
      }
    },
    "interface_nets": {
      "AXI_and_resets_M00_AXI1": {
        "interface_ports": [
          "processing_system7_0/S_AXI_GP0",
          "AXI_and_resets/M00_AXI1"
        ]
      },
      "AXI_and_resets_M03_AXI": {
        "interface_ports": [
          "I2c/S_AXI1",
          "AXI_and_resets/M03_AXI"
        ]
      },
      "AXI_and_resets_M04_AXI": {
        "interface_ports": [
          "I2c/S_AXI",
          "AXI_and_resets/M04_AXI"
        ]
      },
      "AXI_and_resets_M06_AXI": {
        "interface_ports": [
          "AXI_and_resets/M06_AXI",
          "LTC2333_read/s_axi"
        ]
      },
      "LTC2333_read_M08_AXI": {
        "interface_ports": [
          "LTC2333_read/M08_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "S00_AXI1_1": {
        "interface_ports": [
          "LTC2333_read/S00_AXI1",
          "AXI_and_resets/M_AXI"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "GPIO",
          "axi_gpio_0/GPIO"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "AXI_and_resets/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "AXI_and_resets/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "AXI_and_resets/M01_AXI",
          "LTC2333_read/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "AXI_and_resets/M02_AXI",
          "LTC2333_write/S_AXI"
        ]
      }
    },
    "nets": {
      "AXI_and_resets_cdma_introut": {
        "ports": [
          "AXI_and_resets/cdma_introut",
          "xlconcat_0/In2"
        ]
      },
      "AXI_and_resets_peripheral_reset": {
        "ports": [
          "AXI_and_resets/peripheral_reset",
          "util_idelay_ctrl_0/rst"
        ]
      },
      "LTC2333_read_irq": {
        "ports": [
          "LTC2333_read/irq",
          "xlconcat_0/In3"
        ]
      },
      "LTC2333_write_0_cnv": {
        "ports": [
          "LTC2333_write/cnv_0",
          "LTC2333_read/cnv_0"
        ]
      },
      "LTC2333_write_SCKI_N": {
        "ports": [
          "LTC2333_write/SCKI_N",
          "SCKI_N"
        ]
      },
      "LTC2333_write_SCKI_P": {
        "ports": [
          "LTC2333_write/SCKI_P",
          "SCKI_P"
        ]
      },
      "LTC2333_write_SDI_N": {
        "ports": [
          "LTC2333_write/SDI_N",
          "SDI_N"
        ]
      },
      "LTC2333_write_SDI_P": {
        "ports": [
          "LTC2333_write/SDI_P",
          "SDI_P"
        ]
      },
      "LTC2333_write_dout_0": {
        "ports": [
          "LTC2333_write/dout_0",
          "CNV"
        ]
      },
      "LTC2333_write_timetrig": {
        "ports": [
          "LTC2333_write/timetrig",
          "LTC2333_read/timetrig"
        ]
      },
      "Net": {
        "ports": [
          "SCL_0",
          "I2c/SCL_0"
        ]
      },
      "Net1": {
        "ports": [
          "SDA_0",
          "I2c/SDA_0"
        ]
      },
      "Net2": {
        "ports": [
          "SCL_1",
          "I2c/SCL_1"
        ]
      },
      "Net3": {
        "ports": [
          "SDA_1",
          "I2c/SDA_1"
        ]
      },
      "Op1_0_1": {
        "ports": [
          "Busy",
          "LTC2333_write/Op1_0"
        ]
      },
      "SCKO_N_1": {
        "ports": [
          "SCKO_N",
          "LTC2333_read/SCKO_N"
        ]
      },
      "SCKO_P_1": {
        "ports": [
          "SCKO_P",
          "LTC2333_read/SCKO_P"
        ]
      },
      "SDO_N_1": {
        "ports": [
          "SDO_N",
          "LTC2333_read/SDO_N"
        ]
      },
      "SDO_P_1": {
        "ports": [
          "SDO_P",
          "LTC2333_read/SDO_P"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "I2c/iic2intc_irpt1",
          "xlconcat_0/In0"
        ]
      },
      "axi_iic_1_iic2intc_irpt": {
        "ports": [
          "I2c/iic2intc_irpt",
          "xlconcat_0/In1"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "util_idelay_ctrl_0/ref_clk"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "LTC2333_write/clk_ps"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_gpio_0/s_axi_aclk",
          "LTC2333_write/clk",
          "AXI_and_resets/S00_ACLK",
          "LTC2333_read/FIFO_clk",
          "I2c/s_axi_aclk",
          "clk_wiz_0/clk_in1",
          "processing_system7_0/S_AXI_GP0_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "AXI_and_resets/slowest_sync_clk",
          "LTC2333_write/clk1",
          "LTC2333_read/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "AXI_and_resets/ext_reset_in",
          "clk_wiz_0/resetn"
        ]
      },
      "rst_ps7_0_100M1_peripheral_aresetn": {
        "ports": [
          "AXI_and_resets/peripheral_aresetn",
          "LTC2333_write/aresetn1",
          "LTC2333_read/aresetn"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "AXI_and_resets/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "LTC2333_write/aresetn",
          "LTC2333_read/s00_axi_aresetn",
          "I2c/s_axi_aresetn"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_cdma_0_Reg": {
                "address_block": "/AXI_and_resets/axi_cdma_0/S_AXI_LITE/Reg",
                "offset": "0x7E200000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/I2c/axi_iic_0/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/I2c/axi_iic_1/S_AXI/Reg",
                "offset": "0x41610000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/LTC2333_read/axi_intc_0/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_0_reg0": {
                "address_block": "/LTC2333_read/axi_to_ipif_mux_0/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_1_reg0": {
                "address_block": "/LTC2333_write/axi_to_ipif_mux_1/S_AXI/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/AXI_and_resets/axi_cdma_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem": {
                "address_block": "/LTC2333_read/LTC233_read_block_0/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76000000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_1": {
                "address_block": "/LTC2333_read/LTC233_read_block_1/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76010000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_2": {
                "address_block": "/LTC2333_read/LTC233_read_block_2/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76020000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_3": {
                "address_block": "/LTC2333_read/LTC233_read_block_3/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76030000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_4": {
                "address_block": "/LTC2333_read/LTC233_read_block_4/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76040000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_5": {
                "address_block": "/LTC2333_read/LTC233_read_block_5/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76050000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_6": {
                "address_block": "/LTC2333_read/LTC233_read_block_6/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76060000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_7": {
                "address_block": "/LTC2333_read/LTC233_read_block_7/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76070000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem_8": {
                "address_block": "/LTC2333_read/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76080000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_SG": {
            "segments": {
              "SEG_processing_system7_0_GP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_processing_system7_0_GP0_M_AXI_GP0": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}