<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>MOV in 64 bits  - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=30037" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=3">MAIN</a> &raquo; <a href="../?id=30037">MOV in 64 bits </a></p>
   <div class="post" id="post-212053">
    <div class="subject"><a href="#post-212053">MOV in 64 bits </a></div>
    <div class="body">If CPU executes a 64 bit code segment:<br />MOV&nbsp;  EAX, 5<br /><br />Will the upper 32 bits of RAX become zero?<br /><br /><br /></div>
    <div class="meta">Posted on 2010-06-12 23:47:50 by logicman112</div>
   </div>
   <div class="post" id="post-212054">
    <div class="subject"><a href="#post-212054">Re: MOV in 64 bits </a></div>
    <div class="body">No.<br /><br />OK to understand why not, lets step down one notch.<br /><br />MOV AX, 5<br /><br />Does this mess with the value of AH (the upper 16 bits) ?<br /></div>
    <div class="meta">Posted on 2010-06-13 00:27:11 by Homer</div>
   </div>
   <div class="post" id="post-212055">
    <div class="subject"><a href="#post-212055">Re: MOV in 64 bits </a></div>
    <div class="body">Yes, the upper bits will be zero - <br /><br /><div class="quote">When in 64-bit mode, operand size determines the number of valid bits in the desti-<br />nation general-purpose register: <br />• 64-bit operands generate a 64-bit result in the destination general-purpose <br />register.<br />• 32-bit operands generate a 32-bit result, zero-extended to a 64-bit result in the <br />destination general-purpose register.<br />• 8-bit and 16-bit operands generate an 8-bit or 16-bit result. The upper 56 bits or <br />48 bits (respectively) of the destination general-purpose register are not be <br />modified by the operation. If the result of an 8-bit or 16-bit operation is intended <br />for 64-bit address calculation, explicitly sign-extend the register to the full <br />64-bits.</div></div>
    <div class="meta">Posted on 2010-06-13 05:22:21 by f0dder</div>
   </div>
   <div class="post" id="post-212056">
    <div class="subject"><a href="#post-212056">Re: MOV in 64 bits </a></div>
    <div class="body">Why the hell have they done that?<br /></div>
    <div class="meta">Posted on 2010-06-13 05:29:14 by Homer</div>
   </div>
   <div class="post" id="post-212057">
    <div class="subject"><a href="#post-212057">Re: MOV in 64 bits </a></div>
    <div class="body">This introduces a HELL of a lot of confusion.<br /><br />According to some skimming I did today:<br />MOVZX EAX, AX WILL trash the upper 32 bits of RAX, regardless that the targetsize of this legacy 32bit instruction is explicit.<br />MOVZXD RAX, AX will NOT trash the upper 32 bits, regardless that the targetsize of this NEW 64BIT INSTRUCTION is explicit.<br /><br />WHAT THE HELL ARE THESE CLOWNS DOING?<br />I&#039;m sure it&#039;s very useful to be able to clear the top 32 bits, but what if I didnt want to?<br />Is it only MOV-related instructions that are affected by this?</div>
    <div class="meta">Posted on 2010-06-13 05:44:05 by Homer</div>
   </div>
   <div class="post" id="post-212059">
    <div class="subject"><a href="#post-212059">Re: MOV in 64 bits </a></div>
    <div class="body"><div class="quote"><br />This introduces a HELL of a lot of confusion.<br /><br />According to some skimming I did today:<br />MOVZX EAX, AX WILL trash the upper 32 bits of RAX, regardless that the targetsize of this legacy 32bit instruction is explicit.<br />MOVZXD RAX, AX will NOT trash the upper 32 bits, regardless that the targetsize of this NEW 64BIT INSTRUCTION is explicit.<br /></div><br /><br />MOVZXD doesn&#039;t exist in long mode, as MOV does the same thing.<br /><br /><div class="quote"><br />WHAT THE HELL ARE THESE CLOWNS DOING?<br />I&#039;m sure it&#039;s very useful to be able to clear the top 32 bits, but what if I didnt want to?<br />Is it only MOV-related instructions that are affected by this?<br /></div><br /><br />I&#039;m guessing for &quot;optimization&quot; purposes, but one person&#039;s optimization is another person&#039;s bane.<br /><br />Perhaps this simplifies the chip design, especially with regard to compatibility mode?<br /><br />In the end, I would have liked it to be consistent as well :sad:</div>
    <div class="meta">Posted on 2010-06-13 12:25:52 by SpooK</div>
   </div>
  </div>
 </body>
</html>