

================================================================
== Vivado HLS Report for 'mq_pointer_table'
================================================================
* Date:           Mon Mar  1 13:04:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      53|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     162|    -|
|Register         |        -|      -|      93|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|      93|     215|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ptr_table_head_V_U  |conn_table_conn_table_remote_ud   |        1|  0|   0|    0|   500|   16|     1|         8000|
    |ptr_table_tail_V_U  |conn_table_conn_table_remote_ud   |        1|  0|   0|    0|   500|   16|     1|         8000|
    |ptr_table_valid_U   |mq_pointer_table_ptr_table_valid  |        1|  0|   0|    0|   500|    1|     1|          500|
    +--------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                  |        3|  0|   0|    0|  1500|   33|     3|        16500|
    +--------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |and_ln149_fu_283_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_185                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_216                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_229                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_369                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_371                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_375                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op72_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op80_write_state3    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op19          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op6           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op72          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_333_p2              |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |or_ln146_fu_263_p2                |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln146_fu_257_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  53|          36|          38|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |mq_lockedKey_V               |   9|          2|   16|         32|
    |mq_pointerReqFifo_V_1_blk_n  |   9|          2|    1|          2|
    |mq_pointerReqFifo_V_s_blk_n  |   9|          2|    1|          2|
    |mq_pointerRspFifo_V_1_blk_n  |   9|          2|    1|          2|
    |mq_pointerRspFifo_V_2_blk_n  |   9|          2|    1|          2|
    |mq_pointerRspFifo_V_s_blk_n  |   9|          2|    1|          2|
    |mq_pointerUpdFifo_V_1_blk_n  |   9|          2|    1|          2|
    |mq_pointerUpdFifo_V_3_blk_n  |   9|          2|    1|          2|
    |mq_pointerUpdFifo_V_4_blk_n  |   9|          2|    1|          2|
    |mq_pointerUpdFifo_V_s_blk_n  |   9|          2|    1|          2|
    |ptr_table_head_V_address0    |  21|          4|    9|         36|
    |ptr_table_tail_V_address0    |  21|          4|    9|         36|
    |ptr_table_valid_address0     |  21|          4|    9|         36|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 162|         34|   53|        160|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |and_ln149_reg_385          |   1|   0|    1|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |mq_isLocked                |   1|   0|    1|          0|
    |mq_isLocked_load_reg_369   |   1|   0|    1|          0|
    |mq_lockedKey_V             |  16|   0|   16|          0|
    |mq_request_key_V           |  16|   0|   16|          0|
    |mq_wait                    |   1|   0|    1|          0|
    |mq_wait_load_reg_373       |   1|   0|    1|          0|
    |or_ln146_reg_377           |   1|   0|    1|          0|
    |tmp_entry_head_V_reg_354   |  16|   0|   16|          0|
    |tmp_entry_tail_V_reg_359   |  16|   0|   16|          0|
    |tmp_entry_valid_reg_364    |   1|   0|    1|          0|
    |tmp_key_V_reg_348          |  16|   0|   16|          0|
    |tmp_reg_344                |   1|   0|    1|          0|
    |tmp_reg_344_pp0_iter1_reg  |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  93|   0|   93|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    mq_pointer_table   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    mq_pointer_table   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    mq_pointer_table   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    mq_pointer_table   | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |    mq_pointer_table   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    mq_pointer_table   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    mq_pointer_table   | return value |
|mq_pointerUpdFifo_V_s_dout     |  in |   16|   ap_fifo  | mq_pointerUpdFifo_V_s |    pointer   |
|mq_pointerUpdFifo_V_s_empty_n  |  in |    1|   ap_fifo  | mq_pointerUpdFifo_V_s |    pointer   |
|mq_pointerUpdFifo_V_s_read     | out |    1|   ap_fifo  | mq_pointerUpdFifo_V_s |    pointer   |
|mq_pointerUpdFifo_V_1_dout     |  in |   16|   ap_fifo  | mq_pointerUpdFifo_V_1 |    pointer   |
|mq_pointerUpdFifo_V_1_empty_n  |  in |    1|   ap_fifo  | mq_pointerUpdFifo_V_1 |    pointer   |
|mq_pointerUpdFifo_V_1_read     | out |    1|   ap_fifo  | mq_pointerUpdFifo_V_1 |    pointer   |
|mq_pointerUpdFifo_V_3_dout     |  in |   16|   ap_fifo  | mq_pointerUpdFifo_V_3 |    pointer   |
|mq_pointerUpdFifo_V_3_empty_n  |  in |    1|   ap_fifo  | mq_pointerUpdFifo_V_3 |    pointer   |
|mq_pointerUpdFifo_V_3_read     | out |    1|   ap_fifo  | mq_pointerUpdFifo_V_3 |    pointer   |
|mq_pointerUpdFifo_V_4_dout     |  in |    1|   ap_fifo  | mq_pointerUpdFifo_V_4 |    pointer   |
|mq_pointerUpdFifo_V_4_empty_n  |  in |    1|   ap_fifo  | mq_pointerUpdFifo_V_4 |    pointer   |
|mq_pointerUpdFifo_V_4_read     | out |    1|   ap_fifo  | mq_pointerUpdFifo_V_4 |    pointer   |
|mq_pointerReqFifo_V_1_dout     |  in |   16|   ap_fifo  | mq_pointerReqFifo_V_1 |    pointer   |
|mq_pointerReqFifo_V_1_empty_n  |  in |    1|   ap_fifo  | mq_pointerReqFifo_V_1 |    pointer   |
|mq_pointerReqFifo_V_1_read     | out |    1|   ap_fifo  | mq_pointerReqFifo_V_1 |    pointer   |
|mq_pointerReqFifo_V_s_dout     |  in |    1|   ap_fifo  | mq_pointerReqFifo_V_s |    pointer   |
|mq_pointerReqFifo_V_s_empty_n  |  in |    1|   ap_fifo  | mq_pointerReqFifo_V_s |    pointer   |
|mq_pointerReqFifo_V_s_read     | out |    1|   ap_fifo  | mq_pointerReqFifo_V_s |    pointer   |
|mq_pointerRspFifo_V_1_din      | out |   16|   ap_fifo  | mq_pointerRspFifo_V_1 |    pointer   |
|mq_pointerRspFifo_V_1_full_n   |  in |    1|   ap_fifo  | mq_pointerRspFifo_V_1 |    pointer   |
|mq_pointerRspFifo_V_1_write    | out |    1|   ap_fifo  | mq_pointerRspFifo_V_1 |    pointer   |
|mq_pointerRspFifo_V_2_din      | out |   16|   ap_fifo  | mq_pointerRspFifo_V_2 |    pointer   |
|mq_pointerRspFifo_V_2_full_n   |  in |    1|   ap_fifo  | mq_pointerRspFifo_V_2 |    pointer   |
|mq_pointerRspFifo_V_2_write    | out |    1|   ap_fifo  | mq_pointerRspFifo_V_2 |    pointer   |
|mq_pointerRspFifo_V_s_din      | out |    1|   ap_fifo  | mq_pointerRspFifo_V_s |    pointer   |
|mq_pointerRspFifo_V_s_full_n   |  in |    1|   ap_fifo  | mq_pointerRspFifo_V_s |    pointer   |
|mq_pointerRspFifo_V_s_write    | out |    1|   ap_fifo  | mq_pointerRspFifo_V_s |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%empty = call { i16, i16, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 6 'read' 'empty' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_key_V = extractvalue { i16, i16, i16, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 7 'extractvalue' 'tmp_key_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_entry_head_V = extractvalue { i16, i16, i16, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 8 'extractvalue' 'tmp_entry_head_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_entry_tail_V = extractvalue { i16, i16, i16, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 9 'extractvalue' 'tmp_entry_tail_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_entry_valid = extractvalue { i16, i16, i16, i1 } %empty, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 10 'extractvalue' 'tmp_entry_valid' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%mq_lockedKey_V_load = load i16* @mq_lockedKey_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 11 'load' 'mq_lockedKey_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mq_isLocked_load = load i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 12 'load' 'mq_isLocked_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 13 'nbreadreq' 'tmp_52' <Predicate = (!tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%mq_wait_load = load i1* @mq_wait, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 14 'load' 'mq_wait_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mq_request_key_V_loa = load i16* @mq_request_key_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 15 'load' 'mq_request_key_V_loa' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%xor_ln146 = xor i1 %tmp_52, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 16 'xor' 'xor_ln146' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln146 = or i1 %mq_wait_load, %xor_ln146" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 17 'or' 'or_ln146' <Predicate = (!tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %or_ln146, label %._crit_edge4.i, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 18 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.83ns)   --->   "%empty_430 = call { i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 19 'read' 'empty_430' <Predicate = (!tmp & !or_ln146)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_key_V_4 = extractvalue { i16, i1 } %empty_430, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 20 'extractvalue' 'tmp_key_V_4' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_lock = extractvalue { i16, i1 } %empty_430, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 21 'extractvalue' 'tmp_lock' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "store i16 %tmp_key_V_4, i16* @mq_request_key_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:93->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 22 'store' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.28ns)   --->   "%and_ln149 = and i1 %tmp_lock, %mq_isLocked_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 23 'and' 'and_ln149' <Predicate = (!tmp & !or_ln146)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %and_ln149, label %4, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 24 'br' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i16 %tmp_key_V_4 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 25 'zext' 'zext_ln544_6' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ptr_table_head_V_add_1 = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 26 'getelementptr' 'ptr_table_head_V_add_1' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%tmp_head_V = load i16* %ptr_table_head_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 27 'load' 'tmp_head_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_add_1 = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 28 'getelementptr' 'ptr_table_tail_V_add_1' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%tmp_tail_V = load i16* %ptr_table_tail_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 29 'load' 'tmp_tail_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_1 = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 30 'getelementptr' 'ptr_table_valid_addr_1' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.23ns)   --->   "%tmp_valid = load i1* %ptr_table_valid_addr_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 31 'load' 'tmp_valid' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_lock, label %5, label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:156]   --->   Operation 32 'br' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.65ns)   --->   "store i1 true, i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:158]   --->   Operation 33 'store' <Predicate = (!tmp & !or_ln146 & !and_ln149 & tmp_lock)> <Delay = 0.65>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "store i16 %tmp_key_V_4, i16* @mq_lockedKey_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:159]   --->   Operation 34 'store' <Predicate = (!tmp & !or_ln146 & !and_ln149 & tmp_lock)> <Delay = 0.65>
ST_2 : Operation 35 [1/1] (0.65ns)   --->   "store i1 true, i1* @mq_wait, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:151]   --->   Operation 35 'store' <Predicate = (!tmp & !or_ln146 & and_ln149)> <Delay = 0.65>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %mq_wait_load, label %7, label %._crit_edge9.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:163]   --->   Operation 36 'br' <Predicate = (!tmp & or_ln146)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %mq_isLocked_load, label %._crit_edge10.i, label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:165]   --->   Operation 37 'br' <Predicate = (!tmp & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i16 %mq_request_key_V_loa to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 38 'zext' 'zext_ln544_7' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ptr_table_head_V_add_2 = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 39 'getelementptr' 'ptr_table_head_V_add_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%tmp_head_V_3 = load i16* %ptr_table_head_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 40 'load' 'tmp_head_V_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_add_2 = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 41 'getelementptr' 'ptr_table_tail_V_add_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%tmp_tail_V_2 = load i16* %ptr_table_tail_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 42 'load' 'tmp_tail_V_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_2 = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 43 'getelementptr' 'ptr_table_valid_addr_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%tmp_valid_3 = load i1* %ptr_table_valid_addr_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 44 'load' 'tmp_valid_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "store i1 true, i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:168]   --->   Operation 45 'store' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.65>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "store i16 %mq_request_key_V_loa, i16* @mq_lockedKey_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:169]   --->   Operation 46 'store' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.65>
ST_2 : Operation 47 [1/1] (0.65ns)   --->   "store i1 false, i1* @mq_wait, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:170]   --->   Operation 47 'store' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.65>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %tmp_key_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 48 'zext' 'zext_ln544' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ptr_table_head_V_add = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 49 'getelementptr' 'ptr_table_head_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.23ns)   --->   "store i16 %tmp_entry_head_V, i16* %ptr_table_head_V_add, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 50 'store' <Predicate = (tmp)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_add = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 51 'getelementptr' 'ptr_table_tail_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "store i16 %tmp_entry_tail_V, i16* %ptr_table_tail_V_add, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 52 'store' <Predicate = (tmp)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 53 'getelementptr' 'ptr_table_valid_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "store i1 %tmp_entry_valid, i1* %ptr_table_valid_addr, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 54 'store' <Predicate = (tmp)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 55 [1/1] (1.10ns)   --->   "%icmp_ln879 = icmp eq i16 %mq_lockedKey_V_load, %tmp_key_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 55 'icmp' 'icmp_ln879' <Predicate = (tmp)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %1, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 56 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.65ns)   --->   "store i1 false, i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:143]   --->   Operation 57 'store' <Predicate = (tmp & icmp_ln879)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerReqFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerReqFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerRspFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerUpdFifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:123]   --->   Operation 67 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([500 x i16]* @ptr_table_head_V, [500 x i16]* @ptr_table_tail_V, [500 x i1]* @ptr_table_valid, [1 x i8]* @p_str112, [13 x i8]* @p_str87, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 68 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%tmp_head_V = load i16* %ptr_table_head_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 69 'load' 'tmp_head_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%tmp_tail_V = load i16* %ptr_table_tail_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 70 'load' 'tmp_tail_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%tmp_valid = load i1* %ptr_table_valid_addr_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 71 'load' 'tmp_valid' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 72 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i16 %tmp_head_V, i16 %tmp_tail_V, i1 %tmp_valid) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 72 'write' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:160]   --->   Operation 73 'br' <Predicate = (!tmp & !or_ln146 & !and_ln149 & tmp_lock)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 74 'br' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:152]   --->   Operation 75 'br' <Predicate = (!tmp & !or_ln146 & and_ln149)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:162]   --->   Operation 76 'br' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%tmp_head_V_3 = load i16* %ptr_table_head_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 77 'load' 'tmp_head_V_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 78 [1/2] (1.23ns)   --->   "%tmp_tail_V_2 = load i16* %ptr_table_tail_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 78 'load' 'tmp_tail_V_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 79 [1/2] (1.23ns)   --->   "%tmp_valid_3 = load i1* %ptr_table_valid_addr_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 79 'load' 'tmp_valid_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 80 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i16 %tmp_head_V_3, i16 %tmp_tail_V_2, i1 %tmp_valid_3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 80 'write' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:171]   --->   Operation 81 'br' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:172]   --->   Operation 82 'br' <Predicate = (!tmp & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 83 'br' <Predicate = (!tmp & or_ln146)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %"mq_pointer_table<500>.exit""   --->   Operation 84 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:144]   --->   Operation 85 'br' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %"mq_pointer_table<500>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:145]   --->   Operation 86 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mq_pointerUpdFifo_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_pointerUpdFifo_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_pointerUpdFifo_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_pointerUpdFifo_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_lockedKey_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mq_isLocked]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ptr_table_head_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ptr_table_tail_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ptr_table_valid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mq_pointerReqFifo_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_pointerReqFifo_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_wait]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mq_request_key_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mq_pointerRspFifo_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_pointerRspFifo_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mq_pointerRspFifo_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                    (nbreadreq    ) [ 0111]
br_ln137               (br           ) [ 0000]
empty                  (read         ) [ 0000]
tmp_key_V              (extractvalue ) [ 0110]
tmp_entry_head_V       (extractvalue ) [ 0110]
tmp_entry_tail_V       (extractvalue ) [ 0110]
tmp_entry_valid        (extractvalue ) [ 0110]
mq_lockedKey_V_load    (load         ) [ 0000]
mq_isLocked_load       (load         ) [ 0111]
tmp_52                 (nbreadreq    ) [ 0000]
mq_wait_load           (load         ) [ 0111]
mq_request_key_V_loa   (load         ) [ 0000]
xor_ln146              (xor          ) [ 0000]
or_ln146               (or           ) [ 0111]
br_ln146               (br           ) [ 0000]
empty_430              (read         ) [ 0000]
tmp_key_V_4            (extractvalue ) [ 0000]
tmp_lock               (extractvalue ) [ 0111]
store_ln93             (store        ) [ 0000]
and_ln149              (and          ) [ 0111]
br_ln149               (br           ) [ 0000]
zext_ln544_6           (zext         ) [ 0000]
ptr_table_head_V_add_1 (getelementptr) [ 0101]
ptr_table_tail_V_add_1 (getelementptr) [ 0101]
ptr_table_valid_addr_1 (getelementptr) [ 0101]
br_ln156               (br           ) [ 0000]
store_ln158            (store        ) [ 0000]
store_ln159            (store        ) [ 0000]
store_ln151            (store        ) [ 0000]
br_ln163               (br           ) [ 0000]
br_ln165               (br           ) [ 0000]
zext_ln544_7           (zext         ) [ 0000]
ptr_table_head_V_add_2 (getelementptr) [ 0101]
ptr_table_tail_V_add_2 (getelementptr) [ 0101]
ptr_table_valid_addr_2 (getelementptr) [ 0101]
store_ln168            (store        ) [ 0000]
store_ln169            (store        ) [ 0000]
store_ln170            (store        ) [ 0000]
zext_ln544             (zext         ) [ 0000]
ptr_table_head_V_add   (getelementptr) [ 0000]
store_ln56             (store        ) [ 0000]
ptr_table_tail_V_add   (getelementptr) [ 0000]
store_ln56             (store        ) [ 0000]
ptr_table_valid_addr   (getelementptr) [ 0000]
store_ln56             (store        ) [ 0000]
icmp_ln879             (icmp         ) [ 0111]
br_ln141               (br           ) [ 0000]
store_ln143            (store        ) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specpipeline_ln123     (specpipeline ) [ 0000]
specmemcore_ln127      (specmemcore  ) [ 0000]
tmp_head_V             (load         ) [ 0000]
tmp_tail_V             (load         ) [ 0000]
tmp_valid              (load         ) [ 0000]
write_ln155            (write        ) [ 0000]
br_ln160               (br           ) [ 0000]
br_ln0                 (br           ) [ 0000]
br_ln152               (br           ) [ 0000]
br_ln162               (br           ) [ 0000]
tmp_head_V_3           (load         ) [ 0000]
tmp_tail_V_2           (load         ) [ 0000]
tmp_valid_3            (load         ) [ 0000]
write_ln167            (write        ) [ 0000]
br_ln171               (br           ) [ 0000]
br_ln172               (br           ) [ 0000]
br_ln0                 (br           ) [ 0000]
br_ln0                 (br           ) [ 0000]
br_ln144               (br           ) [ 0000]
br_ln145               (br           ) [ 0000]
ret_ln0                (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mq_pointerUpdFifo_V_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerUpdFifo_V_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mq_pointerUpdFifo_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerUpdFifo_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mq_pointerUpdFifo_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerUpdFifo_V_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mq_pointerUpdFifo_V_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerUpdFifo_V_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mq_lockedKey_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_lockedKey_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mq_isLocked">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_isLocked"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ptr_table_head_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_table_head_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ptr_table_tail_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_table_tail_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ptr_table_valid">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_table_valid"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mq_pointerReqFifo_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerReqFifo_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mq_pointerReqFifo_V_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerReqFifo_V_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mq_wait">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_wait"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mq_request_key_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_request_key_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mq_pointerRspFifo_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerRspFifo_V_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mq_pointerRspFifo_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerRspFifo_V_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mq_pointerRspFifo_V_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerRspFifo_V_s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_nbreadreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="0" index="3" bw="16" slack="0"/>
<pin id="77" dir="0" index="4" bw="1" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="49" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="16" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="1" index="5" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_52_nbreadreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_430_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_430/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="0" index="3" bw="1" slack="0"/>
<pin id="121" dir="0" index="4" bw="16" slack="0"/>
<pin id="122" dir="0" index="5" bw="16" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln155/3 write_ln167/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="ptr_table_head_V_add_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_head_V_add_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="1"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_head_V/2 tmp_head_V_3/2 store_ln56/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ptr_table_tail_V_add_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_tail_V_add_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="1"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_tail_V/2 tmp_tail_V_2/2 store_ln56/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="ptr_table_valid_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_valid_addr_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="1"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_valid/2 tmp_valid_3/2 store_ln56/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ptr_table_head_V_add_2_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="16" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_head_V_add_2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="ptr_table_tail_V_add_2_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_tail_V_add_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="ptr_table_valid_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="16" slack="0"/>
<pin id="191" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_valid_addr_2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="ptr_table_head_V_add_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_head_V_add/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="ptr_table_tail_V_add_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_tail_V_add/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="ptr_table_valid_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_valid_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/2 store_ln168/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_key_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="49" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_key_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_entry_head_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="49" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_entry_head_V/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_entry_tail_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="49" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_entry_tail_V/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_entry_valid_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="49" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_entry_valid/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mq_lockedKey_V_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_lockedKey_V_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="mq_isLocked_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_isLocked_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mq_wait_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_wait_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mq_request_key_V_loa_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_request_key_V_loa/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xor_ln146_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln146/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln146_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_key_V_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="17" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_key_V_4/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_lock_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="0"/>
<pin id="275" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_lock/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln93_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln149_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln149/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln544_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln159_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln151_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln544_7_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_7/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln169_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln170_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln544_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln879_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="1"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln143_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_key_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_key_V "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_entry_head_V_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_entry_head_V "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_entry_tail_V_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_entry_tail_V "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_entry_valid_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_entry_valid "/>
</bind>
</comp>

<comp id="369" class="1005" name="mq_isLocked_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mq_isLocked_load "/>
</bind>
</comp>

<comp id="373" class="1005" name="mq_wait_load_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mq_wait_load "/>
</bind>
</comp>

<comp id="377" class="1005" name="or_ln146_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln146 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_lock_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_lock "/>
</bind>
</comp>

<comp id="385" class="1005" name="and_ln149_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln149 "/>
</bind>
</comp>

<comp id="389" class="1005" name="ptr_table_head_V_add_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="1"/>
<pin id="391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_head_V_add_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="ptr_table_tail_V_add_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="1"/>
<pin id="396" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_tail_V_add_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="ptr_table_valid_addr_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="1"/>
<pin id="401" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_valid_addr_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="ptr_table_head_V_add_2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="1"/>
<pin id="406" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_head_V_add_2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="ptr_table_tail_V_add_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="1"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_tail_V_add_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="ptr_table_valid_addr_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="1"/>
<pin id="416" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_valid_addr_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln879_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="136" pin="3"/><net_sink comp="116" pin=4"/></net>

<net id="142"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="150" pin="3"/><net_sink comp="116" pin=5"/></net>

<net id="156"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="164" pin="3"/><net_sink comp="116" pin=6"/></net>

<net id="170"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="86" pin="5"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="86" pin="5"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="86" pin="5"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="86" pin="5"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="98" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="249" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="108" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="108" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="273" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="245" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="269" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="300"><net_src comp="269" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="253" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="319"><net_src comp="253" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="337"><net_src comp="241" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="72" pin="6"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="225" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="357"><net_src comp="229" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="362"><net_src comp="233" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="367"><net_src comp="237" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="372"><net_src comp="245" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="249" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="263" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="273" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="283" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="129" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="397"><net_src comp="143" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="402"><net_src comp="157" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="407"><net_src comp="171" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="412"><net_src comp="179" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="417"><net_src comp="187" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="422"><net_src comp="333" pin="2"/><net_sink comp="419" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mq_pointerUpdFifo_V_s | {}
	Port: mq_pointerUpdFifo_V_1 | {}
	Port: mq_pointerUpdFifo_V_3 | {}
	Port: mq_pointerUpdFifo_V_4 | {}
	Port: mq_lockedKey_V | {2 }
	Port: mq_isLocked | {2 }
	Port: ptr_table_head_V | {2 }
	Port: ptr_table_tail_V | {2 }
	Port: ptr_table_valid | {2 }
	Port: mq_pointerReqFifo_V_1 | {}
	Port: mq_pointerReqFifo_V_s | {}
	Port: mq_wait | {2 }
	Port: mq_request_key_V | {2 }
	Port: mq_pointerRspFifo_V_1 | {3 }
	Port: mq_pointerRspFifo_V_2 | {3 }
	Port: mq_pointerRspFifo_V_s | {3 }
 - Input state : 
	Port: mq_pointer_table : mq_pointerUpdFifo_V_s | {1 }
	Port: mq_pointer_table : mq_pointerUpdFifo_V_1 | {1 }
	Port: mq_pointer_table : mq_pointerUpdFifo_V_3 | {1 }
	Port: mq_pointer_table : mq_pointerUpdFifo_V_4 | {1 }
	Port: mq_pointer_table : mq_lockedKey_V | {2 }
	Port: mq_pointer_table : mq_isLocked | {2 }
	Port: mq_pointer_table : ptr_table_head_V | {2 3 }
	Port: mq_pointer_table : ptr_table_tail_V | {2 3 }
	Port: mq_pointer_table : ptr_table_valid | {2 3 }
	Port: mq_pointer_table : mq_pointerReqFifo_V_1 | {2 }
	Port: mq_pointer_table : mq_pointerReqFifo_V_s | {2 }
	Port: mq_pointer_table : mq_wait | {2 }
	Port: mq_pointer_table : mq_request_key_V | {2 }
	Port: mq_pointer_table : mq_pointerRspFifo_V_1 | {}
	Port: mq_pointer_table : mq_pointerRspFifo_V_2 | {}
	Port: mq_pointer_table : mq_pointerRspFifo_V_s | {}
  - Chain level:
	State 1
	State 2
		store_ln93 : 1
		and_ln149 : 1
		br_ln149 : 1
		zext_ln544_6 : 1
		ptr_table_head_V_add_1 : 2
		tmp_head_V : 3
		ptr_table_tail_V_add_1 : 2
		tmp_tail_V : 3
		ptr_table_valid_addr_1 : 2
		tmp_valid : 3
		br_ln156 : 1
		store_ln159 : 1
		br_ln163 : 1
		br_ln165 : 1
		zext_ln544_7 : 1
		ptr_table_head_V_add_2 : 2
		tmp_head_V_3 : 3
		ptr_table_tail_V_add_2 : 2
		tmp_tail_V_2 : 3
		ptr_table_valid_addr_2 : 2
		tmp_valid_3 : 3
		store_ln169 : 1
		ptr_table_head_V_add : 1
		store_ln56 : 2
		ptr_table_tail_V_add : 1
		store_ln56 : 2
		ptr_table_valid_addr : 1
		store_ln56 : 2
		icmp_ln879 : 1
		br_ln141 : 2
	State 3
		write_ln155 : 1
		write_ln167 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln879_fu_333    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln146_fu_257    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |     or_ln146_fu_263     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln149_fu_283    |    0    |    2    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_72   |    0    |    0    |
|          |  tmp_52_nbreadreq_fu_98 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |     empty_read_fu_86    |    0    |    0    |
|          |  empty_430_read_fu_108  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_116    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     tmp_key_V_fu_225    |    0    |    0    |
|          | tmp_entry_head_V_fu_229 |    0    |    0    |
|extractvalue| tmp_entry_tail_V_fu_233 |    0    |    0    |
|          |  tmp_entry_valid_fu_237 |    0    |    0    |
|          |    tmp_key_V_4_fu_269   |    0    |    0    |
|          |     tmp_lock_fu_273     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   zext_ln544_6_fu_289   |    0    |    0    |
|   zext   |   zext_ln544_7_fu_308   |    0    |    0    |
|          |    zext_ln544_fu_327    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    19   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       and_ln149_reg_385      |    1   |
|      icmp_ln879_reg_419      |    1   |
|   mq_isLocked_load_reg_369   |    1   |
|     mq_wait_load_reg_373     |    1   |
|       or_ln146_reg_377       |    1   |
|ptr_table_head_V_add_1_reg_389|    9   |
|ptr_table_head_V_add_2_reg_404|    9   |
|ptr_table_tail_V_add_1_reg_394|    9   |
|ptr_table_tail_V_add_2_reg_409|    9   |
|ptr_table_valid_addr_1_reg_399|    9   |
|ptr_table_valid_addr_2_reg_414|    9   |
|   tmp_entry_head_V_reg_354   |   16   |
|   tmp_entry_tail_V_reg_359   |   16   |
|    tmp_entry_valid_reg_364   |    1   |
|       tmp_key_V_reg_348      |   16   |
|       tmp_lock_reg_381       |    1   |
|          tmp_reg_344         |    1   |
+------------------------------+--------+
|             Total            |   110  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_136 |  p0  |   5  |   9  |   45   ||    27   |
| grp_access_fu_150 |  p0  |   5  |   9  |   45   ||    27   |
| grp_access_fu_164 |  p0  |   5  |   9  |   45   ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   135  || 2.13675 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   19   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   81   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   110  |   100  |
+-----------+--------+--------+--------+
