# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cascadare_numaratoare5_9.srcs/sources_1/new/cascadare_num.vhd" \
"../../../../cascadare_numaratoare5_9.srcs/sim_1/new/sim_casc.vhd" \

# Do not sort compile order
nosort
