To compile the files above, type the command "make" provided all the required files are in the same directory.

For part-1, to generate the SystemVerilog files: ./testmode1 N M P T
For part-2, to generate the SystemVerilog files: ./testmode1 N M P T
For part-3, to generate the SystemVerilog files: ./testmode2 N M1 M2 M3 L T