INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <icon_v1_06_a_1> already exists in the output
   directory. Output products for this core may be overwritten.
Configuring files for icon_v1_06_a_1 root...
Gathering HDL files for icon_v1_06_a_1 root...
Creating XST project for icon_v1_06_a_1...
Creating XST script file for icon_v1_06_a_1...
Creating XST instantiation file for icon_v1_06_a_1...
Running XST for icon_v1_06_a_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for icon_v1_06_a_1...
Creating ISE instantiation template for icon_v1_06_a_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: icon_v1_06_a_1.xco
XMDF file found: icon_v1_06_a_1_xmdf.tcl
Adding
F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pld
ma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/tmp/_cg/icon_v1_06_a_1.asy -view
all -origin_type imported
Adding
F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pld
ma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/tmp/_cg/icon_v1_06_a_1.ngc -view
all -origin_type created
Checking file
"F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pl
dma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/tmp/_cg/icon_v1_06_a_1.ngc" for
project device match ...
File
"F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pl
dma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/tmp/_cg/icon_v1_06_a_1.ngc"
device information matches project device.
Adding
F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pld
ma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/tmp/_cg/icon_v1_06_a_1.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls
   /pldma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/tmp/_cg/icon_v1_06_a_1.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pld
ma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/tmp/_cg/icon_v1_06_a_1.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/icon_v1_06_a_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
