Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 1.08 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.09 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: usb_aer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usb_aer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usb_aer"
Output Format                      : NGC
Target Device                      : xc2s200-6-pq208

---- Source Options
Top Module Name                    : usb_aer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : usb_aer.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/alex/work/USBAER/mapperProba/usbaer_mapper_multichip_multievent_proba_100Mhz-newformat/program_ram.vhd" in Library work.
Entity <program_ram> compiled.
Entity <program_ram> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/alex/work/USBAER/mapperProba/usbaer_mapper_multichip_multievent_proba_100Mhz-newformat/Mapper_function.vhd" in Library work.
Architecture behavioral of Entity mapper_function is up to date.
Compiling vhdl file "D:/alex/work/USBAER/mapperProba/usbaer_mapper_multichip_multievent_proba_100Mhz-newformat/usb_aer.vhd" in Library work.
Architecture behavioral of Entity usb_aer is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <usb_aer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <program_ram> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mapper_function> in library <work> (architecture <behavioral>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <usb_aer> in library <work> (Architecture <behavioral>).
Entity <usb_aer> analyzed. Unit <usb_aer> generated.

Analyzing Entity <program_ram> in library <work> (Architecture <behavioral>).
Entity <program_ram> analyzed. Unit <program_ram> generated.

Analyzing Entity <Mapper_function> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/alex/work/USBAER/mapperProba/usbaer_mapper_multichip_multievent_proba_100Mhz-newformat/Mapper_function.vhd" line 70: The following signals are missing in the process sensitivity list:
   event_counter, lfsr, last_event.
Entity <Mapper_function> analyzed. Unit <Mapper_function> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <RAM_DATA> in unit <Mapper_function> is removed.

Synthesizing Unit <program_ram>.
    Related source file is "D:/alex/work/USBAER/mapperProba/usbaer_mapper_multichip_multievent_proba_100Mhz-newformat/program_ram.vhd".
WARNING:Xst:646 - Signal <LDATA> is assigned but never used.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 15                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | CS$or0000 (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 4-bit tristate buffer for signal <RAM_WE>.
    Found 19-bit tristate buffer for signal <RAM_ADDRESS>.
    Found 32-bit tristate buffer for signal <RAM_DATA>.
    Found 1-bit tristate buffer for signal <RAM_OE>.
    Found 8-bit tristate buffer for signal <DATA>.
    Found 19-bit register for signal <ADDR>.
    Found 19-bit adder for signal <ADDR_7$add0000> created at line 67.
    Found 8-bit 4-to-1 multiplexer for signal <DATA$mux0000> created at line 81.
    Found 2-bit up counter for signal <nibble>.
    Found 2-bit up counter for signal <nibble_address>.
    Found 2-bit comparator less for signal <nibble_address$cmp_lt0000> created at line 72.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  64 Tristate(s).
Unit <program_ram> synthesized.


Synthesizing Unit <Mapper_function>.
    Related source file is "D:/alex/work/USBAER/mapperProba/usbaer_mapper_multichip_multievent_proba_100Mhz-newformat/Mapper_function.vhd".
WARNING:Xst:2563 - Inout <RAM_DATA<21>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RAM_DATA<22>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RAM_DATA<23>> is never assigned. Tied to value Z.
WARNING:Xst:1780 - Signal <no_event> is never used or assigned.
    Found finite state machine <FSM_1> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 14                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | CS$or0000 (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit tristate buffer for signal <RAM_WE>.
    Found 16-bit tristate buffer for signal <AER_OUT_DATA>.
    Found 19-bit tristate buffer for signal <RAM_ADDRESS>.
    Found 1-bit tristate buffer for signal <RAM_OE>.
    Found 1-bit tristate buffer for signal <RAM_DATA<23>>.
    Found 1-bit tristate buffer for signal <RAM_DATA<22>>.
    Found 1-bit tristate buffer for signal <RAM_DATA<21>>.
    Found 8-bit comparator less for signal <CS$cmp_lt0000> created at line 139.
    Found 3-bit up counter for signal <event_counter>.
    Found 16-bit register for signal <latched_input>.
    Found 32-bit register for signal <lfsr>.
    Found 1-bit xor4 for signal <lfsr_0$xor0000> created at line 53.
    Found 4-bit down counter for signal <repeticiones>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
	inferred  43 Tristate(s).
Unit <Mapper_function> synthesized.


Synthesizing Unit <usb_aer>.
    Related source file is "D:/alex/work/USBAER/mapperProba/usbaer_mapper_multichip_multievent_proba_100Mhz-newformat/usb_aer.vhd".
WARNING:Xst:1780 - Signal <direccion> is never used or assigned.
WARNING:Xst:646 - Signal <mapper_busy> is assigned but never used.
    Found 24-bit up counter for signal <counter>.
    Found 1-bit register for signal <iaer_in_req_l>.
    Found 1-bit register for signal <iaer_out_ack_l>.
    Found 1-bit register for signal <imicro_control>.
    Found 1-bit register for signal <imicro_prog>.
    Found 1-bit register for signal <imicro_rw>.
    Found 1-bit register for signal <imicro_vdata>.
    Found 1-bit register for signal <saer_in_req_l>.
    Found 1-bit register for signal <saer_out_ack_l>.
    Found 1-bit register for signal <smicro_control>.
    Found 1-bit register for signal <smicro_prog>.
    Found 1-bit register for signal <smicro_rw>.
    Found 1-bit register for signal <smicro_vdata>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <usb_aer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 4
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 4-bit down counter                                    : 1
# Registers                                            : 64
 1-bit register                                        : 63
 16-bit register                                       : 1
# Comparators                                          : 2
 2-bit comparator less                                 : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 12
 1-bit tristate buffer                                 : 5
 16-bit tristate buffer                                : 1
 19-bit tristate buffer                                : 2
 32-bit tristate buffer                                : 1
 4-bit tristate buffer                                 : 2
 8-bit tristate buffer                                 : 1
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Mapper/CS> on signal <CS[1:8]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00000001
 wait_req_l     | 00000010
 wait_req_h     | 00000100
 read_ram       | 00010000
 read_ram2      | 00001000
 send_event     | 01000000
 send_eventrepe | 10000000
 sube_ack       | 00100000
----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ControlRAM/CS> on signal <CS[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 wait_valid  | 001
 write_addr  | 010
 write       | 100
 check       | 111
 read        | 011
 estabiliza  | 101
 estabiliza2 | 110
-------------------------
Loading device for application Rf_Device from file 'v200.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 4
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 4-bit down counter                                    : 1
# Registers                                            : 90
 Flip-Flops                                            : 90
# Comparators                                          : 2
 2-bit comparator less                                 : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2040 - Unit usb_aer: 24 multi-source signals are replaced by logic (pull-up yes): address<0>_MLTSRCEDGE, address<10>_MLTSRCEDGE, address<11>_MLTSRCEDGE, address<12>_MLTSRCEDGE, address<13>_MLTSRCEDGE, address<14>_MLTSRCEDGE, address<15>_MLTSRCEDGE, address<16>_MLTSRCEDGE, address<17>_MLTSRCEDGE, address<18>_MLTSRCEDGE, address<1>_MLTSRCEDGE, address<2>_MLTSRCEDGE, address<3>_MLTSRCEDGE, address<4>_MLTSRCEDGE, address<5>_MLTSRCEDGE, address<6>_MLTSRCEDGE, address<7>_MLTSRCEDGE, address<8>_MLTSRCEDGE, address<9>_MLTSRCEDGE, sram_oe_l_MLTSRCEDGE, sram_we_l<0>_MLTSRCEDGE, sram_we_l<1>_MLTSRCEDGE, sram_we_l<2>_MLTSRCEDGE, sram_we_l<3>_MLTSRCEDGE.

Optimizing unit <usb_aer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usb_aer, actual ratio is 3.

Final Macro Processing ...

Processing Unit <usb_aer> :
INFO:Xst:741 - HDL ADVISOR - A 9-bit shift register was found for signal <Mapper_lfsr_30> and currently occupies 9 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 14-bit shift register was found for signal <Mapper_lfsr_21> and currently occupies 14 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <usb_aer> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : usb_aer.ngr
Top Level Output File Name         : usb_aer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 112

Cell Usage :
# BELS                             : 221
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 19
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 31
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 78
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MUXCY                       : 26
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 101
#      FDC                         : 53
#      FDCE                        : 46
#      FDP                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 112
#      IBUF                        : 23
#      IBUFG                       : 1
#      IOBUF                       : 40
#      OBUF                        : 8
#      OBUFT                       : 40
# DLLs                             : 1
#      CLKDLL                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      98  out of   2352     4%  
 Number of Slice Flip Flops:           101  out of   4704     2%  
 Number of 4 input LUTs:               162  out of   4704     3%  
 Number of IOs:                        112
 Number of bonded IOBs:                112  out of    140    80%  
 Number of GCLKs:                        2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DLL1:CLK2X+BUFG        | 101   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+-------------------------+-------+
Control Signal                               | Buffer(FF name)         | Load  |
---------------------------------------------+-------------------------+-------+
ControlRAM_CS_or0000(ControlRAM_CS_or00001:O)| NONE(ControlRAM_CS_FFd1)| 26    |
Mapper_CS_or0000(Mapper_CS_or00001:O)        | NONE(Mapper_CS_FFd5)    | 8     |
Mapper_RST_N_inv(Mapper_RST_N_inv1_INV_0:O)  | NONE(Mapper_lfsr_27)    | 67    |
---------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 21.330ns (Maximum Frequency: 46.882MHz)
   Minimum input arrival time before clock: 9.212ns
   Maximum output required time after clock: 13.461ns
   Maximum combinational path delay: 8.899ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.330ns (frequency: 46.882MHz)
  Total number of paths / destination ports: 999 / 125
-------------------------------------------------------------------------
Delay:               10.665ns (Levels of Logic = 3)
  Source:            smicro_prog (FF)
  Destination:       Mapper_event_counter_2 (FF)
  Source Clock:      clk rising 2.0X
  Destination Clock: clk rising 2.0X

  Data Path: smicro_prog to Mapper_event_counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   1.085   2.070  smicro_prog (smicro_prog)
     LUT4:I2->O           17   0.549   2.610  Mapper_latched_input_and00001 (Mapper_latched_input_and0000)
     LUT4:I3->O            1   0.549   1.035  Mapper_event_counter_not000119 (Mapper_event_counter_not0001_map6)
     LUT4:I3->O            3   0.549   1.332  Mapper_event_counter_not000139 (Mapper_event_counter_not0001)
     FDCE:CE                   0.886          Mapper_event_counter_0
    ----------------------------------------
    Total                     10.665ns (3.618ns logic, 7.047ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 175 / 53
-------------------------------------------------------------------------
Offset:              9.212ns (Levels of Logic = 12)
  Source:            sram_data<24> (PAD)
  Destination:       Mapper_event_counter_2 (FF)
  Destination Clock: clk rising 2.0X

  Data Path: sram_data<24> to Mapper_event_counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.776   1.206  sram_data_24_IOBUF (N313)
     LUT2:I0->O            1   0.549   0.000  Mapper_Mcompar_CS_cmp_lt0000_lut<0> (Mapper_N2)
     MUXCY:S->O            1   0.659   0.000  Mapper_Mcompar_CS_cmp_lt0000_cy<0> (Mapper_Mcompar_CS_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Mcompar_CS_cmp_lt0000_cy<1> (Mapper_Mcompar_CS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Mcompar_CS_cmp_lt0000_cy<2> (Mapper_Mcompar_CS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Mcompar_CS_cmp_lt0000_cy<3> (Mapper_Mcompar_CS_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Mcompar_CS_cmp_lt0000_cy<4> (Mapper_Mcompar_CS_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Mcompar_CS_cmp_lt0000_cy<5> (Mapper_Mcompar_CS_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.042   0.000  Mapper_Mcompar_CS_cmp_lt0000_cy<6> (Mapper_Mcompar_CS_cmp_lt0000_cy<6>)
     MUXCY:CI->O           2   0.042   1.206  Mapper_Mcompar_CS_cmp_lt0000_cy<7> (Mapper_Mcompar_CS_cmp_lt0000_cy<7>)
     LUT4_D:I2->O          2   0.549   1.206  Mapper_event_counter_not0001221 (N43)
     LUT4:I2->O            3   0.549   1.332  Mapper_event_counter_not000139 (Mapper_event_counter_not0001)
     FDCE:CE                   0.886          Mapper_event_counter_0
    ----------------------------------------
    Total                      9.212ns (4.262ns logic, 4.950ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 394 / 86
-------------------------------------------------------------------------
Offset:              13.461ns (Levels of Logic = 2)
  Source:            Mapper_CS_FFd8 (FF)
  Destination:       sram_oe_l (PAD)
  Source Clock:      clk rising 2.0X

  Data Path: Mapper_CS_FFd8 to sram_oe_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             44   1.085   3.960  Mapper_CS_FFd8 (Mapper_CS_FFd8)
     LUT4:I1->O           24   0.549   3.060  N221 (N22)
     OBUFT:T->O                4.807          sram_oe_l_OBUFT (sram_oe_l)
    ----------------------------------------
    Total                     13.461ns (6.441ns logic, 7.020ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 80 / 56
-------------------------------------------------------------------------
Delay:               8.899ns (Levels of Logic = 4)
  Source:            sram_data<16> (PAD)
  Destination:       micro_data<0> (PAD)

  Data Path: sram_data<16> to micro_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   0.776   1.566  sram_data_16_IOBUF (N321)
     LUT3:I1->O            1   0.549   0.000  ControlRAM_Mmux_DATA_mux0000_3 (ControlRAM_N21)
     MUXF5:I1->O           1   0.305   1.035  ControlRAM_Mmux_DATA_mux0000_2_f5 (micro_data_0_IOBUF)
     IOBUF:I->IO               4.668          micro_data_0_IOBUF (micro_data<0>)
    ----------------------------------------
    Total                      8.899ns (6.298ns logic, 2.601ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
CPU : 10.95 / 12.14 s | Elapsed : 11.00 / 13.00 s
 
--> 

Total memory usage is 140964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    4 (   0 filtered)

