============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:45:49 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         545 16167.956 895838.501 912006.457 
  TOP                        545 16167.956 864151.248 880319.204 
    stoch2bin                184  7236.885 352019.366 359256.251 
      inc_add_23_27_1         36  1709.921  21076.848  22786.769 
    genblk1[3].genblk1.sng    91  2242.363 116557.184 118799.547 
      ctr                     51  1928.590  99475.015 101403.605 
    genblk1[1].genblk1.sng    90  2222.609 128625.063 130847.673 
      ctr                     50  1908.837 112085.020 113993.857 
    genblk1[2].genblk1.sng    90  2222.609 127282.262 129504.871 
      ctr                     50  1908.837 110337.945 112246.782 
    genblk1[0].genblk1.sng    87  2187.722 129349.279 131537.001 
      ctr                     47  1873.950 111858.835 113732.785 

