
MODBUS2024ALT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006428  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08006600  08006600  00007600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066a4  080066a4  00008274  2**0
                  CONTENTS
  4 .ARM          00000008  080066a4  080066a4  000076a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066ac  080066ac  00008274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066ac  080066ac  000076ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066b0  080066b0  000076b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  080066b4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d0  20000274  08006928  00008274  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c44  08006928  00008c44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001564e  00000000  00000000  000082a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002903  00000000  00000000  0001d8f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001150  00000000  00000000  000201f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d94  00000000  00000000  00021348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000263d1  00000000  00000000  000220dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148bc  00000000  00000000  000484ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc166  00000000  00000000  0005cd69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00158ecf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049b4  00000000  00000000  00158f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0015d8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000274 	.word	0x20000274
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080065e8 	.word	0x080065e8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000278 	.word	0x20000278
 8000214:	080065e8 	.word	0x080065e8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 800050c:	4b0d      	ldr	r3, [pc, #52]	@ (8000544 <modbus_1t5_Timeout+0x3c>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2201      	movs	r2, #1
 8000512:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000514:	4b0b      	ldr	r3, [pc, #44]	@ (8000544 <modbus_1t5_Timeout+0x3c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	691b      	ldr	r3, [r3, #16]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	2200      	movs	r2, #0
 800051e:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8000520:	4b08      	ldr	r3, [pc, #32]	@ (8000544 <modbus_1t5_Timeout+0x3c>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	691b      	ldr	r3, [r3, #16]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	681a      	ldr	r2, [r3, #0]
 800052a:	4b06      	ldr	r3, [pc, #24]	@ (8000544 <modbus_1t5_Timeout+0x3c>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	691b      	ldr	r3, [r3, #16]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f042 0201 	orr.w	r2, r2, #1
 8000536:	601a      	str	r2, [r3, #0]
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	20000290 	.word	0x20000290

08000548 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000548:	b480      	push	{r7}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000550:	4b04      	ldr	r3, [pc, #16]	@ (8000564 <modbus_3t5_Timeout+0x1c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2201      	movs	r2, #1
 8000556:	755a      	strb	r2, [r3, #21]

}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	20000290 	.word	0x20000290

08000568 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8000570:	6878      	ldr	r0, [r7, #4]
 8000572:	f004 fed7 	bl	8005324 <HAL_UART_GetError>
 8000576:	4603      	mov	r3, r0
 8000578:	2b20      	cmp	r3, #32
 800057a:	d101      	bne.n	8000580 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 800057c:	f7ff ffc4 	bl	8000508 <modbus_1t5_Timeout>

	}
}
 8000580:	bf00      	nop
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}

08000588 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000592:	4a25      	ldr	r2, [pc, #148]	@ (8000628 <Modbus_init+0xa0>)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000598:	4b23      	ldr	r3, [pc, #140]	@ (8000628 <Modbus_init+0xa0>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	683a      	ldr	r2, [r7, #0]
 800059e:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	691b      	ldr	r3, [r3, #16]
 80005a4:	4a21      	ldr	r2, [pc, #132]	@ (800062c <Modbus_init+0xa4>)
 80005a6:	210e      	movs	r1, #14
 80005a8:	4618      	mov	r0, r3
 80005aa:	f003 fcbd 	bl	8003f28 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	68db      	ldr	r3, [r3, #12]
 80005b2:	2110      	movs	r1, #16
 80005b4:	4618      	mov	r0, r3
 80005b6:	f004 fe5f 	bl	8005278 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	68db      	ldr	r3, [r3, #12]
 80005be:	4618      	mov	r0, r3
 80005c0:	f004 fe76 	bl	80052b0 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	4a19      	ldr	r2, [pc, #100]	@ (8000630 <Modbus_init+0xa8>)
 80005ca:	2104      	movs	r1, #4
 80005cc:	4618      	mov	r0, r3
 80005ce:	f004 f93d 	bl	800484c <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 80005d2:	4b15      	ldr	r3, [pc, #84]	@ (8000628 <Modbus_init+0xa0>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80005d8:	4b13      	ldr	r3, [pc, #76]	@ (8000628 <Modbus_init+0xa0>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	4b12      	ldr	r3, [pc, #72]	@ (8000628 <Modbus_init+0xa0>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 80005e4:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80005e8:	4413      	add	r3, r2
 80005ea:	3302      	adds	r3, #2
 80005ec:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80005f0:	4619      	mov	r1, r3
 80005f2:	f004 fa65 	bl	8004ac0 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80005f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000628 <Modbus_init+0xa0>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	691b      	ldr	r3, [r3, #16]
 80005fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000600:	b2db      	uxtb	r3, r3
 8000602:	2b01      	cmp	r3, #1
 8000604:	d10c      	bne.n	8000620 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000606:	4b08      	ldr	r3, [pc, #32]	@ (8000628 <Modbus_init+0xa0>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	691b      	ldr	r3, [r3, #16]
 800060c:	4618      	mov	r0, r3
 800060e:	f003 f833 	bl	8003678 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000612:	4b05      	ldr	r3, [pc, #20]	@ (8000628 <Modbus_init+0xa0>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	691b      	ldr	r3, [r3, #16]
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f003 f90c 	bl	8003838 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000620:	bf00      	nop
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000290 	.word	0x20000290
 800062c:	08000549 	.word	0x08000549
 8000630:	08000569 	.word	0x08000569

08000634 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	460b      	mov	r3, r1
 800063e:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8000640:	23ff      	movs	r3, #255	@ 0xff
 8000642:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8000644:	23ff      	movs	r3, #255	@ 0xff
 8000646:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8000648:	e013      	b.n	8000672 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	1c5a      	adds	r2, r3, #1
 800064e:	607a      	str	r2, [r7, #4]
 8000650:	781a      	ldrb	r2, [r3, #0]
 8000652:	7bbb      	ldrb	r3, [r7, #14]
 8000654:	4053      	eors	r3, r2
 8000656:	b2db      	uxtb	r3, r3
 8000658:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800065a:	4a0f      	ldr	r2, [pc, #60]	@ (8000698 <CRC16+0x64>)
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	4413      	add	r3, r2
 8000660:	781a      	ldrb	r2, [r3, #0]
 8000662:	7bfb      	ldrb	r3, [r7, #15]
 8000664:	4053      	eors	r3, r2
 8000666:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8000668:	4a0c      	ldr	r2, [pc, #48]	@ (800069c <CRC16+0x68>)
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	4413      	add	r3, r2
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8000672:	883b      	ldrh	r3, [r7, #0]
 8000674:	1e5a      	subs	r2, r3, #1
 8000676:	803a      	strh	r2, [r7, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d1e6      	bne.n	800064a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800067c:	7bfb      	ldrb	r3, [r7, #15]
 800067e:	021b      	lsls	r3, r3, #8
 8000680:	b21a      	sxth	r2, r3
 8000682:	7bbb      	ldrb	r3, [r7, #14]
 8000684:	b21b      	sxth	r3, r3
 8000686:	4313      	orrs	r3, r2
 8000688:	b21b      	sxth	r3, r3
 800068a:	b29b      	uxth	r3, r3
}
 800068c:	4618      	mov	r0, r3
 800068e:	3714      	adds	r7, #20
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	20000100 	.word	0x20000100
 800069c:	20000000 	.word	0x20000000

080006a0 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80006a6:	4b7e      	ldr	r3, [pc, #504]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	7ddb      	ldrb	r3, [r3, #23]
 80006ac:	3b01      	subs	r3, #1
 80006ae:	2b03      	cmp	r3, #3
 80006b0:	d80a      	bhi.n	80006c8 <Modbus_Protocal_Worker+0x28>
 80006b2:	a201      	add	r2, pc, #4	@ (adr r2, 80006b8 <Modbus_Protocal_Worker+0x18>)
 80006b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b8:	080006d3 	.word	0x080006d3
 80006bc:	08000867 	.word	0x08000867
 80006c0:	0800075f 	.word	0x0800075f
 80006c4:	080007a3 	.word	0x080007a3
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80006c8:	4b75      	ldr	r3, [pc, #468]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2201      	movs	r2, #1
 80006ce:	75da      	strb	r2, [r3, #23]
		break;
 80006d0:	e0e1      	b.n	8000896 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80006d2:	4b73      	ldr	r3, [pc, #460]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d006      	beq.n	80006ec <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 80006de:	4b70      	ldr	r3, [pc, #448]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2202      	movs	r2, #2
 80006e4:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 80006e6:	f000 f9cd 	bl	8000a84 <Modbus_Emission>
 80006ea:	e018      	b.n	800071e <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 80006ec:	4b6c      	ldr	r3, [pc, #432]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	68db      	ldr	r3, [r3, #12]
 80006f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80006f6:	4b6a      	ldr	r3, [pc, #424]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8000700:	b29b      	uxth	r3, r3
 8000702:	429a      	cmp	r2, r3
 8000704:	d00b      	beq.n	800071e <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8000706:	4b66      	ldr	r3, [pc, #408]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2200      	movs	r2, #0
 800070c:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800070e:	4b64      	ldr	r3, [pc, #400]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2200      	movs	r2, #0
 8000714:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8000716:	4b62      	ldr	r3, [pc, #392]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2203      	movs	r2, #3
 800071c:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800071e:	4b60      	ldr	r3, [pc, #384]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000728:	2b20      	cmp	r3, #32
 800072a:	f040 80ad 	bne.w	8000888 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800072e:	4b5c      	ldr	r3, [pc, #368]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2200      	movs	r2, #0
 8000734:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8000738:	4b59      	ldr	r3, [pc, #356]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800073e:	4b58      	ldr	r3, [pc, #352]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	4b57      	ldr	r3, [pc, #348]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 800074a:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800074e:	4413      	add	r3, r2
 8000750:	3302      	adds	r3, #2
 8000752:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000756:	4619      	mov	r1, r3
 8000758:	f004 f9b2 	bl	8004ac0 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 800075c:	e094      	b.n	8000888 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800075e:	4b50      	ldr	r3, [pc, #320]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	7d1b      	ldrb	r3, [r3, #20]
 8000764:	2b00      	cmp	r3, #0
 8000766:	f000 8091 	beq.w	800088c <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 800076a:	4b4d      	ldr	r3, [pc, #308]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	22fe      	movs	r2, #254	@ 0xfe
 8000770:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8000772:	4b4b      	ldr	r3, [pc, #300]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 800077c:	4b48      	ldr	r3, [pc, #288]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	68db      	ldr	r3, [r3, #12]
 8000782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 800078c:	4b44      	ldr	r3, [pc, #272]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800078e:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8000790:	1a8a      	subs	r2, r1, r2
 8000792:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8000794:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8000798:	4b41      	ldr	r3, [pc, #260]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2204      	movs	r2, #4
 800079e:	75da      	strb	r2, [r3, #23]
		}
		break;
 80007a0:	e074      	b.n	800088c <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80007a2:	4b3f      	ldr	r3, [pc, #252]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80007aa:	f113 0f02 	cmn.w	r3, #2
 80007ae:	d150      	bne.n	8000852 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80007b0:	4b3b      	ldr	r3, [pc, #236]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2200      	movs	r2, #0
 80007b6:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80007b8:	4b39      	ldr	r3, [pc, #228]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f203 2272 	addw	r2, r3, #626	@ 0x272
 80007c0:	4b37      	ldr	r3, [pc, #220]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80007c8:	3b02      	subs	r3, #2
 80007ca:	4619      	mov	r1, r3
 80007cc:	4610      	mov	r0, r2
 80007ce:	f7ff ff31 	bl	8000634 <CRC16>
 80007d2:	4603      	mov	r3, r0
 80007d4:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80007d6:	793a      	ldrb	r2, [r7, #4]
 80007d8:	4b31      	ldr	r3, [pc, #196]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007da:	6819      	ldr	r1, [r3, #0]
 80007dc:	4b30      	ldr	r3, [pc, #192]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80007e4:	3b02      	subs	r3, #2
 80007e6:	440b      	add	r3, r1
 80007e8:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d10c      	bne.n	800080a <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80007f0:	797a      	ldrb	r2, [r7, #5]
 80007f2:	4b2b      	ldr	r3, [pc, #172]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007f4:	6819      	ldr	r1, [r3, #0]
 80007f6:	4b2a      	ldr	r3, [pc, #168]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80007fe:	3b01      	subs	r3, #1
 8000800:	440b      	add	r3, r1
 8000802:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8000806:	429a      	cmp	r2, r3
 8000808:	d004      	beq.n	8000814 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800080a:	4b25      	ldr	r3, [pc, #148]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	22ff      	movs	r2, #255	@ 0xff
 8000810:	759a      	strb	r2, [r3, #22]
				break;
 8000812:	e040      	b.n	8000896 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8000814:	4b22      	ldr	r3, [pc, #136]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 800081c:	4b20      	ldr	r3, [pc, #128]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	429a      	cmp	r2, r3
 8000824:	d113      	bne.n	800084e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8000826:	4b1e      	ldr	r3, [pc, #120]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800082e:	4b1c      	ldr	r3, [pc, #112]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8000836:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8000838:	4b19      	ldr	r3, [pc, #100]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8000840:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8000842:	461a      	mov	r2, r3
 8000844:	f005 fec2 	bl	80065cc <memcpy>

			//execute command
			Modbus_frame_response();
 8000848:	f000 f904 	bl	8000a54 <Modbus_frame_response>
 800084c:	e001      	b.n	8000852 <Modbus_Protocal_Worker+0x1b2>
				break;
 800084e:	bf00      	nop
					}
		break;


	}
}
 8000850:	e021      	b.n	8000896 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 8000852:	4b13      	ldr	r3, [pc, #76]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	7d5b      	ldrb	r3, [r3, #21]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d019      	beq.n	8000890 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 800085c:	4b10      	ldr	r3, [pc, #64]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2201      	movs	r2, #1
 8000862:	75da      	strb	r2, [r3, #23]
		break;
 8000864:	e014      	b.n	8000890 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8000866:	4b0e      	ldr	r3, [pc, #56]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000870:	2b20      	cmp	r3, #32
 8000872:	d10f      	bne.n	8000894 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2200      	movs	r2, #0
 800087a:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 800087e:	4b08      	ldr	r3, [pc, #32]	@ (80008a0 <Modbus_Protocal_Worker+0x200>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	2201      	movs	r2, #1
 8000884:	75da      	strb	r2, [r3, #23]
		break;
 8000886:	e005      	b.n	8000894 <Modbus_Protocal_Worker+0x1f4>
		break;
 8000888:	bf00      	nop
 800088a:	e004      	b.n	8000896 <Modbus_Protocal_Worker+0x1f6>
		break;
 800088c:	bf00      	nop
 800088e:	e002      	b.n	8000896 <Modbus_Protocal_Worker+0x1f6>
		break;
 8000890:	bf00      	nop
 8000892:	e000      	b.n	8000896 <Modbus_Protocal_Worker+0x1f6>
		break;
 8000894:	bf00      	nop
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	20000290 	.word	0x20000290

080008a4 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80008aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	7e5b      	ldrb	r3, [r3, #25]
 80008b0:	021b      	lsls	r3, r3, #8
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	4a1a      	ldr	r2, [pc, #104]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008b6:	6812      	ldr	r2, [r2, #0]
 80008b8:	7e92      	ldrb	r2, [r2, #26]
 80008ba:	4413      	add	r3, r2
 80008bc:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80008be:	88fa      	ldrh	r2, [r7, #6]
 80008c0:	4b17      	ldr	r3, [pc, #92]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	689b      	ldr	r3, [r3, #8]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	d903      	bls.n	80008d2 <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80008ca:	2002      	movs	r0, #2
 80008cc:	f000 f8a0 	bl	8000a10 <ModbusErrorReply>
			 return;
 80008d0:	e023      	b.n	800091a <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80008d2:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	6859      	ldr	r1, [r3, #4]
 80008dc:	88fb      	ldrh	r3, [r7, #6]
 80008de:	005b      	lsls	r3, r3, #1
 80008e0:	440b      	add	r3, r1
 80008e2:	7ed2      	ldrb	r2, [r2, #27]
 80008e4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	6859      	ldr	r1, [r3, #4]
 80008f0:	88fb      	ldrh	r3, [r7, #6]
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	440b      	add	r3, r1
 80008f6:	7f12      	ldrb	r2, [r2, #28]
 80008f8:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <modbusWrite1Register+0x7c>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8000902:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <modbusWrite1Register+0x7c>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8000908:	2208      	movs	r2, #8
 800090a:	4619      	mov	r1, r3
 800090c:	f005 fe5e 	bl	80065cc <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8000910:	4b03      	ldr	r3, [pc, #12]	@ (8000920 <modbusWrite1Register+0x7c>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2205      	movs	r2, #5
 8000916:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 800091a:	3708      	adds	r7, #8
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000290 	.word	0x20000290

08000924 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800092a:	4b38      	ldr	r3, [pc, #224]	@ (8000a0c <modbusRead1Register+0xe8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	7edb      	ldrb	r3, [r3, #27]
 8000930:	021b      	lsls	r3, r3, #8
 8000932:	b29b      	uxth	r3, r3
 8000934:	4a35      	ldr	r2, [pc, #212]	@ (8000a0c <modbusRead1Register+0xe8>)
 8000936:	6812      	ldr	r2, [r2, #0]
 8000938:	7f12      	ldrb	r2, [r2, #28]
 800093a:	4413      	add	r3, r2
 800093c:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800093e:	4b33      	ldr	r3, [pc, #204]	@ (8000a0c <modbusRead1Register+0xe8>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	7e5b      	ldrb	r3, [r3, #25]
 8000944:	021b      	lsls	r3, r3, #8
 8000946:	b29b      	uxth	r3, r3
 8000948:	4a30      	ldr	r2, [pc, #192]	@ (8000a0c <modbusRead1Register+0xe8>)
 800094a:	6812      	ldr	r2, [r2, #0]
 800094c:	7e92      	ldrb	r2, [r2, #26]
 800094e:	4413      	add	r3, r2
 8000950:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8000952:	88fb      	ldrh	r3, [r7, #6]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d002      	beq.n	800095e <modbusRead1Register+0x3a>
 8000958:	88fb      	ldrh	r3, [r7, #6]
 800095a:	2b7d      	cmp	r3, #125	@ 0x7d
 800095c:	d903      	bls.n	8000966 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800095e:	2003      	movs	r0, #3
 8000960:	f000 f856 	bl	8000a10 <ModbusErrorReply>
		 return;
 8000964:	e04e      	b.n	8000a04 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8000966:	88ba      	ldrh	r2, [r7, #4]
 8000968:	4b28      	ldr	r3, [pc, #160]	@ (8000a0c <modbusRead1Register+0xe8>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	429a      	cmp	r2, r3
 8000970:	d808      	bhi.n	8000984 <modbusRead1Register+0x60>
 8000972:	88ba      	ldrh	r2, [r7, #4]
 8000974:	88fb      	ldrh	r3, [r7, #6]
 8000976:	4413      	add	r3, r2
 8000978:	461a      	mov	r2, r3
 800097a:	4b24      	ldr	r3, [pc, #144]	@ (8000a0c <modbusRead1Register+0xe8>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	429a      	cmp	r2, r3
 8000982:	d903      	bls.n	800098c <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8000984:	2002      	movs	r0, #2
 8000986:	f000 f843 	bl	8000a10 <ModbusErrorReply>
		 return;
 800098a:	e03b      	b.n	8000a04 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 800098c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a0c <modbusRead1Register+0xe8>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2203      	movs	r2, #3
 8000992:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8000996:	88fb      	ldrh	r3, [r7, #6]
 8000998:	b2da      	uxtb	r2, r3
 800099a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a0c <modbusRead1Register+0xe8>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	0052      	lsls	r2, r2, #1
 80009a0:	b2d2      	uxtb	r2, r2
 80009a2:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80009a6:	2400      	movs	r4, #0
 80009a8:	e020      	b.n	80009ec <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80009aa:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <modbusRead1Register+0xe8>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	685a      	ldr	r2, [r3, #4]
 80009b0:	88bb      	ldrh	r3, [r7, #4]
 80009b2:	4423      	add	r3, r4
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	18d1      	adds	r1, r2, r3
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <modbusRead1Register+0xe8>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	1c63      	adds	r3, r4, #1
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	7849      	ldrb	r1, [r1, #1]
 80009c2:	4413      	add	r3, r2
 80009c4:	460a      	mov	r2, r1
 80009c6:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <modbusRead1Register+0xe8>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	685a      	ldr	r2, [r3, #4]
 80009d0:	88bb      	ldrh	r3, [r7, #4]
 80009d2:	4423      	add	r3, r4
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	18d1      	adds	r1, r2, r3
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <modbusRead1Register+0xe8>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	0063      	lsls	r3, r4, #1
 80009de:	3303      	adds	r3, #3
 80009e0:	7809      	ldrb	r1, [r1, #0]
 80009e2:	4413      	add	r3, r2
 80009e4:	460a      	mov	r2, r1
 80009e6:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 80009ea:	3401      	adds	r4, #1
 80009ec:	88fb      	ldrh	r3, [r7, #6]
 80009ee:	429c      	cmp	r4, r3
 80009f0:	dbdb      	blt.n	80009aa <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80009f2:	88fb      	ldrh	r3, [r7, #6]
 80009f4:	3301      	adds	r3, #1
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	4b04      	ldr	r3, [pc, #16]	@ (8000a0c <modbusRead1Register+0xe8>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	0052      	lsls	r2, r2, #1
 80009fe:	b2d2      	uxtb	r2, r2
 8000a00:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd90      	pop	{r4, r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000290 	.word	0x20000290

08000a10 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8000a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a50 <ModbusErrorReply+0x40>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	7e1a      	ldrb	r2, [r3, #24]
 8000a20:	4b0b      	ldr	r3, [pc, #44]	@ (8000a50 <ModbusErrorReply+0x40>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000a28:	b2d2      	uxtb	r2, r2
 8000a2a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8000a2e:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <ModbusErrorReply+0x40>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	79fa      	ldrb	r2, [r7, #7]
 8000a34:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <ModbusErrorReply+0x40>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 8000a42:	bf00      	nop
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	20000290 	.word	0x20000290

08000a54 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8000a58:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <Modbus_frame_response+0x2c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	7e1b      	ldrb	r3, [r3, #24]
 8000a5e:	2b03      	cmp	r3, #3
 8000a60:	d004      	beq.n	8000a6c <Modbus_frame_response+0x18>
 8000a62:	2b06      	cmp	r3, #6
 8000a64:	d105      	bne.n	8000a72 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8000a66:	f7ff ff1d 	bl	80008a4 <modbusWrite1Register>
		break;
 8000a6a:	e006      	b.n	8000a7a <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8000a6c:	f7ff ff5a 	bl	8000924 <modbusRead1Register>
		break;
 8000a70:	e003      	b.n	8000a7a <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8000a72:	2001      	movs	r0, #1
 8000a74:	f7ff ffcc 	bl	8000a10 <ModbusErrorReply>
		break;
 8000a78:	bf00      	nop

	}
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000290 	.word	0x20000290

08000a84 <Modbus_Emission>:

void Modbus_Emission()
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8000a8a:	4b38      	ldr	r3, [pc, #224]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a94:	2b20      	cmp	r3, #32
 8000a96:	d15d      	bne.n	8000b54 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8000a98:	4b34      	ldr	r3, [pc, #208]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b33      	ldr	r3, [pc, #204]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	7812      	ldrb	r2, [r2, #0]
 8000aa2:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8000aa6:	4b31      	ldr	r3, [pc, #196]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8000aae:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8000ab0:	4b2e      	ldr	r3, [pc, #184]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8000ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	f005 fd83 	bl	80065cc <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8000ac6:	4b29      	ldr	r3, [pc, #164]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8000ace:	461a      	mov	r2, r3
 8000ad0:	4b26      	ldr	r3, [pc, #152]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	3203      	adds	r2, #3
 8000ad6:	b292      	uxth	r2, r2
 8000ad8:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8000adc:	4b23      	ldr	r3, [pc, #140]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8000ae4:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8000aec:	3b02      	subs	r3, #2
 8000aee:	4619      	mov	r1, r3
 8000af0:	4610      	mov	r0, r2
 8000af2:	f7ff fd9f 	bl	8000634 <CRC16>
 8000af6:	4603      	mov	r3, r0
 8000af8:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8000afa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	4b1b      	ldr	r3, [pc, #108]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8000b06:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8000b08:	7939      	ldrb	r1, [r7, #4]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	460a      	mov	r2, r1
 8000b0e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8000b12:	4b16      	ldr	r3, [pc, #88]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4b15      	ldr	r3, [pc, #84]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8000b1e:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8000b20:	7979      	ldrb	r1, [r7, #5]
 8000b22:	4413      	add	r3, r2
 8000b24:	460a      	mov	r2, r1
 8000b26:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8000b2a:	4b10      	ldr	r3, [pc, #64]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b34:	2b20      	cmp	r3, #32
 8000b36:	d10d      	bne.n	8000b54 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8000b38:	4b0c      	ldr	r3, [pc, #48]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8000b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8000b46:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b48:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8000b4a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8000b4e:	461a      	mov	r2, r3
 8000b50:	f003 ff36 	bl	80049c0 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8000b54:	4b05      	ldr	r3, [pc, #20]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2200      	movs	r2, #0
 8000b5a:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8000b5c:	4b03      	ldr	r3, [pc, #12]	@ (8000b6c <Modbus_Emission+0xe8>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2200      	movs	r2, #0
 8000b62:	755a      	strb	r2, [r3, #21]

}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000290 	.word	0x20000290

08000b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b74:	f000 fe7b 	bl	800186e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b78:	f000 f84a 	bl	8000c10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7c:	f000 f992 	bl	8000ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b80:	f000 f95e 	bl	8000e40 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b84:	f000 f90e 	bl	8000da4 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000b88:	f000 f8dc 	bl	8000d44 <MX_TIM16_Init>
  MX_TIM3_Init();
 8000b8c:	f000 f88c 	bl	8000ca8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  hmodbus.huart = &huart2;
 8000b90:	4b1a      	ldr	r3, [pc, #104]	@ (8000bfc <main+0x8c>)
 8000b92:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <main+0x90>)
 8000b94:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 8000b96:	4b19      	ldr	r3, [pc, #100]	@ (8000bfc <main+0x8c>)
 8000b98:	4a1a      	ldr	r2, [pc, #104]	@ (8000c04 <main+0x94>)
 8000b9a:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 8000b9c:	4b17      	ldr	r3, [pc, #92]	@ (8000bfc <main+0x8c>)
 8000b9e:	2215      	movs	r2, #21
 8000ba0:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 8000ba2:	4b16      	ldr	r3, [pc, #88]	@ (8000bfc <main+0x8c>)
 8000ba4:	22c8      	movs	r2, #200	@ 0xc8
 8000ba6:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 8000ba8:	4917      	ldr	r1, [pc, #92]	@ (8000c08 <main+0x98>)
 8000baa:	4814      	ldr	r0, [pc, #80]	@ (8000bfc <main+0x8c>)
 8000bac:	f7ff fcec 	bl	8000588 <Modbus_init>
  HAL_TIM_Base_Start_IT(&htim3);
 8000bb0:	4816      	ldr	r0, [pc, #88]	@ (8000c0c <main+0x9c>)
 8000bb2:	f002 fd61 	bl	8003678 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Modbus_Protocal_Worker();
 8000bb6:	f7ff fd73 	bl	80006a0 <Modbus_Protocal_Worker>
	  Set_Shelves();
 8000bba:	f000 fa3f 	bl	800103c <Set_Shelves>
	  Gripper_Movement_Status();
 8000bbe:	f000 fa19 	bl	8000ff4 <Gripper_Movement_Status>
	  Vacuum_Status();
 8000bc2:	f000 f9f3 	bl	8000fac <Vacuum_Status>
	  Run_Jog_Mode();
 8000bc6:	f000 fc41 	bl	800144c <Run_Jog_Mode>
	  SetPick_PlaceOrder();
 8000bca:	f000 fab5 	bl	8001138 <SetPick_PlaceOrder>
	  Set_Home();
 8000bce:	f000 fa8f 	bl	80010f0 <Set_Home>
	  Set_Goal_Point();
 8000bd2:	f000 fa6b 	bl	80010ac <Set_Goal_Point>


	  //*********************
	  //Routime
	  registerFrame[0x10].U16 = 8;  //Z-axis Moving Status(0x10)
 8000bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000c08 <main+0x98>)
 8000bd8:	2208      	movs	r2, #8
 8000bda:	841a      	strh	r2, [r3, #32]
	  registerFrame[0x11].U16 = 8;	//Z-axis Actual Position(0x11)
 8000bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8000c08 <main+0x98>)
 8000bde:	2208      	movs	r2, #8
 8000be0:	845a      	strh	r2, [r3, #34]	@ 0x22
	  registerFrame[0x12].U16 = 8;  //Z-axis Actual Speed (0x12)
 8000be2:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <main+0x98>)
 8000be4:	2208      	movs	r2, #8
 8000be6:	849a      	strh	r2, [r3, #36]	@ 0x24
	  registerFrame[0x13].U16 = 8;  //Z-axis Acceleration(0x13)
 8000be8:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <main+0x98>)
 8000bea:	2208      	movs	r2, #8
 8000bec:	84da      	strh	r2, [r3, #38]	@ 0x26
	  registerFrame[0x40].U16 = 8;  //X-axis Actual Position(0x40)
 8000bee:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <main+0x98>)
 8000bf0:	2208      	movs	r2, #8
 8000bf2:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	  Modbus_Protocal_Worker();
 8000bf6:	bf00      	nop
 8000bf8:	e7dd      	b.n	8000bb6 <main+0x46>
 8000bfa:	bf00      	nop
 8000bfc:	200005b8 	.word	0x200005b8
 8000c00:	2000042c 	.word	0x2000042c
 8000c04:	20000360 	.word	0x20000360
 8000c08:	20000a90 	.word	0x20000a90
 8000c0c:	20000294 	.word	0x20000294

08000c10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b094      	sub	sp, #80	@ 0x50
 8000c14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c16:	f107 0318 	add.w	r3, r7, #24
 8000c1a:	2238      	movs	r2, #56	@ 0x38
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f005 fca8 	bl	8006574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c24:	1d3b      	adds	r3, r7, #4
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c32:	2000      	movs	r0, #0
 8000c34:	f001 fc8c 	bl	8002550 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c42:	2340      	movs	r3, #64	@ 0x40
 8000c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c46:	2302      	movs	r3, #2
 8000c48:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000c4e:	2304      	movs	r3, #4
 8000c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c52:	2355      	movs	r3, #85	@ 0x55
 8000c54:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c56:	2302      	movs	r3, #2
 8000c58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c62:	f107 0318 	add.w	r3, r7, #24
 8000c66:	4618      	mov	r0, r3
 8000c68:	f001 fd26 	bl	80026b8 <HAL_RCC_OscConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c72:	f000 fc2f 	bl	80014d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c76:	230f      	movs	r3, #15
 8000c78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c82:	2300      	movs	r3, #0
 8000c84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	2104      	movs	r1, #4
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f002 f824 	bl	8002cdc <HAL_RCC_ClockConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000c9a:	f000 fc1b 	bl	80014d4 <Error_Handler>
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	3750      	adds	r7, #80	@ 0x50
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cae:	f107 0310 	add.w	r3, r7, #16
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]
 8000cc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8000d40 <MX_TIM3_Init+0x98>)
 8000cca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 8000ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000cce:	22a9      	movs	r2, #169	@ 0xa9
 8000cd0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8000cd8:	4b18      	ldr	r3, [pc, #96]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000cda:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000cde:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce0:	4b16      	ldr	r3, [pc, #88]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce6:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cec:	4813      	ldr	r0, [pc, #76]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000cee:	f002 fc5f 	bl	80035b0 <HAL_TIM_Base_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000cf8:	f000 fbec 	bl	80014d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d00:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d02:	f107 0310 	add.w	r3, r7, #16
 8000d06:	4619      	mov	r1, r3
 8000d08:	480c      	ldr	r0, [pc, #48]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000d0a:	f002 ff9d 	bl	8003c48 <HAL_TIM_ConfigClockSource>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000d14:	f000 fbde 	bl	80014d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	4619      	mov	r1, r3
 8000d24:	4805      	ldr	r0, [pc, #20]	@ (8000d3c <MX_TIM3_Init+0x94>)
 8000d26:	f003 fc4b 	bl	80045c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000d30:	f000 fbd0 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d34:	bf00      	nop
 8000d36:	3720      	adds	r7, #32
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000294 	.word	0x20000294
 8000d40:	40000400 	.word	0x40000400

08000d44 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000d48:	4b14      	ldr	r3, [pc, #80]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d4a:	4a15      	ldr	r2, [pc, #84]	@ (8000da0 <MX_TIM16_Init+0x5c>)
 8000d4c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d50:	22a9      	movs	r2, #169	@ 0xa9
 8000d52:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d54:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8000d5a:	4b10      	ldr	r3, [pc, #64]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d5c:	f240 4279 	movw	r2, #1145	@ 0x479
 8000d60:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000d74:	4809      	ldr	r0, [pc, #36]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d76:	f002 fc1b 	bl	80035b0 <HAL_TIM_Base_Init>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8000d80:	f000 fba8 	bl	80014d4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8000d84:	2108      	movs	r1, #8
 8000d86:	4805      	ldr	r0, [pc, #20]	@ (8000d9c <MX_TIM16_Init+0x58>)
 8000d88:	f002 fcee 	bl	8003768 <HAL_TIM_OnePulse_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8000d92:	f000 fb9f 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000360 	.word	0x20000360
 8000da0:	40014400 	.word	0x40014400

08000da4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000da8:	4b23      	ldr	r3, [pc, #140]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000daa:	4a24      	ldr	r2, [pc, #144]	@ (8000e3c <MX_USART2_UART_Init+0x98>)
 8000dac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8000dae:	4b22      	ldr	r3, [pc, #136]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000db0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8000db4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8000db6:	4b20      	ldr	r3, [pc, #128]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000db8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000dbc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000dc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000dce:	220c      	movs	r2, #12
 8000dd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dd2:	4b19      	ldr	r3, [pc, #100]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd8:	4b17      	ldr	r3, [pc, #92]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dde:	4b16      	ldr	r3, [pc, #88]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000de4:	4b14      	ldr	r3, [pc, #80]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dea:	4b13      	ldr	r3, [pc, #76]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000df0:	4811      	ldr	r0, [pc, #68]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000df2:	f003 fccb 	bl	800478c <HAL_UART_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8000dfc:	f000 fb6a 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e00:	2100      	movs	r1, #0
 8000e02:	480d      	ldr	r0, [pc, #52]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000e04:	f005 faeb 	bl	80063de <HAL_UARTEx_SetTxFifoThreshold>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8000e0e:	f000 fb61 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e12:	2100      	movs	r1, #0
 8000e14:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000e16:	f005 fb20 	bl	800645a <HAL_UARTEx_SetRxFifoThreshold>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8000e20:	f000 fb58 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e24:	4804      	ldr	r0, [pc, #16]	@ (8000e38 <MX_USART2_UART_Init+0x94>)
 8000e26:	f005 faa1 	bl	800636c <HAL_UARTEx_DisableFifoMode>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8000e30:	f000 fb50 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e34:	bf00      	nop
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	2000042c 	.word	0x2000042c
 8000e3c:	40004400 	.word	0x40004400

08000e40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000e46:	4b16      	ldr	r3, [pc, #88]	@ (8000ea0 <MX_DMA_Init+0x60>)
 8000e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e4a:	4a15      	ldr	r2, [pc, #84]	@ (8000ea0 <MX_DMA_Init+0x60>)
 8000e4c:	f043 0304 	orr.w	r3, r3, #4
 8000e50:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e52:	4b13      	ldr	r3, [pc, #76]	@ (8000ea0 <MX_DMA_Init+0x60>)
 8000e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e56:	f003 0304 	and.w	r3, r3, #4
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <MX_DMA_Init+0x60>)
 8000e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e62:	4a0f      	ldr	r2, [pc, #60]	@ (8000ea0 <MX_DMA_Init+0x60>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea0 <MX_DMA_Init+0x60>)
 8000e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	200b      	movs	r0, #11
 8000e7c:	f000 fe43 	bl	8001b06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e80:	200b      	movs	r0, #11
 8000e82:	f000 fe5a 	bl	8001b3a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2100      	movs	r1, #0
 8000e8a:	200c      	movs	r0, #12
 8000e8c:	f000 fe3b 	bl	8001b06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000e90:	200c      	movs	r0, #12
 8000e92:	f000 fe52 	bl	8001b3a <HAL_NVIC_EnableIRQ>

}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	@ 0x28
 8000ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
 8000eb6:	60da      	str	r2, [r3, #12]
 8000eb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eba:	4b2f      	ldr	r3, [pc, #188]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	4a2e      	ldr	r2, [pc, #184]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ec0:	f043 0304 	orr.w	r3, r3, #4
 8000ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	f003 0304 	and.w	r3, r3, #4
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ed2:	4b29      	ldr	r3, [pc, #164]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	4a28      	ldr	r2, [pc, #160]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ed8:	f043 0320 	orr.w	r3, r3, #32
 8000edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ede:	4b26      	ldr	r3, [pc, #152]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	f003 0320 	and.w	r3, r3, #32
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eea:	4b23      	ldr	r3, [pc, #140]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eee:	4a22      	ldr	r2, [pc, #136]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ef6:	4b20      	ldr	r3, [pc, #128]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f02:	4b1d      	ldr	r3, [pc, #116]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f06:	4a1c      	ldr	r2, [pc, #112]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000f08:	f043 0302 	orr.w	r3, r3, #2
 8000f0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f78 <MX_GPIO_Init+0xd4>)
 8000f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2120      	movs	r1, #32
 8000f1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f22:	f001 fad9 	bl	80024d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f2c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	480f      	ldr	r0, [pc, #60]	@ (8000f7c <MX_GPIO_Init+0xd8>)
 8000f3e:	f001 f949 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f42:	2320      	movs	r3, #32
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f46:	2301      	movs	r3, #1
 8000f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5c:	f001 f93a 	bl	80021d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2100      	movs	r1, #0
 8000f64:	2028      	movs	r0, #40	@ 0x28
 8000f66:	f000 fdce 	bl	8001b06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f6a:	2028      	movs	r0, #40	@ 0x28
 8000f6c:	f000 fde5 	bl	8001b3a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f70:	bf00      	nop
 8000f72:	3728      	adds	r7, #40	@ 0x28
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	48000800 	.word	0x48000800

08000f80 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

//1.Heart Beat
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
    if (htim == &htim3 )
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a06      	ldr	r2, [pc, #24]	@ (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d103      	bne.n	8000f98 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
       registerFrame[0x00].U16 = 22881;
 8000f90:	4b05      	ldr	r3, [pc, #20]	@ (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f92:	f645 1261 	movw	r2, #22881	@ 0x5961
 8000f96:	801a      	strh	r2, [r3, #0]
    }
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	20000294 	.word	0x20000294
 8000fa8:	20000a90 	.word	0x20000a90

08000fac <Vacuum_Status>:


void Vacuum_Status(){
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
    //Vacuum On
    if (registerFrame[0x02].U16 == 1){
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <Vacuum_Status+0x38>)
 8000fb2:	889b      	ldrh	r3, [r3, #4]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d108      	bne.n	8000fca <Vacuum_Status+0x1e>
        strcpy(Vacuum, "On");  // Copy string "On" to Vacuum array
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <Vacuum_Status+0x3c>)
 8000fba:	4a0c      	ldr	r2, [pc, #48]	@ (8000fec <Vacuum_Status+0x40>)
 8000fbc:	6812      	ldr	r2, [r2, #0]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	8019      	strh	r1, [r3, #0]
 8000fc2:	3302      	adds	r3, #2
 8000fc4:	0c12      	lsrs	r2, r2, #16
 8000fc6:	701a      	strb	r2, [r3, #0]
    }
    //Vacuum Off
    else if (registerFrame[0x02].U16 == 0){
        strcpy(Vacuum, "Off");  // Copy string "Off" to Vacuum array
    }
}
 8000fc8:	e006      	b.n	8000fd8 <Vacuum_Status+0x2c>
    else if (registerFrame[0x02].U16 == 0){
 8000fca:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <Vacuum_Status+0x38>)
 8000fcc:	889b      	ldrh	r3, [r3, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <Vacuum_Status+0x2c>
        strcpy(Vacuum, "Off");  // Copy string "Off" to Vacuum array
 8000fd2:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <Vacuum_Status+0x3c>)
 8000fd4:	4a06      	ldr	r2, [pc, #24]	@ (8000ff0 <Vacuum_Status+0x44>)
 8000fd6:	601a      	str	r2, [r3, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	20000a90 	.word	0x20000a90
 8000fe8:	20000200 	.word	0x20000200
 8000fec:	08006600 	.word	0x08006600
 8000ff0:	0066664f 	.word	0x0066664f

08000ff4 <Gripper_Movement_Status>:

void Gripper_Movement_Status(){
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
    //Movement Forward
    if (registerFrame[0x03].U16 == 1){
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800102c <Gripper_Movement_Status+0x38>)
 8000ffa:	88db      	ldrh	r3, [r3, #6]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d106      	bne.n	800100e <Gripper_Movement_Status+0x1a>
        strcpy(Gripper, "Forward");  // Copy string "Forward" to Gripper array
 8001000:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <Gripper_Movement_Status+0x3c>)
 8001002:	4a0c      	ldr	r2, [pc, #48]	@ (8001034 <Gripper_Movement_Status+0x40>)
 8001004:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001008:	e883 0003 	stmia.w	r3, {r0, r1}
    }
    //Movement Backward
    else if (registerFrame[0x03].U16 == 0){
        strcpy(Gripper, "Backward");  // Copy string "Backward" to Gripper array
    }
}
 800100c:	e008      	b.n	8001020 <Gripper_Movement_Status+0x2c>
    else if (registerFrame[0x03].U16 == 0){
 800100e:	4b07      	ldr	r3, [pc, #28]	@ (800102c <Gripper_Movement_Status+0x38>)
 8001010:	88db      	ldrh	r3, [r3, #6]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d104      	bne.n	8001020 <Gripper_Movement_Status+0x2c>
        strcpy(Gripper, "Backward");  // Copy string "Backward" to Gripper array
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <Gripper_Movement_Status+0x3c>)
 8001018:	4a07      	ldr	r2, [pc, #28]	@ (8001038 <Gripper_Movement_Status+0x44>)
 800101a:	ca07      	ldmia	r2, {r0, r1, r2}
 800101c:	c303      	stmia	r3!, {r0, r1}
 800101e:	701a      	strb	r2, [r3, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000a90 	.word	0x20000a90
 8001030:	2000020c 	.word	0x2000020c
 8001034:	08006604 	.word	0x08006604
 8001038:	0800660c 	.word	0x0800660c

0800103c <Set_Shelves>:
void Set_Shelves(){
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
    //Set
    if (registerFrame[0x01].U16 == 1){
 8001040:	4b16      	ldr	r3, [pc, #88]	@ (800109c <Set_Shelves+0x60>)
 8001042:	885b      	ldrh	r3, [r3, #2]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d10f      	bne.n	8001068 <Set_Shelves+0x2c>
        strcpy(Shelves, "SET");  // Copy string "SET" to Set_Shelves array
 8001048:	4b15      	ldr	r3, [pc, #84]	@ (80010a0 <Set_Shelves+0x64>)
 800104a:	4a16      	ldr	r2, [pc, #88]	@ (80010a4 <Set_Shelves+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
        registerFrame[0x01].U16 = 0;
 800104e:	4b13      	ldr	r3, [pc, #76]	@ (800109c <Set_Shelves+0x60>)
 8001050:	2200      	movs	r2, #0
 8001052:	805a      	strh	r2, [r3, #2]
        registerFrame[0x10].U16 = 1;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <Set_Shelves+0x60>)
 8001056:	2201      	movs	r2, #1
 8001058:	841a      	strh	r2, [r3, #32]

        if(Jogging == 1){
 800105a:	4b13      	ldr	r3, [pc, #76]	@ (80010a8 <Set_Shelves+0x6c>)
 800105c:	881b      	ldrh	r3, [r3, #0]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d102      	bne.n	8001068 <Set_Shelves+0x2c>
        	registerFrame[0x10].U16 = 0;
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <Set_Shelves+0x60>)
 8001064:	2200      	movs	r2, #0
 8001066:	841a      	strh	r2, [r3, #32]
        }
    }

    registerFrame[0x23].U16 = 8;  //1st Shelve Position
 8001068:	4b0c      	ldr	r3, [pc, #48]	@ (800109c <Set_Shelves+0x60>)
 800106a:	2208      	movs	r2, #8
 800106c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    registerFrame[0x24].U16 = 8;  //2nd Shelve Position
 8001070:	4b0a      	ldr	r3, [pc, #40]	@ (800109c <Set_Shelves+0x60>)
 8001072:	2208      	movs	r2, #8
 8001074:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    registerFrame[0x25].U16 = 8;  //3rd Shelve Position
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <Set_Shelves+0x60>)
 800107a:	2208      	movs	r2, #8
 800107c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    registerFrame[0x26].U16 = 8;  //4th Shelve Position
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <Set_Shelves+0x60>)
 8001082:	2208      	movs	r2, #8
 8001084:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    registerFrame[0x27].U16 = 8;  //5th Shelve Position
 8001088:	4b04      	ldr	r3, [pc, #16]	@ (800109c <Set_Shelves+0x60>)
 800108a:	2208      	movs	r2, #8
 800108c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 8001090:	bf00      	nop
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	20000a90 	.word	0x20000a90
 80010a0:	20000220 	.word	0x20000220
 80010a4:	00544553 	.word	0x00544553
 80010a8:	20000c36 	.word	0x20000c36

080010ac <Set_Goal_Point>:

void Set_Goal_Point(){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	if (registerFrame[0x30].U16 != 0){
 80010b0:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <Set_Goal_Point+0x18>)
 80010b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <Set_Goal_Point+0x12>
		Run_Point_Mode();
 80010ba:	f000 f805 	bl	80010c8 <Run_Point_Mode>
	 }
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000a90 	.word	0x20000a90

080010c8 <Run_Point_Mode>:

void Run_Point_Mode(){
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0

	if (registerFrame[0x01].U16 == 8){
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <Run_Point_Mode+0x24>)
 80010ce:	885b      	ldrh	r3, [r3, #2]
 80010d0:	2b08      	cmp	r3, #8
 80010d2:	d105      	bne.n	80010e0 <Run_Point_Mode+0x18>
		registerFrame[0x01].U16 = 0;
 80010d4:	4b05      	ldr	r3, [pc, #20]	@ (80010ec <Run_Point_Mode+0x24>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = 1 ;
 80010da:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <Run_Point_Mode+0x24>)
 80010dc:	2201      	movs	r2, #1
 80010de:	841a      	strh	r2, [r3, #32]
	}
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	20000a90 	.word	0x20000a90

080010f0 <Set_Home>:

void Set_Home(){
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
	registerFrame[0x01].U16 = 2;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <Set_Home+0x38>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	805a      	strh	r2, [r3, #2]
	registerFrame[0x01].U16 = 0;
 80010fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <Set_Home+0x38>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	805a      	strh	r2, [r3, #2]
	registerFrame[0x01].U16 = 2;
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <Set_Home+0x38>)
 8001102:	2202      	movs	r2, #2
 8001104:	805a      	strh	r2, [r3, #2]
	strcpy(Home, "Homing...");
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <Set_Home+0x3c>)
 8001108:	4a09      	ldr	r2, [pc, #36]	@ (8001130 <Set_Home+0x40>)
 800110a:	ca07      	ldmia	r2, {r0, r1, r2}
 800110c:	c303      	stmia	r3!, {r0, r1}
 800110e:	801a      	strh	r2, [r3, #0]
	if (Jogginghome == 1){
 8001110:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <Set_Home+0x44>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d102      	bne.n	800111e <Set_Home+0x2e>
		registerFrame[0x01].U16 = 0;
 8001118:	4b03      	ldr	r3, [pc, #12]	@ (8001128 <Set_Home+0x38>)
 800111a:	2200      	movs	r2, #0
 800111c:	805a      	strh	r2, [r3, #2]
	}


}
 800111e:	bf00      	nop
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	20000a90 	.word	0x20000a90
 800112c:	20000254 	.word	0x20000254
 8001130:	08006618 	.word	0x08006618
 8001134:	20000c38 	.word	0x20000c38

08001138 <SetPick_PlaceOrder>:
void SetPick_PlaceOrder() {
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
    if (registerFrame[0x21].U16 != 00000 && registerFrame[0x22].U16 != 00000 ) {
 800113c:	4bab      	ldr	r3, [pc, #684]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 800113e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 8176 	beq.w	8001434 <SetPick_PlaceOrder+0x2fc>
 8001148:	4ba8      	ldr	r3, [pc, #672]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 800114a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800114e:	2b00      	cmp	r3, #0
 8001150:	f000 8170 	beq.w	8001434 <SetPick_PlaceOrder+0x2fc>
    	strcpy(Order, "Pick");
 8001154:	4ba6      	ldr	r3, [pc, #664]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 8001156:	4aa7      	ldr	r2, [pc, #668]	@ (80013f4 <SetPick_PlaceOrder+0x2bc>)
 8001158:	e892 0003 	ldmia.w	r2, {r0, r1}
 800115c:	6018      	str	r0, [r3, #0]
 800115e:	3304      	adds	r3, #4
 8001160:	7019      	strb	r1, [r3, #0]
    	Pick[0] = registerFrame[0x21].U16/10000;
 8001162:	4ba2      	ldr	r3, [pc, #648]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 8001164:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001168:	4aa3      	ldr	r2, [pc, #652]	@ (80013f8 <SetPick_PlaceOrder+0x2c0>)
 800116a:	fba2 2303 	umull	r2, r3, r2, r3
 800116e:	0b5b      	lsrs	r3, r3, #13
 8001170:	b29a      	uxth	r2, r3
 8001172:	4ba2      	ldr	r3, [pc, #648]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 8001174:	801a      	strh	r2, [r3, #0]
    	countPick += Pick[0]*10000;
 8001176:	4ba1      	ldr	r3, [pc, #644]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 8001178:	881b      	ldrh	r3, [r3, #0]
 800117a:	461a      	mov	r2, r3
 800117c:	0152      	lsls	r2, r2, #5
 800117e:	1ad2      	subs	r2, r2, r3
 8001180:	0092      	lsls	r2, r2, #2
 8001182:	4413      	add	r3, r2
 8001184:	461a      	mov	r2, r3
 8001186:	0091      	lsls	r1, r2, #2
 8001188:	461a      	mov	r2, r3
 800118a:	460b      	mov	r3, r1
 800118c:	4413      	add	r3, r2
 800118e:	011b      	lsls	r3, r3, #4
 8001190:	b29a      	uxth	r2, r3
 8001192:	4b9b      	ldr	r3, [pc, #620]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 8001194:	881b      	ldrh	r3, [r3, #0]
 8001196:	4413      	add	r3, r2
 8001198:	b29a      	uxth	r2, r3
 800119a:	4b99      	ldr	r3, [pc, #612]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 800119c:	801a      	strh	r2, [r3, #0]
    	strcpy(Order, "Place");
 800119e:	4b94      	ldr	r3, [pc, #592]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 80011a0:	4a98      	ldr	r2, [pc, #608]	@ (8001404 <SetPick_PlaceOrder+0x2cc>)
 80011a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011a6:	6018      	str	r0, [r3, #0]
 80011a8:	3304      	adds	r3, #4
 80011aa:	8019      	strh	r1, [r3, #0]
    	Place[0] = registerFrame[0x22].U16/10000;
 80011ac:	4b8f      	ldr	r3, [pc, #572]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 80011ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80011b2:	4a91      	ldr	r2, [pc, #580]	@ (80013f8 <SetPick_PlaceOrder+0x2c0>)
 80011b4:	fba2 2303 	umull	r2, r3, r2, r3
 80011b8:	0b5b      	lsrs	r3, r3, #13
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	4b92      	ldr	r3, [pc, #584]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 80011be:	801a      	strh	r2, [r3, #0]
    	countPlace +=Place[0]*10000;
 80011c0:	4b91      	ldr	r3, [pc, #580]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	0152      	lsls	r2, r2, #5
 80011c8:	1ad2      	subs	r2, r2, r3
 80011ca:	0092      	lsls	r2, r2, #2
 80011cc:	4413      	add	r3, r2
 80011ce:	461a      	mov	r2, r3
 80011d0:	0091      	lsls	r1, r2, #2
 80011d2:	461a      	mov	r2, r3
 80011d4:	460b      	mov	r3, r1
 80011d6:	4413      	add	r3, r2
 80011d8:	011b      	lsls	r3, r3, #4
 80011da:	b29a      	uxth	r2, r3
 80011dc:	4b8b      	ldr	r3, [pc, #556]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	4413      	add	r3, r2
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	4b89      	ldr	r3, [pc, #548]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 80011e6:	801a      	strh	r2, [r3, #0]


    	strcpy(Order, "Pick");
 80011e8:	4b81      	ldr	r3, [pc, #516]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 80011ea:	4a82      	ldr	r2, [pc, #520]	@ (80013f4 <SetPick_PlaceOrder+0x2bc>)
 80011ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011f0:	6018      	str	r0, [r3, #0]
 80011f2:	3304      	adds	r3, #4
 80011f4:	7019      	strb	r1, [r3, #0]
    	Pick[1] = (registerFrame[0x21].U16- countPick)/1000;
 80011f6:	4b7d      	ldr	r3, [pc, #500]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 80011f8:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b80      	ldr	r3, [pc, #512]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	4a82      	ldr	r2, [pc, #520]	@ (8001410 <SetPick_PlaceOrder+0x2d8>)
 8001206:	fb82 1203 	smull	r1, r2, r2, r3
 800120a:	1192      	asrs	r2, r2, #6
 800120c:	17db      	asrs	r3, r3, #31
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	b29a      	uxth	r2, r3
 8001212:	4b7a      	ldr	r3, [pc, #488]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 8001214:	805a      	strh	r2, [r3, #2]
    	countPick += Pick[1]*1000;
 8001216:	4b79      	ldr	r3, [pc, #484]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 8001218:	885b      	ldrh	r3, [r3, #2]
 800121a:	461a      	mov	r2, r3
 800121c:	0152      	lsls	r2, r2, #5
 800121e:	1ad2      	subs	r2, r2, r3
 8001220:	0092      	lsls	r2, r2, #2
 8001222:	4413      	add	r3, r2
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	b29a      	uxth	r2, r3
 8001228:	4b75      	ldr	r3, [pc, #468]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	4413      	add	r3, r2
 800122e:	b29a      	uxth	r2, r3
 8001230:	4b73      	ldr	r3, [pc, #460]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 8001232:	801a      	strh	r2, [r3, #0]
    	strcpy(Order, "Place");
 8001234:	4b6e      	ldr	r3, [pc, #440]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 8001236:	4a73      	ldr	r2, [pc, #460]	@ (8001404 <SetPick_PlaceOrder+0x2cc>)
 8001238:	e892 0003 	ldmia.w	r2, {r0, r1}
 800123c:	6018      	str	r0, [r3, #0]
 800123e:	3304      	adds	r3, #4
 8001240:	8019      	strh	r1, [r3, #0]
    	Place[1] = (registerFrame[0x22].U16- countPlace)/1000;
 8001242:	4b6a      	ldr	r3, [pc, #424]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 8001244:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001248:	461a      	mov	r2, r3
 800124a:	4b70      	ldr	r3, [pc, #448]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	4a6f      	ldr	r2, [pc, #444]	@ (8001410 <SetPick_PlaceOrder+0x2d8>)
 8001252:	fb82 1203 	smull	r1, r2, r2, r3
 8001256:	1192      	asrs	r2, r2, #6
 8001258:	17db      	asrs	r3, r3, #31
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	b29a      	uxth	r2, r3
 800125e:	4b6a      	ldr	r3, [pc, #424]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 8001260:	805a      	strh	r2, [r3, #2]
    	countPlace +=Place[1]*1000;
 8001262:	4b69      	ldr	r3, [pc, #420]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 8001264:	885b      	ldrh	r3, [r3, #2]
 8001266:	461a      	mov	r2, r3
 8001268:	0152      	lsls	r2, r2, #5
 800126a:	1ad2      	subs	r2, r2, r3
 800126c:	0092      	lsls	r2, r2, #2
 800126e:	4413      	add	r3, r2
 8001270:	00db      	lsls	r3, r3, #3
 8001272:	b29a      	uxth	r2, r3
 8001274:	4b65      	ldr	r3, [pc, #404]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 8001276:	881b      	ldrh	r3, [r3, #0]
 8001278:	4413      	add	r3, r2
 800127a:	b29a      	uxth	r2, r3
 800127c:	4b63      	ldr	r3, [pc, #396]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 800127e:	801a      	strh	r2, [r3, #0]


    	strcpy(Order, "Pick");
 8001280:	4b5b      	ldr	r3, [pc, #364]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 8001282:	4a5c      	ldr	r2, [pc, #368]	@ (80013f4 <SetPick_PlaceOrder+0x2bc>)
 8001284:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001288:	6018      	str	r0, [r3, #0]
 800128a:	3304      	adds	r3, #4
 800128c:	7019      	strb	r1, [r3, #0]
		Pick[2] = (registerFrame[0x21].U16 - countPick) / 100;
 800128e:	4b57      	ldr	r3, [pc, #348]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 8001290:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001294:	461a      	mov	r2, r3
 8001296:	4b5a      	ldr	r3, [pc, #360]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 8001298:	881b      	ldrh	r3, [r3, #0]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	4a5d      	ldr	r2, [pc, #372]	@ (8001414 <SetPick_PlaceOrder+0x2dc>)
 800129e:	fb82 1203 	smull	r1, r2, r2, r3
 80012a2:	1152      	asrs	r2, r2, #5
 80012a4:	17db      	asrs	r3, r3, #31
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	4b54      	ldr	r3, [pc, #336]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 80012ac:	809a      	strh	r2, [r3, #4]
		countPick += Pick[2] * 100;
 80012ae:	4b53      	ldr	r3, [pc, #332]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 80012b0:	889b      	ldrh	r3, [r3, #4]
 80012b2:	461a      	mov	r2, r3
 80012b4:	0092      	lsls	r2, r2, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	461a      	mov	r2, r3
 80012ba:	0091      	lsls	r1, r2, #2
 80012bc:	461a      	mov	r2, r3
 80012be:	460b      	mov	r3, r1
 80012c0:	4413      	add	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	4413      	add	r3, r2
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	4b4c      	ldr	r3, [pc, #304]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 80012d0:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 80012d2:	4b47      	ldr	r3, [pc, #284]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 80012d4:	4a4b      	ldr	r2, [pc, #300]	@ (8001404 <SetPick_PlaceOrder+0x2cc>)
 80012d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012da:	6018      	str	r0, [r3, #0]
 80012dc:	3304      	adds	r3, #4
 80012de:	8019      	strh	r1, [r3, #0]
		Place[2] = (registerFrame[0x22].U16 - countPlace) / 100;
 80012e0:	4b42      	ldr	r3, [pc, #264]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 80012e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b48      	ldr	r3, [pc, #288]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	4a49      	ldr	r2, [pc, #292]	@ (8001414 <SetPick_PlaceOrder+0x2dc>)
 80012f0:	fb82 1203 	smull	r1, r2, r2, r3
 80012f4:	1152      	asrs	r2, r2, #5
 80012f6:	17db      	asrs	r3, r3, #31
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	4b42      	ldr	r3, [pc, #264]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 80012fe:	809a      	strh	r2, [r3, #4]
		countPlace += Place[2] * 100;
 8001300:	4b41      	ldr	r3, [pc, #260]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 8001302:	889b      	ldrh	r3, [r3, #4]
 8001304:	461a      	mov	r2, r3
 8001306:	0092      	lsls	r2, r2, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	0091      	lsls	r1, r2, #2
 800130e:	461a      	mov	r2, r3
 8001310:	460b      	mov	r3, r1
 8001312:	4413      	add	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	b29a      	uxth	r2, r3
 8001318:	4b3c      	ldr	r3, [pc, #240]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 800131a:	881b      	ldrh	r3, [r3, #0]
 800131c:	4413      	add	r3, r2
 800131e:	b29a      	uxth	r2, r3
 8001320:	4b3a      	ldr	r3, [pc, #232]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 8001322:	801a      	strh	r2, [r3, #0]


		strcpy(Order, "Pick");
 8001324:	4b32      	ldr	r3, [pc, #200]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 8001326:	4a33      	ldr	r2, [pc, #204]	@ (80013f4 <SetPick_PlaceOrder+0x2bc>)
 8001328:	e892 0003 	ldmia.w	r2, {r0, r1}
 800132c:	6018      	str	r0, [r3, #0]
 800132e:	3304      	adds	r3, #4
 8001330:	7019      	strb	r1, [r3, #0]
		Pick[3] = (registerFrame[0x21].U16 - countPick) / 10;
 8001332:	4b2e      	ldr	r3, [pc, #184]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 8001334:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001338:	461a      	mov	r2, r3
 800133a:	4b31      	ldr	r3, [pc, #196]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	4a35      	ldr	r2, [pc, #212]	@ (8001418 <SetPick_PlaceOrder+0x2e0>)
 8001342:	fb82 1203 	smull	r1, r2, r2, r3
 8001346:	1092      	asrs	r2, r2, #2
 8001348:	17db      	asrs	r3, r3, #31
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	b29a      	uxth	r2, r3
 800134e:	4b2b      	ldr	r3, [pc, #172]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 8001350:	80da      	strh	r2, [r3, #6]
		countPick += Pick[3] * 10;
 8001352:	4b2a      	ldr	r3, [pc, #168]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 8001354:	88db      	ldrh	r3, [r3, #6]
 8001356:	461a      	mov	r2, r3
 8001358:	0092      	lsls	r2, r2, #2
 800135a:	4413      	add	r3, r2
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	b29a      	uxth	r2, r3
 8001360:	4b27      	ldr	r3, [pc, #156]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	4413      	add	r3, r2
 8001366:	b29a      	uxth	r2, r3
 8001368:	4b25      	ldr	r3, [pc, #148]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 800136a:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 800136c:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 800136e:	4a25      	ldr	r2, [pc, #148]	@ (8001404 <SetPick_PlaceOrder+0x2cc>)
 8001370:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001374:	6018      	str	r0, [r3, #0]
 8001376:	3304      	adds	r3, #4
 8001378:	8019      	strh	r1, [r3, #0]
		Place[3] = (registerFrame[0x22].U16 - countPlace) / 10;
 800137a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 800137c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001380:	461a      	mov	r2, r3
 8001382:	4b22      	ldr	r3, [pc, #136]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	4a23      	ldr	r2, [pc, #140]	@ (8001418 <SetPick_PlaceOrder+0x2e0>)
 800138a:	fb82 1203 	smull	r1, r2, r2, r3
 800138e:	1092      	asrs	r2, r2, #2
 8001390:	17db      	asrs	r3, r3, #31
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	b29a      	uxth	r2, r3
 8001396:	4b1c      	ldr	r3, [pc, #112]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 8001398:	80da      	strh	r2, [r3, #6]
		countPlace += Place[3] * 10;
 800139a:	4b1b      	ldr	r3, [pc, #108]	@ (8001408 <SetPick_PlaceOrder+0x2d0>)
 800139c:	88db      	ldrh	r3, [r3, #6]
 800139e:	461a      	mov	r2, r3
 80013a0:	0092      	lsls	r2, r2, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	4b18      	ldr	r3, [pc, #96]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	4413      	add	r3, r2
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <SetPick_PlaceOrder+0x2d4>)
 80013b2:	801a      	strh	r2, [r3, #0]


		strcpy(Order, "Pick");
 80013b4:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 80013b6:	4a0f      	ldr	r2, [pc, #60]	@ (80013f4 <SetPick_PlaceOrder+0x2bc>)
 80013b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013bc:	6018      	str	r0, [r3, #0]
 80013be:	3304      	adds	r3, #4
 80013c0:	7019      	strb	r1, [r3, #0]
		Pick[4] = (registerFrame[0x21].U16 - countPick);
 80013c2:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <SetPick_PlaceOrder+0x2b4>)
 80013c4:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 80013c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	b29a      	uxth	r2, r3
 80013d0:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <SetPick_PlaceOrder+0x2c4>)
 80013d2:	811a      	strh	r2, [r3, #8]
		countPick = 0;
 80013d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001400 <SetPick_PlaceOrder+0x2c8>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 80013da:	4b05      	ldr	r3, [pc, #20]	@ (80013f0 <SetPick_PlaceOrder+0x2b8>)
 80013dc:	4a09      	ldr	r2, [pc, #36]	@ (8001404 <SetPick_PlaceOrder+0x2cc>)
 80013de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013e2:	6018      	str	r0, [r3, #0]
 80013e4:	3304      	adds	r3, #4
 80013e6:	8019      	strh	r1, [r3, #0]
 80013e8:	e018      	b.n	800141c <SetPick_PlaceOrder+0x2e4>
 80013ea:	bf00      	nop
 80013ec:	20000a90 	.word	0x20000a90
 80013f0:	20000234 	.word	0x20000234
 80013f4:	08006624 	.word	0x08006624
 80013f8:	d1b71759 	.word	0xd1b71759
 80013fc:	20000c20 	.word	0x20000c20
 8001400:	20000c3a 	.word	0x20000c3a
 8001404:	0800662c 	.word	0x0800662c
 8001408:	20000c2c 	.word	0x20000c2c
 800140c:	20000c3c 	.word	0x20000c3c
 8001410:	10624dd3 	.word	0x10624dd3
 8001414:	51eb851f 	.word	0x51eb851f
 8001418:	66666667 	.word	0x66666667
		Place[4] = (registerFrame[0x22].U16 - countPlace);
 800141c:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <SetPick_PlaceOrder+0x308>)
 800141e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8001422:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <SetPick_PlaceOrder+0x30c>)
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	b29a      	uxth	r2, r3
 800142a:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <SetPick_PlaceOrder+0x310>)
 800142c:	811a      	strh	r2, [r3, #8]
		countPlace = 0;
 800142e:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <SetPick_PlaceOrder+0x30c>)
 8001430:	2200      	movs	r2, #0
 8001432:	801a      	strh	r2, [r3, #0]

    }
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	20000a90 	.word	0x20000a90
 8001444:	20000c3c 	.word	0x20000c3c
 8001448:	20000c2c 	.word	0x20000c2c

0800144c <Run_Jog_Mode>:



void Run_Jog_Mode() {
 800144c:	b590      	push	{r4, r7, lr}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
	if (registerFrame[0x01].U16 == 4) {
 8001452:	4b1b      	ldr	r3, [pc, #108]	@ (80014c0 <Run_Jog_Mode+0x74>)
 8001454:	885b      	ldrh	r3, [r3, #2]
 8001456:	2b04      	cmp	r3, #4
 8001458:	d12a      	bne.n	80014b0 <Run_Jog_Mode+0x64>
		strcpy(Jogmode, "Run Jog Mode");
 800145a:	4a1a      	ldr	r2, [pc, #104]	@ (80014c4 <Run_Jog_Mode+0x78>)
 800145c:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <Run_Jog_Mode+0x7c>)
 800145e:	4614      	mov	r4, r2
 8001460:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001462:	c407      	stmia	r4!, {r0, r1, r2}
 8001464:	7023      	strb	r3, [r4, #0]
		registerFrame[0x01].U16 = 0;
 8001466:	4b16      	ldr	r3, [pc, #88]	@ (80014c0 <Run_Jog_Mode+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	805a      	strh	r2, [r3, #2]
		for (int i = 0; i < 5; i++) {
 800146c:	2300      	movs	r3, #0
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	e01b      	b.n	80014aa <Run_Jog_Mode+0x5e>
			strcpy(Jogmode, "Go to Pick...");
 8001472:	4a14      	ldr	r2, [pc, #80]	@ (80014c4 <Run_Jog_Mode+0x78>)
 8001474:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <Run_Jog_Mode+0x80>)
 8001476:	4614      	mov	r4, r2
 8001478:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800147a:	c407      	stmia	r4!, {r0, r1, r2}
 800147c:	8023      	strh	r3, [r4, #0]
			registerFrame[0x10].U16 = 4;
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <Run_Jog_Mode+0x74>)
 8001480:	2204      	movs	r2, #4
 8001482:	841a      	strh	r2, [r3, #32]
			SetPick_PlaceOrder(); //???
 8001484:	f7ff fe58 	bl	8001138 <SetPick_PlaceOrder>

			strcpy(Jogmode, "Go to Place...");
 8001488:	4a0e      	ldr	r2, [pc, #56]	@ (80014c4 <Run_Jog_Mode+0x78>)
 800148a:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <Run_Jog_Mode+0x84>)
 800148c:	4614      	mov	r4, r2
 800148e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001490:	c407      	stmia	r4!, {r0, r1, r2}
 8001492:	8023      	strh	r3, [r4, #0]
 8001494:	3402      	adds	r4, #2
 8001496:	0c1b      	lsrs	r3, r3, #16
 8001498:	7023      	strb	r3, [r4, #0]
			registerFrame[0x10].U16 = 8;
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <Run_Jog_Mode+0x74>)
 800149c:	2208      	movs	r2, #8
 800149e:	841a      	strh	r2, [r3, #32]
			SetPick_PlaceOrder(); //???
 80014a0:	f7ff fe4a 	bl	8001138 <SetPick_PlaceOrder>
		for (int i = 0; i < 5; i++) {
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3301      	adds	r3, #1
 80014a8:	607b      	str	r3, [r7, #4]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	dde0      	ble.n	8001472 <Run_Jog_Mode+0x26>
		}
	}
	registerFrame[0x10].U16 = 0;
 80014b0:	4b03      	ldr	r3, [pc, #12]	@ (80014c0 <Run_Jog_Mode+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	841a      	strh	r2, [r3, #32]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000a90 	.word	0x20000a90
 80014c4:	20000240 	.word	0x20000240
 80014c8:	08006634 	.word	0x08006634
 80014cc:	08006644 	.word	0x08006644
 80014d0:	08006654 	.word	0x08006654

080014d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d8:	b672      	cpsid	i
}
 80014da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <Error_Handler+0x8>

080014e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001524 <HAL_MspInit+0x44>)
 80014e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001524 <HAL_MspInit+0x44>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <HAL_MspInit+0x44>)
 80014f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <HAL_MspInit+0x44>)
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	4a08      	ldr	r2, [pc, #32]	@ (8001524 <HAL_MspInit+0x44>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001508:	6593      	str	r3, [r2, #88]	@ 0x58
 800150a:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_MspInit+0x44>)
 800150c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001516:	f001 f8bf 	bl	8002698 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000

08001528 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a1a      	ldr	r2, [pc, #104]	@ (80015a0 <HAL_TIM_Base_MspInit+0x78>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d114      	bne.n	8001564 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800153a:	4b1a      	ldr	r3, [pc, #104]	@ (80015a4 <HAL_TIM_Base_MspInit+0x7c>)
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	4a19      	ldr	r2, [pc, #100]	@ (80015a4 <HAL_TIM_Base_MspInit+0x7c>)
 8001540:	f043 0302 	orr.w	r3, r3, #2
 8001544:	6593      	str	r3, [r2, #88]	@ 0x58
 8001546:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <HAL_TIM_Base_MspInit+0x7c>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	201d      	movs	r0, #29
 8001558:	f000 fad5 	bl	8001b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800155c:	201d      	movs	r0, #29
 800155e:	f000 faec 	bl	8001b3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001562:	e018      	b.n	8001596 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM16)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a0f      	ldr	r2, [pc, #60]	@ (80015a8 <HAL_TIM_Base_MspInit+0x80>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d113      	bne.n	8001596 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800156e:	4b0d      	ldr	r3, [pc, #52]	@ (80015a4 <HAL_TIM_Base_MspInit+0x7c>)
 8001570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001572:	4a0c      	ldr	r2, [pc, #48]	@ (80015a4 <HAL_TIM_Base_MspInit+0x7c>)
 8001574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001578:	6613      	str	r3, [r2, #96]	@ 0x60
 800157a:	4b0a      	ldr	r3, [pc, #40]	@ (80015a4 <HAL_TIM_Base_MspInit+0x7c>)
 800157c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800157e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001582:	60bb      	str	r3, [r7, #8]
 8001584:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	2019      	movs	r0, #25
 800158c:	f000 fabb 	bl	8001b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001590:	2019      	movs	r0, #25
 8001592:	f000 fad2 	bl	8001b3a <HAL_NVIC_EnableIRQ>
}
 8001596:	bf00      	nop
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40000400 	.word	0x40000400
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40014400 	.word	0x40014400

080015ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b09e      	sub	sp, #120	@ 0x78
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c4:	f107 0310 	add.w	r3, r7, #16
 80015c8:	2254      	movs	r2, #84	@ 0x54
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f004 ffd1 	bl	8006574 <memset>
  if(huart->Instance==USART2)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a4d      	ldr	r2, [pc, #308]	@ (800170c <HAL_UART_MspInit+0x160>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	f040 8092 	bne.w	8001702 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015de:	2302      	movs	r3, #2
 80015e0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e6:	f107 0310 	add.w	r3, r7, #16
 80015ea:	4618      	mov	r0, r3
 80015ec:	f001 fd92 	bl	8003114 <HAL_RCCEx_PeriphCLKConfig>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80015f6:	f7ff ff6d 	bl	80014d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015fa:	4b45      	ldr	r3, [pc, #276]	@ (8001710 <HAL_UART_MspInit+0x164>)
 80015fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fe:	4a44      	ldr	r2, [pc, #272]	@ (8001710 <HAL_UART_MspInit+0x164>)
 8001600:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001604:	6593      	str	r3, [r2, #88]	@ 0x58
 8001606:	4b42      	ldr	r3, [pc, #264]	@ (8001710 <HAL_UART_MspInit+0x164>)
 8001608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	4b3f      	ldr	r3, [pc, #252]	@ (8001710 <HAL_UART_MspInit+0x164>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	4a3e      	ldr	r2, [pc, #248]	@ (8001710 <HAL_UART_MspInit+0x164>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800161e:	4b3c      	ldr	r3, [pc, #240]	@ (8001710 <HAL_UART_MspInit+0x164>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800162a:	230c      	movs	r3, #12
 800162c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800163a:	2307      	movs	r3, #7
 800163c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001642:	4619      	mov	r1, r3
 8001644:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001648:	f000 fdc4 	bl	80021d4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 800164c:	4b31      	ldr	r3, [pc, #196]	@ (8001714 <HAL_UART_MspInit+0x168>)
 800164e:	4a32      	ldr	r2, [pc, #200]	@ (8001718 <HAL_UART_MspInit+0x16c>)
 8001650:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001652:	4b30      	ldr	r3, [pc, #192]	@ (8001714 <HAL_UART_MspInit+0x168>)
 8001654:	221b      	movs	r2, #27
 8001656:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001658:	4b2e      	ldr	r3, [pc, #184]	@ (8001714 <HAL_UART_MspInit+0x168>)
 800165a:	2210      	movs	r2, #16
 800165c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800165e:	4b2d      	ldr	r3, [pc, #180]	@ (8001714 <HAL_UART_MspInit+0x168>)
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001664:	4b2b      	ldr	r3, [pc, #172]	@ (8001714 <HAL_UART_MspInit+0x168>)
 8001666:	2280      	movs	r2, #128	@ 0x80
 8001668:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800166a:	4b2a      	ldr	r3, [pc, #168]	@ (8001714 <HAL_UART_MspInit+0x168>)
 800166c:	2200      	movs	r2, #0
 800166e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001670:	4b28      	ldr	r3, [pc, #160]	@ (8001714 <HAL_UART_MspInit+0x168>)
 8001672:	2200      	movs	r2, #0
 8001674:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001676:	4b27      	ldr	r3, [pc, #156]	@ (8001714 <HAL_UART_MspInit+0x168>)
 8001678:	2200      	movs	r2, #0
 800167a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800167c:	4b25      	ldr	r3, [pc, #148]	@ (8001714 <HAL_UART_MspInit+0x168>)
 800167e:	2200      	movs	r2, #0
 8001680:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001682:	4824      	ldr	r0, [pc, #144]	@ (8001714 <HAL_UART_MspInit+0x168>)
 8001684:	f000 fa74 	bl	8001b70 <HAL_DMA_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800168e:	f7ff ff21 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a1f      	ldr	r2, [pc, #124]	@ (8001714 <HAL_UART_MspInit+0x168>)
 8001696:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001698:	4a1e      	ldr	r2, [pc, #120]	@ (8001714 <HAL_UART_MspInit+0x168>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 800169e:	4b1f      	ldr	r3, [pc, #124]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001720 <HAL_UART_MspInit+0x174>)
 80016a2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016a6:	221a      	movs	r2, #26
 80016a8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b0:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016b6:	4b19      	ldr	r3, [pc, #100]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016b8:	2280      	movs	r2, #128	@ 0x80
 80016ba:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016bc:	4b17      	ldr	r3, [pc, #92]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016be:	2200      	movs	r2, #0
 80016c0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016c2:	4b16      	ldr	r3, [pc, #88]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80016c8:	4b14      	ldr	r3, [pc, #80]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016ce:	4b13      	ldr	r3, [pc, #76]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80016d4:	4811      	ldr	r0, [pc, #68]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016d6:	f000 fa4b 	bl	8001b70 <HAL_DMA_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 80016e0:	f7ff fef8 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4a0d      	ldr	r2, [pc, #52]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80016ec:	4a0b      	ldr	r2, [pc, #44]	@ (800171c <HAL_UART_MspInit+0x170>)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2100      	movs	r1, #0
 80016f6:	2026      	movs	r0, #38	@ 0x26
 80016f8:	f000 fa05 	bl	8001b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016fc:	2026      	movs	r0, #38	@ 0x26
 80016fe:	f000 fa1c 	bl	8001b3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001702:	bf00      	nop
 8001704:	3778      	adds	r7, #120	@ 0x78
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40004400 	.word	0x40004400
 8001710:	40021000 	.word	0x40021000
 8001714:	200004f8 	.word	0x200004f8
 8001718:	40020008 	.word	0x40020008
 800171c:	20000558 	.word	0x20000558
 8001720:	4002001c 	.word	0x4002001c

08001724 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <NMI_Handler+0x4>

0800172c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <HardFault_Handler+0x4>

08001734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <MemManage_Handler+0x4>

0800173c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <BusFault_Handler+0x4>

08001744 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <UsageFault_Handler+0x4>

0800174c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800177a:	f000 f8cb 	bl	8001914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
	...

08001784 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <DMA1_Channel1_IRQHandler+0x10>)
 800178a:	f000 fbd4 	bl	8001f36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200004f8 	.word	0x200004f8

08001798 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800179c:	4802      	ldr	r0, [pc, #8]	@ (80017a8 <DMA1_Channel2_IRQHandler+0x10>)
 800179e:	f000 fbca 	bl	8001f36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000558 	.word	0x20000558

080017ac <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80017b0:	4802      	ldr	r0, [pc, #8]	@ (80017bc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80017b2:	f002 f8cf 	bl	8003954 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000360 	.word	0x20000360

080017c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017c4:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <TIM3_IRQHandler+0x10>)
 80017c6:	f002 f8c5 	bl	8003954 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000294 	.word	0x20000294

080017d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <USART2_IRQHandler+0x10>)
 80017da:	f003 f9bd 	bl	8004b58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	2000042c 	.word	0x2000042c

080017e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80017ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80017f0:	f000 fe8a 	bl	8002508 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017fc:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <SystemInit+0x20>)
 80017fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001802:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <SystemInit+0x20>)
 8001804:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001808:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800181c:	480d      	ldr	r0, [pc, #52]	@ (8001854 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800181e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001820:	f7ff ffea 	bl	80017f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001824:	480c      	ldr	r0, [pc, #48]	@ (8001858 <LoopForever+0x6>)
  ldr r1, =_edata
 8001826:	490d      	ldr	r1, [pc, #52]	@ (800185c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <LoopForever+0xe>)
  movs r3, #0
 800182a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800182c:	e002      	b.n	8001834 <LoopCopyDataInit>

0800182e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800182e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001832:	3304      	adds	r3, #4

08001834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001838:	d3f9      	bcc.n	800182e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800183a:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <LoopForever+0x12>)
  ldr r4, =_ebss
 800183c:	4c0a      	ldr	r4, [pc, #40]	@ (8001868 <LoopForever+0x16>)
  movs r3, #0
 800183e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001840:	e001      	b.n	8001846 <LoopFillZerobss>

08001842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001844:	3204      	adds	r2, #4

08001846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001848:	d3fb      	bcc.n	8001842 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800184a:	f004 fe9b 	bl	8006584 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800184e:	f7ff f98f 	bl	8000b70 <main>

08001852 <LoopForever>:

LoopForever:
    b LoopForever
 8001852:	e7fe      	b.n	8001852 <LoopForever>
  ldr   r0, =_estack
 8001854:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800185c:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 8001860:	080066b4 	.word	0x080066b4
  ldr r2, =_sbss
 8001864:	20000274 	.word	0x20000274
  ldr r4, =_ebss
 8001868:	20000c44 	.word	0x20000c44

0800186c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800186c:	e7fe      	b.n	800186c <ADC1_2_IRQHandler>

0800186e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001874:	2300      	movs	r3, #0
 8001876:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001878:	2003      	movs	r0, #3
 800187a:	f000 f939 	bl	8001af0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800187e:	2000      	movs	r0, #0
 8001880:	f000 f80e 	bl	80018a0 <HAL_InitTick>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d002      	beq.n	8001890 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	71fb      	strb	r3, [r7, #7]
 800188e:	e001      	b.n	8001894 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001890:	f7ff fe26 	bl	80014e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001894:	79fb      	ldrb	r3, [r7, #7]

}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018a8:	2300      	movs	r3, #0
 80018aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80018ac:	4b16      	ldr	r3, [pc, #88]	@ (8001908 <HAL_InitTick+0x68>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d022      	beq.n	80018fa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80018b4:	4b15      	ldr	r3, [pc, #84]	@ (800190c <HAL_InitTick+0x6c>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4b13      	ldr	r3, [pc, #76]	@ (8001908 <HAL_InitTick+0x68>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80018c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c8:	4618      	mov	r0, r3
 80018ca:	f000 f944 	bl	8001b56 <HAL_SYSTICK_Config>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d10f      	bne.n	80018f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b0f      	cmp	r3, #15
 80018d8:	d809      	bhi.n	80018ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018da:	2200      	movs	r2, #0
 80018dc:	6879      	ldr	r1, [r7, #4]
 80018de:	f04f 30ff 	mov.w	r0, #4294967295
 80018e2:	f000 f910 	bl	8001b06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001910 <HAL_InitTick+0x70>)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6013      	str	r3, [r2, #0]
 80018ec:	e007      	b.n	80018fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	73fb      	strb	r3, [r7, #15]
 80018f2:	e004      	b.n	80018fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	73fb      	strb	r3, [r7, #15]
 80018f8:	e001      	b.n	80018fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000270 	.word	0x20000270
 800190c:	20000268 	.word	0x20000268
 8001910:	2000026c 	.word	0x2000026c

08001914 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001918:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <HAL_IncTick+0x1c>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <HAL_IncTick+0x20>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4413      	add	r3, r2
 8001922:	4a03      	ldr	r2, [pc, #12]	@ (8001930 <HAL_IncTick+0x1c>)
 8001924:	6013      	str	r3, [r2, #0]
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	20000c40 	.word	0x20000c40
 8001934:	20000270 	.word	0x20000270

08001938 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return uwTick;
 800193c:	4b03      	ldr	r3, [pc, #12]	@ (800194c <HAL_GetTick+0x14>)
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	4618      	mov	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	20000c40 	.word	0x20000c40

08001950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001960:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <__NVIC_SetPriorityGrouping+0x44>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800196c:	4013      	ands	r3, r2
 800196e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001978:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800197c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001982:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <__NVIC_SetPriorityGrouping+0x44>)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	60d3      	str	r3, [r2, #12]
}
 8001988:	bf00      	nop
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800199c:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <__NVIC_GetPriorityGrouping+0x18>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	0a1b      	lsrs	r3, r3, #8
 80019a2:	f003 0307 	and.w	r3, r3, #7
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	db0b      	blt.n	80019de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	f003 021f 	and.w	r2, r3, #31
 80019cc:	4907      	ldr	r1, [pc, #28]	@ (80019ec <__NVIC_EnableIRQ+0x38>)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	095b      	lsrs	r3, r3, #5
 80019d4:	2001      	movs	r0, #1
 80019d6:	fa00 f202 	lsl.w	r2, r0, r2
 80019da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	e000e100 	.word	0xe000e100

080019f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	6039      	str	r1, [r7, #0]
 80019fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	db0a      	blt.n	8001a1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	b2da      	uxtb	r2, r3
 8001a08:	490c      	ldr	r1, [pc, #48]	@ (8001a3c <__NVIC_SetPriority+0x4c>)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	0112      	lsls	r2, r2, #4
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	440b      	add	r3, r1
 8001a14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a18:	e00a      	b.n	8001a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	b2da      	uxtb	r2, r3
 8001a1e:	4908      	ldr	r1, [pc, #32]	@ (8001a40 <__NVIC_SetPriority+0x50>)
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	3b04      	subs	r3, #4
 8001a28:	0112      	lsls	r2, r2, #4
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	761a      	strb	r2, [r3, #24]
}
 8001a30:	bf00      	nop
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	e000e100 	.word	0xe000e100
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b089      	sub	sp, #36	@ 0x24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	f1c3 0307 	rsb	r3, r3, #7
 8001a5e:	2b04      	cmp	r3, #4
 8001a60:	bf28      	it	cs
 8001a62:	2304      	movcs	r3, #4
 8001a64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	3304      	adds	r3, #4
 8001a6a:	2b06      	cmp	r3, #6
 8001a6c:	d902      	bls.n	8001a74 <NVIC_EncodePriority+0x30>
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3b03      	subs	r3, #3
 8001a72:	e000      	b.n	8001a76 <NVIC_EncodePriority+0x32>
 8001a74:	2300      	movs	r3, #0
 8001a76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a78:	f04f 32ff 	mov.w	r2, #4294967295
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43da      	mvns	r2, r3
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	401a      	ands	r2, r3
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	43d9      	mvns	r1, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a9c:	4313      	orrs	r3, r2
         );
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3724      	adds	r7, #36	@ 0x24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
	...

08001aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001abc:	d301      	bcc.n	8001ac2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e00f      	b.n	8001ae2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <SysTick_Config+0x40>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aca:	210f      	movs	r1, #15
 8001acc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad0:	f7ff ff8e 	bl	80019f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad4:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <SysTick_Config+0x40>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ada:	4b04      	ldr	r3, [pc, #16]	@ (8001aec <SysTick_Config+0x40>)
 8001adc:	2207      	movs	r2, #7
 8001ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	e000e010 	.word	0xe000e010

08001af0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff ff29 	bl	8001950 <__NVIC_SetPriorityGrouping>
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b086      	sub	sp, #24
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
 8001b12:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b14:	f7ff ff40 	bl	8001998 <__NVIC_GetPriorityGrouping>
 8001b18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	6978      	ldr	r0, [r7, #20]
 8001b20:	f7ff ff90 	bl	8001a44 <NVIC_EncodePriority>
 8001b24:	4602      	mov	r2, r0
 8001b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ff5f 	bl	80019f0 <__NVIC_SetPriority>
}
 8001b32:	bf00      	nop
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	4603      	mov	r3, r0
 8001b42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff33 	bl	80019b4 <__NVIC_EnableIRQ>
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff ffa4 	bl	8001aac <SysTick_Config>
 8001b64:	4603      	mov	r3, r0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e08d      	b.n	8001c9e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	4b47      	ldr	r3, [pc, #284]	@ (8001ca8 <HAL_DMA_Init+0x138>)
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d80f      	bhi.n	8001bae <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b45      	ldr	r3, [pc, #276]	@ (8001cac <HAL_DMA_Init+0x13c>)
 8001b96:	4413      	add	r3, r2
 8001b98:	4a45      	ldr	r2, [pc, #276]	@ (8001cb0 <HAL_DMA_Init+0x140>)
 8001b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9e:	091b      	lsrs	r3, r3, #4
 8001ba0:	009a      	lsls	r2, r3, #2
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a42      	ldr	r2, [pc, #264]	@ (8001cb4 <HAL_DMA_Init+0x144>)
 8001baa:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bac:	e00e      	b.n	8001bcc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	4b40      	ldr	r3, [pc, #256]	@ (8001cb8 <HAL_DMA_Init+0x148>)
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a3d      	ldr	r2, [pc, #244]	@ (8001cb0 <HAL_DMA_Init+0x140>)
 8001bba:	fba2 2303 	umull	r2, r3, r2, r3
 8001bbe:	091b      	lsrs	r3, r3, #4
 8001bc0:	009a      	lsls	r2, r3, #2
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a3c      	ldr	r2, [pc, #240]	@ (8001cbc <HAL_DMA_Init+0x14c>)
 8001bca:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2202      	movs	r2, #2
 8001bd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001be6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001bf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 fa76 	bl	8002110 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c2c:	d102      	bne.n	8001c34 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c48:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d010      	beq.n	8001c74 <HAL_DMA_Init+0x104>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	d80c      	bhi.n	8001c74 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 fa96 	bl	800218c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	e008      	b.n	8001c86 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40020407 	.word	0x40020407
 8001cac:	bffdfff8 	.word	0xbffdfff8
 8001cb0:	cccccccd 	.word	0xcccccccd
 8001cb4:	40020000 	.word	0x40020000
 8001cb8:	bffdfbf8 	.word	0xbffdfbf8
 8001cbc:	40020400 	.word	0x40020400

08001cc0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
 8001ccc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d101      	bne.n	8001ce0 <HAL_DMA_Start_IT+0x20>
 8001cdc:	2302      	movs	r3, #2
 8001cde:	e066      	b.n	8001dae <HAL_DMA_Start_IT+0xee>
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d155      	bne.n	8001da0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0201 	bic.w	r2, r2, #1
 8001d10:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	68b9      	ldr	r1, [r7, #8]
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f000 f9bb 	bl	8002094 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d008      	beq.n	8001d38 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f042 020e 	orr.w	r2, r2, #14
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	e00f      	b.n	8001d58 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 0204 	bic.w	r2, r2, #4
 8001d46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 020a 	orr.w	r2, r2, #10
 8001d56:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d007      	beq.n	8001d76 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d74:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d007      	beq.n	8001d8e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d8c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f042 0201 	orr.w	r2, r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	e005      	b.n	8001dac <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001da8:	2302      	movs	r3, #2
 8001daa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b085      	sub	sp, #20
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d005      	beq.n	8001dda <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2204      	movs	r2, #4
 8001dd2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	73fb      	strb	r3, [r7, #15]
 8001dd8:	e037      	b.n	8001e4a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f022 020e 	bic.w	r2, r2, #14
 8001de8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001df4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001df8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f022 0201 	bic.w	r2, r2, #1
 8001e08:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	f003 021f 	and.w	r2, r3, #31
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e16:	2101      	movs	r1, #1
 8001e18:	fa01 f202 	lsl.w	r2, r1, r2
 8001e1c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e26:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00c      	beq.n	8001e4a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e3e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e48:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d00d      	beq.n	8001e9c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2204      	movs	r2, #4
 8001e84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	73fb      	strb	r3, [r7, #15]
 8001e9a:	e047      	b.n	8001f2c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 020e 	bic.w	r2, r2, #14
 8001eaa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f022 0201 	bic.w	r2, r2, #1
 8001eba:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001eca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed0:	f003 021f 	and.w	r2, r3, #31
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed8:	2101      	movs	r1, #1
 8001eda:	fa01 f202 	lsl.w	r2, r1, r2
 8001ede:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ee8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00c      	beq.n	8001f0c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001efc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f00:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f0a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	4798      	blx	r3
    }
  }
  return status;
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b084      	sub	sp, #16
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f52:	f003 031f 	and.w	r3, r3, #31
 8001f56:	2204      	movs	r2, #4
 8001f58:	409a      	lsls	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d026      	beq.n	8001fb0 <HAL_DMA_IRQHandler+0x7a>
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d021      	beq.n	8001fb0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0320 	and.w	r3, r3, #32
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d107      	bne.n	8001f8a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f022 0204 	bic.w	r2, r2, #4
 8001f88:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	f003 021f 	and.w	r2, r3, #31
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	2104      	movs	r1, #4
 8001f98:	fa01 f202 	lsl.w	r2, r1, r2
 8001f9c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d071      	beq.n	800208a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001fae:	e06c      	b.n	800208a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb4:	f003 031f 	and.w	r3, r3, #31
 8001fb8:	2202      	movs	r2, #2
 8001fba:	409a      	lsls	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d02e      	beq.n	8002022 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d029      	beq.n	8002022 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0320 	and.w	r3, r3, #32
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10b      	bne.n	8001ff4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 020a 	bic.w	r2, r2, #10
 8001fea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff8:	f003 021f 	and.w	r2, r3, #31
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002000:	2102      	movs	r1, #2
 8002002:	fa01 f202 	lsl.w	r2, r1, r2
 8002006:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002014:	2b00      	cmp	r3, #0
 8002016:	d038      	beq.n	800208a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002020:	e033      	b.n	800208a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002026:	f003 031f 	and.w	r3, r3, #31
 800202a:	2208      	movs	r2, #8
 800202c:	409a      	lsls	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	4013      	ands	r3, r2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d02a      	beq.n	800208c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	2b00      	cmp	r3, #0
 800203e:	d025      	beq.n	800208c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 020e 	bic.w	r2, r2, #14
 800204e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002054:	f003 021f 	and.w	r2, r3, #31
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205c:	2101      	movs	r1, #1
 800205e:	fa01 f202 	lsl.w	r2, r1, r2
 8002062:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800207e:	2b00      	cmp	r3, #0
 8002080:	d004      	beq.n	800208c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800208a:	bf00      	nop
 800208c:	bf00      	nop
}
 800208e:	3710      	adds	r7, #16
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80020aa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d004      	beq.n	80020be <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80020bc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c2:	f003 021f 	and.w	r2, r3, #31
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	2101      	movs	r1, #1
 80020cc:	fa01 f202 	lsl.w	r2, r1, r2
 80020d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	2b10      	cmp	r3, #16
 80020e0:	d108      	bne.n	80020f4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020f2:	e007      	b.n	8002104 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68ba      	ldr	r2, [r7, #8]
 80020fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	60da      	str	r2, [r3, #12]
}
 8002104:	bf00      	nop
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	461a      	mov	r2, r3
 800211e:	4b16      	ldr	r3, [pc, #88]	@ (8002178 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002120:	429a      	cmp	r2, r3
 8002122:	d802      	bhi.n	800212a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002124:	4b15      	ldr	r3, [pc, #84]	@ (800217c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002126:	617b      	str	r3, [r7, #20]
 8002128:	e001      	b.n	800212e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800212c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	b2db      	uxtb	r3, r3
 8002138:	3b08      	subs	r3, #8
 800213a:	4a12      	ldr	r2, [pc, #72]	@ (8002184 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800213c:	fba2 2303 	umull	r2, r3, r2, r3
 8002140:	091b      	lsrs	r3, r3, #4
 8002142:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002148:	089b      	lsrs	r3, r3, #2
 800214a:	009a      	lsls	r2, r3, #2
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	4413      	add	r3, r2
 8002150:	461a      	mov	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a0b      	ldr	r2, [pc, #44]	@ (8002188 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800215a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f003 031f 	and.w	r3, r3, #31
 8002162:	2201      	movs	r2, #1
 8002164:	409a      	lsls	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800216a:	bf00      	nop
 800216c:	371c      	adds	r7, #28
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	40020407 	.word	0x40020407
 800217c:	40020800 	.word	0x40020800
 8002180:	40020820 	.word	0x40020820
 8002184:	cccccccd 	.word	0xcccccccd
 8002188:	40020880 	.word	0x40020880

0800218c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80021a0:	4413      	add	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	461a      	mov	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a08      	ldr	r2, [pc, #32]	@ (80021d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80021ae:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	f003 031f 	and.w	r3, r3, #31
 80021b8:	2201      	movs	r2, #1
 80021ba:	409a      	lsls	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80021c0:	bf00      	nop
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	1000823f 	.word	0x1000823f
 80021d0:	40020940 	.word	0x40020940

080021d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021e2:	e15a      	b.n	800249a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	2101      	movs	r1, #1
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	fa01 f303 	lsl.w	r3, r1, r3
 80021f0:	4013      	ands	r3, r2
 80021f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 814c 	beq.w	8002494 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f003 0303 	and.w	r3, r3, #3
 8002204:	2b01      	cmp	r3, #1
 8002206:	d005      	beq.n	8002214 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002210:	2b02      	cmp	r3, #2
 8002212:	d130      	bne.n	8002276 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	2203      	movs	r2, #3
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4013      	ands	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4313      	orrs	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800224a:	2201      	movs	r2, #1
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	091b      	lsrs	r3, r3, #4
 8002260:	f003 0201 	and.w	r2, r3, #1
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 0303 	and.w	r3, r3, #3
 800227e:	2b03      	cmp	r3, #3
 8002280:	d017      	beq.n	80022b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	2203      	movs	r2, #3
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	4013      	ands	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d123      	bne.n	8002306 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	08da      	lsrs	r2, r3, #3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	3208      	adds	r2, #8
 80022c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	220f      	movs	r2, #15
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4013      	ands	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	691a      	ldr	r2, [r3, #16]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	08da      	lsrs	r2, r3, #3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3208      	adds	r2, #8
 8002300:	6939      	ldr	r1, [r7, #16]
 8002302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	2203      	movs	r2, #3
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43db      	mvns	r3, r3
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	4013      	ands	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f003 0203 	and.w	r2, r3, #3
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	4313      	orrs	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002342:	2b00      	cmp	r3, #0
 8002344:	f000 80a6 	beq.w	8002494 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002348:	4b5b      	ldr	r3, [pc, #364]	@ (80024b8 <HAL_GPIO_Init+0x2e4>)
 800234a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234c:	4a5a      	ldr	r2, [pc, #360]	@ (80024b8 <HAL_GPIO_Init+0x2e4>)
 800234e:	f043 0301 	orr.w	r3, r3, #1
 8002352:	6613      	str	r3, [r2, #96]	@ 0x60
 8002354:	4b58      	ldr	r3, [pc, #352]	@ (80024b8 <HAL_GPIO_Init+0x2e4>)
 8002356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002360:	4a56      	ldr	r2, [pc, #344]	@ (80024bc <HAL_GPIO_Init+0x2e8>)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	089b      	lsrs	r3, r3, #2
 8002366:	3302      	adds	r3, #2
 8002368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800236c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	f003 0303 	and.w	r3, r3, #3
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	220f      	movs	r2, #15
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800238a:	d01f      	beq.n	80023cc <HAL_GPIO_Init+0x1f8>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a4c      	ldr	r2, [pc, #304]	@ (80024c0 <HAL_GPIO_Init+0x2ec>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d019      	beq.n	80023c8 <HAL_GPIO_Init+0x1f4>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a4b      	ldr	r2, [pc, #300]	@ (80024c4 <HAL_GPIO_Init+0x2f0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d013      	beq.n	80023c4 <HAL_GPIO_Init+0x1f0>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a4a      	ldr	r2, [pc, #296]	@ (80024c8 <HAL_GPIO_Init+0x2f4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d00d      	beq.n	80023c0 <HAL_GPIO_Init+0x1ec>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a49      	ldr	r2, [pc, #292]	@ (80024cc <HAL_GPIO_Init+0x2f8>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d007      	beq.n	80023bc <HAL_GPIO_Init+0x1e8>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a48      	ldr	r2, [pc, #288]	@ (80024d0 <HAL_GPIO_Init+0x2fc>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d101      	bne.n	80023b8 <HAL_GPIO_Init+0x1e4>
 80023b4:	2305      	movs	r3, #5
 80023b6:	e00a      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023b8:	2306      	movs	r3, #6
 80023ba:	e008      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023bc:	2304      	movs	r3, #4
 80023be:	e006      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023c0:	2303      	movs	r3, #3
 80023c2:	e004      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e002      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <HAL_GPIO_Init+0x1fa>
 80023cc:	2300      	movs	r3, #0
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	f002 0203 	and.w	r2, r2, #3
 80023d4:	0092      	lsls	r2, r2, #2
 80023d6:	4093      	lsls	r3, r2
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	4313      	orrs	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023de:	4937      	ldr	r1, [pc, #220]	@ (80024bc <HAL_GPIO_Init+0x2e8>)
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	089b      	lsrs	r3, r3, #2
 80023e4:	3302      	adds	r3, #2
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023ec:	4b39      	ldr	r3, [pc, #228]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	43db      	mvns	r3, r3
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4013      	ands	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002410:	4a30      	ldr	r2, [pc, #192]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002416:	4b2f      	ldr	r3, [pc, #188]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	43db      	mvns	r3, r3
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	4013      	ands	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4313      	orrs	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800243a:	4a26      	ldr	r2, [pc, #152]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002440:	4b24      	ldr	r3, [pc, #144]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	43db      	mvns	r3, r3
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4013      	ands	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	4313      	orrs	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002464:	4a1b      	ldr	r2, [pc, #108]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800246a:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	43db      	mvns	r3, r3
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800248e:	4a11      	ldr	r2, [pc, #68]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	3301      	adds	r3, #1
 8002498:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f47f ae9d 	bne.w	80021e4 <HAL_GPIO_Init+0x10>
  }
}
 80024aa:	bf00      	nop
 80024ac:	bf00      	nop
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	40021000 	.word	0x40021000
 80024bc:	40010000 	.word	0x40010000
 80024c0:	48000400 	.word	0x48000400
 80024c4:	48000800 	.word	0x48000800
 80024c8:	48000c00 	.word	0x48000c00
 80024cc:	48001000 	.word	0x48001000
 80024d0:	48001400 	.word	0x48001400
 80024d4:	40010400 	.word	0x40010400

080024d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	460b      	mov	r3, r1
 80024e2:	807b      	strh	r3, [r7, #2]
 80024e4:	4613      	mov	r3, r2
 80024e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024e8:	787b      	ldrb	r3, [r7, #1]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ee:	887a      	ldrh	r2, [r7, #2]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024f4:	e002      	b.n	80024fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024f6:	887a      	ldrh	r2, [r7, #2]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	88fb      	ldrh	r3, [r7, #6]
 8002518:	4013      	ands	r3, r2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d006      	beq.n	800252c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800251e:	4a05      	ldr	r2, [pc, #20]	@ (8002534 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002524:	88fb      	ldrh	r3, [r7, #6]
 8002526:	4618      	mov	r0, r3
 8002528:	f000 f806 	bl	8002538 <HAL_GPIO_EXTI_Callback>
  }
}
 800252c:	bf00      	nop
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40010400 	.word	0x40010400

08002538 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
	...

08002550 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d141      	bne.n	80025e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800255e:	4b4b      	ldr	r3, [pc, #300]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800256a:	d131      	bne.n	80025d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800256c:	4b47      	ldr	r3, [pc, #284]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800256e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002572:	4a46      	ldr	r2, [pc, #280]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002574:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002578:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800257c:	4b43      	ldr	r3, [pc, #268]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002584:	4a41      	ldr	r2, [pc, #260]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002586:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800258a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800258c:	4b40      	ldr	r3, [pc, #256]	@ (8002690 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2232      	movs	r2, #50	@ 0x32
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	4a3f      	ldr	r2, [pc, #252]	@ (8002694 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002598:	fba2 2303 	umull	r2, r3, r2, r3
 800259c:	0c9b      	lsrs	r3, r3, #18
 800259e:	3301      	adds	r3, #1
 80025a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025a2:	e002      	b.n	80025aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025aa:	4b38      	ldr	r3, [pc, #224]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b6:	d102      	bne.n	80025be <HAL_PWREx_ControlVoltageScaling+0x6e>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f2      	bne.n	80025a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025be:	4b33      	ldr	r3, [pc, #204]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ca:	d158      	bne.n	800267e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e057      	b.n	8002680 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025d0:	4b2e      	ldr	r3, [pc, #184]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025d6:	4a2d      	ldr	r2, [pc, #180]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80025e0:	e04d      	b.n	800267e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025e8:	d141      	bne.n	800266e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025ea:	4b28      	ldr	r3, [pc, #160]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025f6:	d131      	bne.n	800265c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025f8:	4b24      	ldr	r3, [pc, #144]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025fe:	4a23      	ldr	r2, [pc, #140]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002604:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002608:	4b20      	ldr	r3, [pc, #128]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002610:	4a1e      	ldr	r2, [pc, #120]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002612:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002616:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002618:	4b1d      	ldr	r3, [pc, #116]	@ (8002690 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2232      	movs	r2, #50	@ 0x32
 800261e:	fb02 f303 	mul.w	r3, r2, r3
 8002622:	4a1c      	ldr	r2, [pc, #112]	@ (8002694 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002624:	fba2 2303 	umull	r2, r3, r2, r3
 8002628:	0c9b      	lsrs	r3, r3, #18
 800262a:	3301      	adds	r3, #1
 800262c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800262e:	e002      	b.n	8002636 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3b01      	subs	r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002636:	4b15      	ldr	r3, [pc, #84]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800263e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002642:	d102      	bne.n	800264a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f2      	bne.n	8002630 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800264a:	4b10      	ldr	r3, [pc, #64]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002656:	d112      	bne.n	800267e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e011      	b.n	8002680 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800265c:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800265e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002668:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800266c:	e007      	b.n	800267e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800266e:	4b07      	ldr	r3, [pc, #28]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002676:	4a05      	ldr	r2, [pc, #20]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002678:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800267c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	40007000 	.word	0x40007000
 8002690:	20000268 	.word	0x20000268
 8002694:	431bde83 	.word	0x431bde83

08002698 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800269c:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	4a04      	ldr	r2, [pc, #16]	@ (80026b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026a6:	6093      	str	r3, [r2, #8]
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40007000 	.word	0x40007000

080026b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b088      	sub	sp, #32
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d101      	bne.n	80026ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e2fe      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d075      	beq.n	80027c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026d6:	4b97      	ldr	r3, [pc, #604]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 030c 	and.w	r3, r3, #12
 80026de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026e0:	4b94      	ldr	r3, [pc, #592]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	2b0c      	cmp	r3, #12
 80026ee:	d102      	bne.n	80026f6 <HAL_RCC_OscConfig+0x3e>
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	d002      	beq.n	80026fc <HAL_RCC_OscConfig+0x44>
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d10b      	bne.n	8002714 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026fc:	4b8d      	ldr	r3, [pc, #564]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d05b      	beq.n	80027c0 <HAL_RCC_OscConfig+0x108>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d157      	bne.n	80027c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e2d9      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800271c:	d106      	bne.n	800272c <HAL_RCC_OscConfig+0x74>
 800271e:	4b85      	ldr	r3, [pc, #532]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a84      	ldr	r2, [pc, #528]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002728:	6013      	str	r3, [r2, #0]
 800272a:	e01d      	b.n	8002768 <HAL_RCC_OscConfig+0xb0>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002734:	d10c      	bne.n	8002750 <HAL_RCC_OscConfig+0x98>
 8002736:	4b7f      	ldr	r3, [pc, #508]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a7e      	ldr	r2, [pc, #504]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800273c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002740:	6013      	str	r3, [r2, #0]
 8002742:	4b7c      	ldr	r3, [pc, #496]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a7b      	ldr	r2, [pc, #492]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	e00b      	b.n	8002768 <HAL_RCC_OscConfig+0xb0>
 8002750:	4b78      	ldr	r3, [pc, #480]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a77      	ldr	r2, [pc, #476]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002756:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	4b75      	ldr	r3, [pc, #468]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a74      	ldr	r2, [pc, #464]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002762:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d013      	beq.n	8002798 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002770:	f7ff f8e2 	bl	8001938 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002778:	f7ff f8de 	bl	8001938 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b64      	cmp	r3, #100	@ 0x64
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e29e      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800278a:	4b6a      	ldr	r3, [pc, #424]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f0      	beq.n	8002778 <HAL_RCC_OscConfig+0xc0>
 8002796:	e014      	b.n	80027c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002798:	f7ff f8ce 	bl	8001938 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a0:	f7ff f8ca 	bl	8001938 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b64      	cmp	r3, #100	@ 0x64
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e28a      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027b2:	4b60      	ldr	r3, [pc, #384]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1f0      	bne.n	80027a0 <HAL_RCC_OscConfig+0xe8>
 80027be:	e000      	b.n	80027c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d075      	beq.n	80028ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027ce:	4b59      	ldr	r3, [pc, #356]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 030c 	and.w	r3, r3, #12
 80027d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027d8:	4b56      	ldr	r3, [pc, #344]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	2b0c      	cmp	r3, #12
 80027e6:	d102      	bne.n	80027ee <HAL_RCC_OscConfig+0x136>
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d002      	beq.n	80027f4 <HAL_RCC_OscConfig+0x13c>
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d11f      	bne.n	8002834 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027f4:	4b4f      	ldr	r3, [pc, #316]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d005      	beq.n	800280c <HAL_RCC_OscConfig+0x154>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e25d      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800280c:	4b49      	ldr	r3, [pc, #292]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	061b      	lsls	r3, r3, #24
 800281a:	4946      	ldr	r1, [pc, #280]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800281c:	4313      	orrs	r3, r2
 800281e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002820:	4b45      	ldr	r3, [pc, #276]	@ (8002938 <HAL_RCC_OscConfig+0x280>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff f83b 	bl	80018a0 <HAL_InitTick>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d043      	beq.n	80028b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e249      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d023      	beq.n	8002884 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800283c:	4b3d      	ldr	r3, [pc, #244]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a3c      	ldr	r2, [pc, #240]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002848:	f7ff f876 	bl	8001938 <HAL_GetTick>
 800284c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002850:	f7ff f872 	bl	8001938 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e232      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002862:	4b34      	ldr	r3, [pc, #208]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286a:	2b00      	cmp	r3, #0
 800286c:	d0f0      	beq.n	8002850 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800286e:	4b31      	ldr	r3, [pc, #196]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	061b      	lsls	r3, r3, #24
 800287c:	492d      	ldr	r1, [pc, #180]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800287e:	4313      	orrs	r3, r2
 8002880:	604b      	str	r3, [r1, #4]
 8002882:	e01a      	b.n	80028ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002884:	4b2b      	ldr	r3, [pc, #172]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a2a      	ldr	r2, [pc, #168]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800288a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800288e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002890:	f7ff f852 	bl	8001938 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002898:	f7ff f84e 	bl	8001938 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e20e      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028aa:	4b22      	ldr	r3, [pc, #136]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x1e0>
 80028b6:	e000      	b.n	80028ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0308 	and.w	r3, r3, #8
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d041      	beq.n	800294a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d01c      	beq.n	8002908 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ce:	4b19      	ldr	r3, [pc, #100]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80028d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028d4:	4a17      	ldr	r2, [pc, #92]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80028d6:	f043 0301 	orr.w	r3, r3, #1
 80028da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028de:	f7ff f82b 	bl	8001938 <HAL_GetTick>
 80028e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028e4:	e008      	b.n	80028f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e6:	f7ff f827 	bl	8001938 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e1e7      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 80028fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0ef      	beq.n	80028e6 <HAL_RCC_OscConfig+0x22e>
 8002906:	e020      	b.n	800294a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002908:	4b0a      	ldr	r3, [pc, #40]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 800290a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800290e:	4a09      	ldr	r2, [pc, #36]	@ (8002934 <HAL_RCC_OscConfig+0x27c>)
 8002910:	f023 0301 	bic.w	r3, r3, #1
 8002914:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002918:	f7ff f80e 	bl	8001938 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800291e:	e00d      	b.n	800293c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002920:	f7ff f80a 	bl	8001938 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d906      	bls.n	800293c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e1ca      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000
 8002938:	2000026c 	.word	0x2000026c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800293c:	4b8c      	ldr	r3, [pc, #560]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 800293e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1ea      	bne.n	8002920 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 80a6 	beq.w	8002aa4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002958:	2300      	movs	r3, #0
 800295a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800295c:	4b84      	ldr	r3, [pc, #528]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 800295e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d101      	bne.n	800296c <HAL_RCC_OscConfig+0x2b4>
 8002968:	2301      	movs	r3, #1
 800296a:	e000      	b.n	800296e <HAL_RCC_OscConfig+0x2b6>
 800296c:	2300      	movs	r3, #0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00d      	beq.n	800298e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002972:	4b7f      	ldr	r3, [pc, #508]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002976:	4a7e      	ldr	r2, [pc, #504]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800297c:	6593      	str	r3, [r2, #88]	@ 0x58
 800297e:	4b7c      	ldr	r3, [pc, #496]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800298a:	2301      	movs	r3, #1
 800298c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800298e:	4b79      	ldr	r3, [pc, #484]	@ (8002b74 <HAL_RCC_OscConfig+0x4bc>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002996:	2b00      	cmp	r3, #0
 8002998:	d118      	bne.n	80029cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800299a:	4b76      	ldr	r3, [pc, #472]	@ (8002b74 <HAL_RCC_OscConfig+0x4bc>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a75      	ldr	r2, [pc, #468]	@ (8002b74 <HAL_RCC_OscConfig+0x4bc>)
 80029a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029a6:	f7fe ffc7 	bl	8001938 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ae:	f7fe ffc3 	bl	8001938 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e183      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c0:	4b6c      	ldr	r3, [pc, #432]	@ (8002b74 <HAL_RCC_OscConfig+0x4bc>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d108      	bne.n	80029e6 <HAL_RCC_OscConfig+0x32e>
 80029d4:	4b66      	ldr	r3, [pc, #408]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 80029d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029da:	4a65      	ldr	r2, [pc, #404]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029e4:	e024      	b.n	8002a30 <HAL_RCC_OscConfig+0x378>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2b05      	cmp	r3, #5
 80029ec:	d110      	bne.n	8002a10 <HAL_RCC_OscConfig+0x358>
 80029ee:	4b60      	ldr	r3, [pc, #384]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 80029f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f4:	4a5e      	ldr	r2, [pc, #376]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 80029f6:	f043 0304 	orr.w	r3, r3, #4
 80029fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029fe:	4b5c      	ldr	r3, [pc, #368]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a04:	4a5a      	ldr	r2, [pc, #360]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a06:	f043 0301 	orr.w	r3, r3, #1
 8002a0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a0e:	e00f      	b.n	8002a30 <HAL_RCC_OscConfig+0x378>
 8002a10:	4b57      	ldr	r3, [pc, #348]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a16:	4a56      	ldr	r2, [pc, #344]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a18:	f023 0301 	bic.w	r3, r3, #1
 8002a1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a20:	4b53      	ldr	r3, [pc, #332]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a26:	4a52      	ldr	r2, [pc, #328]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a28:	f023 0304 	bic.w	r3, r3, #4
 8002a2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d016      	beq.n	8002a66 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a38:	f7fe ff7e 	bl	8001938 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a3e:	e00a      	b.n	8002a56 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a40:	f7fe ff7a 	bl	8001938 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e138      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a56:	4b46      	ldr	r3, [pc, #280]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0ed      	beq.n	8002a40 <HAL_RCC_OscConfig+0x388>
 8002a64:	e015      	b.n	8002a92 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a66:	f7fe ff67 	bl	8001938 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a6c:	e00a      	b.n	8002a84 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6e:	f7fe ff63 	bl	8001938 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e121      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a84:	4b3a      	ldr	r3, [pc, #232]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1ed      	bne.n	8002a6e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a92:	7ffb      	ldrb	r3, [r7, #31]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d105      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a98:	4b35      	ldr	r3, [pc, #212]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9c:	4a34      	ldr	r2, [pc, #208]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002a9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aa2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0320 	and.w	r3, r3, #32
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d03c      	beq.n	8002b2a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01c      	beq.n	8002af2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002aba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002abe:	4a2c      	ldr	r2, [pc, #176]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002ac0:	f043 0301 	orr.w	r3, r3, #1
 8002ac4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac8:	f7fe ff36 	bl	8001938 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ad0:	f7fe ff32 	bl	8001938 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e0f2      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ae2:	4b23      	ldr	r3, [pc, #140]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002ae4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0ef      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x418>
 8002af0:	e01b      	b.n	8002b2a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002af2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002af4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002af8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002afa:	f023 0301 	bic.w	r3, r3, #1
 8002afe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b02:	f7fe ff19 	bl	8001938 <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b0a:	f7fe ff15 	bl	8001938 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e0d5      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b1c:	4b14      	ldr	r3, [pc, #80]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002b1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1ef      	bne.n	8002b0a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 80c9 	beq.w	8002cc6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b34:	4b0e      	ldr	r3, [pc, #56]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 030c 	and.w	r3, r3, #12
 8002b3c:	2b0c      	cmp	r3, #12
 8002b3e:	f000 8083 	beq.w	8002c48 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d15e      	bne.n	8002c08 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4a:	4b09      	ldr	r3, [pc, #36]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a08      	ldr	r2, [pc, #32]	@ (8002b70 <HAL_RCC_OscConfig+0x4b8>)
 8002b50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b56:	f7fe feef 	bl	8001938 <HAL_GetTick>
 8002b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b5c:	e00c      	b.n	8002b78 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5e:	f7fe feeb 	bl	8001938 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d905      	bls.n	8002b78 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e0ab      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
 8002b70:	40021000 	.word	0x40021000
 8002b74:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b78:	4b55      	ldr	r3, [pc, #340]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1ec      	bne.n	8002b5e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b84:	4b52      	ldr	r3, [pc, #328]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	4b52      	ldr	r3, [pc, #328]	@ (8002cd4 <HAL_RCC_OscConfig+0x61c>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6a11      	ldr	r1, [r2, #32]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b94:	3a01      	subs	r2, #1
 8002b96:	0112      	lsls	r2, r2, #4
 8002b98:	4311      	orrs	r1, r2
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002b9e:	0212      	lsls	r2, r2, #8
 8002ba0:	4311      	orrs	r1, r2
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ba6:	0852      	lsrs	r2, r2, #1
 8002ba8:	3a01      	subs	r2, #1
 8002baa:	0552      	lsls	r2, r2, #21
 8002bac:	4311      	orrs	r1, r2
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002bb2:	0852      	lsrs	r2, r2, #1
 8002bb4:	3a01      	subs	r2, #1
 8002bb6:	0652      	lsls	r2, r2, #25
 8002bb8:	4311      	orrs	r1, r2
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002bbe:	06d2      	lsls	r2, r2, #27
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	4943      	ldr	r1, [pc, #268]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bc8:	4b41      	ldr	r3, [pc, #260]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a40      	ldr	r2, [pc, #256]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002bce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bd2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bd4:	4b3e      	ldr	r3, [pc, #248]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	4a3d      	ldr	r2, [pc, #244]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002bda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bde:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be0:	f7fe feaa 	bl	8001938 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be8:	f7fe fea6 	bl	8001938 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e066      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bfa:	4b35      	ldr	r3, [pc, #212]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d0f0      	beq.n	8002be8 <HAL_RCC_OscConfig+0x530>
 8002c06:	e05e      	b.n	8002cc6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c08:	4b31      	ldr	r3, [pc, #196]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a30      	ldr	r2, [pc, #192]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002c0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7fe fe90 	bl	8001938 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c1c:	f7fe fe8c 	bl	8001938 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e04c      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c2e:	4b28      	ldr	r3, [pc, #160]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c3a:	4b25      	ldr	r3, [pc, #148]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002c3c:	68da      	ldr	r2, [r3, #12]
 8002c3e:	4924      	ldr	r1, [pc, #144]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002c40:	4b25      	ldr	r3, [pc, #148]	@ (8002cd8 <HAL_RCC_OscConfig+0x620>)
 8002c42:	4013      	ands	r3, r2
 8002c44:	60cb      	str	r3, [r1, #12]
 8002c46:	e03e      	b.n	8002cc6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69db      	ldr	r3, [r3, #28]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e039      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c54:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd0 <HAL_RCC_OscConfig+0x618>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f003 0203 	and.w	r2, r3, #3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a1b      	ldr	r3, [r3, #32]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d12c      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	3b01      	subs	r3, #1
 8002c74:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d123      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c84:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d11b      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c94:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d113      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca4:	085b      	lsrs	r3, r3, #1
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d109      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cb8:	085b      	lsrs	r3, r3, #1
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d001      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3720      	adds	r7, #32
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	019f800c 	.word	0x019f800c
 8002cd8:	feeefffc 	.word	0xfeeefffc

08002cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e11e      	b.n	8002f32 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf4:	4b91      	ldr	r3, [pc, #580]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 030f 	and.w	r3, r3, #15
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d910      	bls.n	8002d24 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d02:	4b8e      	ldr	r3, [pc, #568]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f023 020f 	bic.w	r2, r3, #15
 8002d0a:	498c      	ldr	r1, [pc, #560]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d12:	4b8a      	ldr	r3, [pc, #552]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d001      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e106      	b.n	8002f32 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d073      	beq.n	8002e18 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b03      	cmp	r3, #3
 8002d36:	d129      	bne.n	8002d8c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d38:	4b81      	ldr	r3, [pc, #516]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0f4      	b.n	8002f32 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d48:	f000 f99e 	bl	8003088 <RCC_GetSysClockFreqFromPLLSource>
 8002d4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	4a7c      	ldr	r2, [pc, #496]	@ (8002f44 <HAL_RCC_ClockConfig+0x268>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d93f      	bls.n	8002dd6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d56:	4b7a      	ldr	r3, [pc, #488]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d009      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d033      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d12f      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d76:	4b72      	ldr	r3, [pc, #456]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d7e:	4a70      	ldr	r2, [pc, #448]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002d80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d84:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d86:	2380      	movs	r3, #128	@ 0x80
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	e024      	b.n	8002dd6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d107      	bne.n	8002da4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d94:	4b6a      	ldr	r3, [pc, #424]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d109      	bne.n	8002db4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e0c6      	b.n	8002f32 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002da4:	4b66      	ldr	r3, [pc, #408]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d101      	bne.n	8002db4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e0be      	b.n	8002f32 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002db4:	f000 f8ce 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8002db8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	4a61      	ldr	r2, [pc, #388]	@ (8002f44 <HAL_RCC_ClockConfig+0x268>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d909      	bls.n	8002dd6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002dc2:	4b5f      	ldr	r3, [pc, #380]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dca:	4a5d      	ldr	r2, [pc, #372]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002dcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dd0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002dd2:	2380      	movs	r3, #128	@ 0x80
 8002dd4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002dd6:	4b5a      	ldr	r3, [pc, #360]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f023 0203 	bic.w	r2, r3, #3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	4957      	ldr	r1, [pc, #348]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002de8:	f7fe fda6 	bl	8001938 <HAL_GetTick>
 8002dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df0:	f7fe fda2 	bl	8001938 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e095      	b.n	8002f32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e06:	4b4e      	ldr	r3, [pc, #312]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 020c 	and.w	r2, r3, #12
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d1eb      	bne.n	8002df0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d023      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e30:	4b43      	ldr	r3, [pc, #268]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	4a42      	ldr	r2, [pc, #264]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e3a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0308 	and.w	r3, r3, #8
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d007      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e48:	4b3d      	ldr	r3, [pc, #244]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e50:	4a3b      	ldr	r2, [pc, #236]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e58:	4b39      	ldr	r3, [pc, #228]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4936      	ldr	r1, [pc, #216]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	608b      	str	r3, [r1, #8]
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2b80      	cmp	r3, #128	@ 0x80
 8002e70:	d105      	bne.n	8002e7e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e72:	4b33      	ldr	r3, [pc, #204]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	4a32      	ldr	r2, [pc, #200]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002e78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e7c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 030f 	and.w	r3, r3, #15
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d21d      	bcs.n	8002ec8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e8c:	4b2b      	ldr	r3, [pc, #172]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f023 020f 	bic.w	r2, r3, #15
 8002e94:	4929      	ldr	r1, [pc, #164]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e9c:	f7fe fd4c 	bl	8001938 <HAL_GetTick>
 8002ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ea2:	e00a      	b.n	8002eba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea4:	f7fe fd48 	bl	8001938 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e03b      	b.n	8002f32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eba:	4b20      	ldr	r3, [pc, #128]	@ (8002f3c <HAL_RCC_ClockConfig+0x260>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d1ed      	bne.n	8002ea4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d008      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	4917      	ldr	r1, [pc, #92]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d009      	beq.n	8002f06 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ef2:	4b13      	ldr	r3, [pc, #76]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	490f      	ldr	r1, [pc, #60]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f06:	f000 f825 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f40 <HAL_RCC_ClockConfig+0x264>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	f003 030f 	and.w	r3, r3, #15
 8002f16:	490c      	ldr	r1, [pc, #48]	@ (8002f48 <HAL_RCC_ClockConfig+0x26c>)
 8002f18:	5ccb      	ldrb	r3, [r1, r3]
 8002f1a:	f003 031f 	and.w	r3, r3, #31
 8002f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f22:	4a0a      	ldr	r2, [pc, #40]	@ (8002f4c <HAL_RCC_ClockConfig+0x270>)
 8002f24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f26:	4b0a      	ldr	r3, [pc, #40]	@ (8002f50 <HAL_RCC_ClockConfig+0x274>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fe fcb8 	bl	80018a0 <HAL_InitTick>
 8002f30:	4603      	mov	r3, r0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3718      	adds	r7, #24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40022000 	.word	0x40022000
 8002f40:	40021000 	.word	0x40021000
 8002f44:	04c4b400 	.word	0x04c4b400
 8002f48:	08006664 	.word	0x08006664
 8002f4c:	20000268 	.word	0x20000268
 8002f50:	2000026c 	.word	0x2000026c

08002f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b087      	sub	sp, #28
 8002f58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f5a:	4b2c      	ldr	r3, [pc, #176]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	d102      	bne.n	8002f6c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f66:	4b2a      	ldr	r3, [pc, #168]	@ (8003010 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	e047      	b.n	8002ffc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f6c:	4b27      	ldr	r3, [pc, #156]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 030c 	and.w	r3, r3, #12
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d102      	bne.n	8002f7e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f78:	4b26      	ldr	r3, [pc, #152]	@ (8003014 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	e03e      	b.n	8002ffc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f7e:	4b23      	ldr	r3, [pc, #140]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 030c 	and.w	r3, r3, #12
 8002f86:	2b0c      	cmp	r3, #12
 8002f88:	d136      	bne.n	8002ff8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f8a:	4b20      	ldr	r3, [pc, #128]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f94:	4b1d      	ldr	r3, [pc, #116]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	091b      	lsrs	r3, r3, #4
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	d10c      	bne.n	8002fc2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fa8:	4a1a      	ldr	r2, [pc, #104]	@ (8003014 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb0:	4a16      	ldr	r2, [pc, #88]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fb2:	68d2      	ldr	r2, [r2, #12]
 8002fb4:	0a12      	lsrs	r2, r2, #8
 8002fb6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fba:	fb02 f303 	mul.w	r3, r2, r3
 8002fbe:	617b      	str	r3, [r7, #20]
      break;
 8002fc0:	e00c      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fc2:	4a13      	ldr	r2, [pc, #76]	@ (8003010 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fca:	4a10      	ldr	r2, [pc, #64]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fcc:	68d2      	ldr	r2, [r2, #12]
 8002fce:	0a12      	lsrs	r2, r2, #8
 8002fd0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fd4:	fb02 f303 	mul.w	r3, r2, r3
 8002fd8:	617b      	str	r3, [r7, #20]
      break;
 8002fda:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800300c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	0e5b      	lsrs	r3, r3, #25
 8002fe2:	f003 0303 	and.w	r3, r3, #3
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	e001      	b.n	8002ffc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ffc:	693b      	ldr	r3, [r7, #16]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	371c      	adds	r7, #28
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	40021000 	.word	0x40021000
 8003010:	00f42400 	.word	0x00f42400
 8003014:	016e3600 	.word	0x016e3600

08003018 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800301c:	4b03      	ldr	r3, [pc, #12]	@ (800302c <HAL_RCC_GetHCLKFreq+0x14>)
 800301e:	681b      	ldr	r3, [r3, #0]
}
 8003020:	4618      	mov	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	20000268 	.word	0x20000268

08003030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003034:	f7ff fff0 	bl	8003018 <HAL_RCC_GetHCLKFreq>
 8003038:	4602      	mov	r2, r0
 800303a:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <HAL_RCC_GetPCLK1Freq+0x24>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	0a1b      	lsrs	r3, r3, #8
 8003040:	f003 0307 	and.w	r3, r3, #7
 8003044:	4904      	ldr	r1, [pc, #16]	@ (8003058 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003046:	5ccb      	ldrb	r3, [r1, r3]
 8003048:	f003 031f 	and.w	r3, r3, #31
 800304c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003050:	4618      	mov	r0, r3
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40021000 	.word	0x40021000
 8003058:	08006674 	.word	0x08006674

0800305c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003060:	f7ff ffda 	bl	8003018 <HAL_RCC_GetHCLKFreq>
 8003064:	4602      	mov	r2, r0
 8003066:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	0adb      	lsrs	r3, r3, #11
 800306c:	f003 0307 	and.w	r3, r3, #7
 8003070:	4904      	ldr	r1, [pc, #16]	@ (8003084 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003072:	5ccb      	ldrb	r3, [r1, r3]
 8003074:	f003 031f 	and.w	r3, r3, #31
 8003078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800307c:	4618      	mov	r0, r3
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40021000 	.word	0x40021000
 8003084:	08006674 	.word	0x08006674

08003088 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003088:	b480      	push	{r7}
 800308a:	b087      	sub	sp, #28
 800308c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800308e:	4b1e      	ldr	r3, [pc, #120]	@ (8003108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	f003 0303 	and.w	r3, r3, #3
 8003096:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003098:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	091b      	lsrs	r3, r3, #4
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	3301      	adds	r3, #1
 80030a4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	2b03      	cmp	r3, #3
 80030aa:	d10c      	bne.n	80030c6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030ac:	4a17      	ldr	r2, [pc, #92]	@ (800310c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b4:	4a14      	ldr	r2, [pc, #80]	@ (8003108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030b6:	68d2      	ldr	r2, [r2, #12]
 80030b8:	0a12      	lsrs	r2, r2, #8
 80030ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030be:	fb02 f303 	mul.w	r3, r2, r3
 80030c2:	617b      	str	r3, [r7, #20]
    break;
 80030c4:	e00c      	b.n	80030e0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030c6:	4a12      	ldr	r2, [pc, #72]	@ (8003110 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ce:	4a0e      	ldr	r2, [pc, #56]	@ (8003108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030d0:	68d2      	ldr	r2, [r2, #12]
 80030d2:	0a12      	lsrs	r2, r2, #8
 80030d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030d8:	fb02 f303 	mul.w	r3, r2, r3
 80030dc:	617b      	str	r3, [r7, #20]
    break;
 80030de:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030e0:	4b09      	ldr	r3, [pc, #36]	@ (8003108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	0e5b      	lsrs	r3, r3, #25
 80030e6:	f003 0303 	and.w	r3, r3, #3
 80030ea:	3301      	adds	r3, #1
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80030fa:	687b      	ldr	r3, [r7, #4]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	371c      	adds	r7, #28
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	40021000 	.word	0x40021000
 800310c:	016e3600 	.word	0x016e3600
 8003110:	00f42400 	.word	0x00f42400

08003114 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800311c:	2300      	movs	r3, #0
 800311e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003120:	2300      	movs	r3, #0
 8003122:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 8098 	beq.w	8003262 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003132:	2300      	movs	r3, #0
 8003134:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003136:	4b43      	ldr	r3, [pc, #268]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10d      	bne.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003142:	4b40      	ldr	r3, [pc, #256]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003146:	4a3f      	ldr	r2, [pc, #252]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800314c:	6593      	str	r3, [r2, #88]	@ 0x58
 800314e:	4b3d      	ldr	r3, [pc, #244]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800315a:	2301      	movs	r3, #1
 800315c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800315e:	4b3a      	ldr	r3, [pc, #232]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a39      	ldr	r2, [pc, #228]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003168:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800316a:	f7fe fbe5 	bl	8001938 <HAL_GetTick>
 800316e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003170:	e009      	b.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003172:	f7fe fbe1 	bl	8001938 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d902      	bls.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	74fb      	strb	r3, [r7, #19]
        break;
 8003184:	e005      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003186:	4b30      	ldr	r3, [pc, #192]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0ef      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003192:	7cfb      	ldrb	r3, [r7, #19]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d159      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003198:	4b2a      	ldr	r3, [pc, #168]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800319a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031a2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d01e      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d019      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80031b4:	4b23      	ldr	r3, [pc, #140]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031c0:	4b20      	ldr	r3, [pc, #128]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c6:	4a1f      	ldr	r2, [pc, #124]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031e0:	4a18      	ldr	r2, [pc, #96]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d016      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f2:	f7fe fba1 	bl	8001938 <HAL_GetTick>
 80031f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031f8:	e00b      	b.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fa:	f7fe fb9d 	bl	8001938 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003208:	4293      	cmp	r3, r2
 800320a:	d902      	bls.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	74fb      	strb	r3, [r7, #19]
            break;
 8003210:	e006      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003212:	4b0c      	ldr	r3, [pc, #48]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0ec      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003220:	7cfb      	ldrb	r3, [r7, #19]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10b      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003226:	4b07      	ldr	r3, [pc, #28]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800322c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003234:	4903      	ldr	r1, [pc, #12]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800323c:	e008      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800323e:	7cfb      	ldrb	r3, [r7, #19]
 8003240:	74bb      	strb	r3, [r7, #18]
 8003242:	e005      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003244:	40021000 	.word	0x40021000
 8003248:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800324c:	7cfb      	ldrb	r3, [r7, #19]
 800324e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003250:	7c7b      	ldrb	r3, [r7, #17]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d105      	bne.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003256:	4ba7      	ldr	r3, [pc, #668]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325a:	4aa6      	ldr	r2, [pc, #664]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800325c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003260:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800326e:	4ba1      	ldr	r3, [pc, #644]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003274:	f023 0203 	bic.w	r2, r3, #3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	499d      	ldr	r1, [pc, #628]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800327e:	4313      	orrs	r3, r2
 8003280:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00a      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003290:	4b98      	ldr	r3, [pc, #608]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003296:	f023 020c 	bic.w	r2, r3, #12
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	4995      	ldr	r1, [pc, #596]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0304 	and.w	r3, r3, #4
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00a      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032b2:	4b90      	ldr	r3, [pc, #576]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	498c      	ldr	r1, [pc, #560]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00a      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032d4:	4b87      	ldr	r3, [pc, #540]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	4984      	ldr	r1, [pc, #528]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0310 	and.w	r3, r3, #16
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00a      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032f6:	4b7f      	ldr	r3, [pc, #508]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	497b      	ldr	r1, [pc, #492]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003306:	4313      	orrs	r3, r2
 8003308:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0320 	and.w	r3, r3, #32
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00a      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003318:	4b76      	ldr	r3, [pc, #472]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	4973      	ldr	r1, [pc, #460]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003328:	4313      	orrs	r3, r2
 800332a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00a      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800333a:	4b6e      	ldr	r3, [pc, #440]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800333c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003340:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	496a      	ldr	r1, [pc, #424]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800334a:	4313      	orrs	r3, r2
 800334c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800335c:	4b65      	ldr	r3, [pc, #404]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800335e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003362:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	4962      	ldr	r1, [pc, #392]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800336c:	4313      	orrs	r3, r2
 800336e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00a      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800337e:	4b5d      	ldr	r3, [pc, #372]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003384:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	4959      	ldr	r1, [pc, #356]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00a      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80033a0:	4b54      	ldr	r3, [pc, #336]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033a6:	f023 0203 	bic.w	r2, r3, #3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ae:	4951      	ldr	r1, [pc, #324]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00a      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033c2:	4b4c      	ldr	r3, [pc, #304]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d0:	4948      	ldr	r1, [pc, #288]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d015      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033e4:	4b43      	ldr	r3, [pc, #268]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	4940      	ldr	r1, [pc, #256]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003402:	d105      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003404:	4b3b      	ldr	r3, [pc, #236]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	4a3a      	ldr	r2, [pc, #232]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800340a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800340e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003418:	2b00      	cmp	r3, #0
 800341a:	d015      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800341c:	4b35      	ldr	r3, [pc, #212]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003422:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800342a:	4932      	ldr	r1, [pc, #200]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800342c:	4313      	orrs	r3, r2
 800342e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003436:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800343a:	d105      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800343c:	4b2d      	ldr	r3, [pc, #180]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	4a2c      	ldr	r2, [pc, #176]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003446:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d015      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003454:	4b27      	ldr	r3, [pc, #156]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003462:	4924      	ldr	r1, [pc, #144]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003464:	4313      	orrs	r3, r2
 8003466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003472:	d105      	bne.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003474:	4b1f      	ldr	r3, [pc, #124]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	4a1e      	ldr	r2, [pc, #120]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800347a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800347e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d015      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800348c:	4b19      	ldr	r3, [pc, #100]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800348e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003492:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800349a:	4916      	ldr	r1, [pc, #88]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800349c:	4313      	orrs	r3, r2
 800349e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034aa:	d105      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034ac:	4b11      	ldr	r3, [pc, #68]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	4a10      	ldr	r2, [pc, #64]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034b6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d019      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034c4:	4b0b      	ldr	r3, [pc, #44]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d2:	4908      	ldr	r1, [pc, #32]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034e2:	d109      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034e4:	4b03      	ldr	r3, [pc, #12]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	4a02      	ldr	r2, [pc, #8]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ee:	60d3      	str	r3, [r2, #12]
 80034f0:	e002      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80034f2:	bf00      	nop
 80034f4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d015      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003504:	4b29      	ldr	r3, [pc, #164]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003512:	4926      	ldr	r1, [pc, #152]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003514:	4313      	orrs	r3, r2
 8003516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003522:	d105      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003524:	4b21      	ldr	r3, [pc, #132]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4a20      	ldr	r2, [pc, #128]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800352a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800352e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d015      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800353c:	4b1b      	ldr	r3, [pc, #108]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800353e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003542:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800354a:	4918      	ldr	r1, [pc, #96]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800354c:	4313      	orrs	r3, r2
 800354e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800355a:	d105      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800355c:	4b13      	ldr	r3, [pc, #76]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	4a12      	ldr	r2, [pc, #72]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003566:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d015      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003574:	4b0d      	ldr	r3, [pc, #52]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003576:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800357a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003582:	490a      	ldr	r1, [pc, #40]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003584:	4313      	orrs	r3, r2
 8003586:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800358e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003592:	d105      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003594:	4b05      	ldr	r3, [pc, #20]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	4a04      	ldr	r2, [pc, #16]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800359a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800359e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80035a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3718      	adds	r7, #24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40021000 	.word	0x40021000

080035b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e054      	b.n	800366c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d111      	bne.n	80035f2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 ff7c 	bl	80044d4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d102      	bne.n	80035ea <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a23      	ldr	r2, [pc, #140]	@ (8003674 <HAL_TIM_Base_Init+0xc4>)
 80035e8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2202      	movs	r2, #2
 80035f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3304      	adds	r3, #4
 8003602:	4619      	mov	r1, r3
 8003604:	4610      	mov	r0, r2
 8003606:	f000 fdef 	bl	80041e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2201      	movs	r2, #1
 8003666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	08001529 	.word	0x08001529

08003678 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b01      	cmp	r3, #1
 800368a:	d001      	beq.n	8003690 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e054      	b.n	800373a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68da      	ldr	r2, [r3, #12]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0201 	orr.w	r2, r2, #1
 80036a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a26      	ldr	r2, [pc, #152]	@ (8003748 <HAL_TIM_Base_Start_IT+0xd0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d022      	beq.n	80036f8 <HAL_TIM_Base_Start_IT+0x80>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036ba:	d01d      	beq.n	80036f8 <HAL_TIM_Base_Start_IT+0x80>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a22      	ldr	r2, [pc, #136]	@ (800374c <HAL_TIM_Base_Start_IT+0xd4>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d018      	beq.n	80036f8 <HAL_TIM_Base_Start_IT+0x80>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a21      	ldr	r2, [pc, #132]	@ (8003750 <HAL_TIM_Base_Start_IT+0xd8>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d013      	beq.n	80036f8 <HAL_TIM_Base_Start_IT+0x80>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003754 <HAL_TIM_Base_Start_IT+0xdc>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d00e      	beq.n	80036f8 <HAL_TIM_Base_Start_IT+0x80>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a1e      	ldr	r2, [pc, #120]	@ (8003758 <HAL_TIM_Base_Start_IT+0xe0>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d009      	beq.n	80036f8 <HAL_TIM_Base_Start_IT+0x80>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a1c      	ldr	r2, [pc, #112]	@ (800375c <HAL_TIM_Base_Start_IT+0xe4>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d004      	beq.n	80036f8 <HAL_TIM_Base_Start_IT+0x80>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003760 <HAL_TIM_Base_Start_IT+0xe8>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d115      	bne.n	8003724 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689a      	ldr	r2, [r3, #8]
 80036fe:	4b19      	ldr	r3, [pc, #100]	@ (8003764 <HAL_TIM_Base_Start_IT+0xec>)
 8003700:	4013      	ands	r3, r2
 8003702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b06      	cmp	r3, #6
 8003708:	d015      	beq.n	8003736 <HAL_TIM_Base_Start_IT+0xbe>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003710:	d011      	beq.n	8003736 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f042 0201 	orr.w	r2, r2, #1
 8003720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003722:	e008      	b.n	8003736 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0201 	orr.w	r2, r2, #1
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	e000      	b.n	8003738 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003736:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40012c00 	.word	0x40012c00
 800374c:	40000400 	.word	0x40000400
 8003750:	40000800 	.word	0x40000800
 8003754:	40000c00 	.word	0x40000c00
 8003758:	40013400 	.word	0x40013400
 800375c:	40014000 	.word	0x40014000
 8003760:	40015000 	.word	0x40015000
 8003764:	00010007 	.word	0x00010007

08003768 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e04c      	b.n	8003816 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	d111      	bne.n	80037ac <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 fe9f 	bl	80044d4 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800379a:	2b00      	cmp	r3, #0
 800379c:	d102      	bne.n	80037a4 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a1f      	ldr	r2, [pc, #124]	@ (8003820 <HAL_TIM_OnePulse_Init+0xb8>)
 80037a2:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3304      	adds	r3, #4
 80037bc:	4619      	mov	r1, r3
 80037be:	4610      	mov	r0, r2
 80037c0:	f000 fd12 	bl	80041e8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0208 	bic.w	r2, r2, #8
 80037d2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6819      	ldr	r1, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	08003825 	.word	0x08003825

08003824 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003848:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003850:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003858:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003860:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003862:	7bfb      	ldrb	r3, [r7, #15]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d108      	bne.n	800387a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003868:	7bbb      	ldrb	r3, [r7, #14]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d105      	bne.n	800387a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800386e:	7b7b      	ldrb	r3, [r7, #13]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d102      	bne.n	800387a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003874:	7b3b      	ldrb	r3, [r7, #12]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d001      	beq.n	800387e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e059      	b.n	8003932 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2202      	movs	r2, #2
 8003882:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2202      	movs	r2, #2
 800388a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2202      	movs	r2, #2
 8003892:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2202      	movs	r2, #2
 800389a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68da      	ldr	r2, [r3, #12]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f042 0202 	orr.w	r2, r2, #2
 80038ac:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 0204 	orr.w	r2, r2, #4
 80038bc:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2201      	movs	r2, #1
 80038c4:	2100      	movs	r1, #0
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 fdde 	bl	8004488 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2201      	movs	r2, #1
 80038d2:	2104      	movs	r1, #4
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 fdd7 	bl	8004488 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a17      	ldr	r2, [pc, #92]	@ (800393c <HAL_TIM_OnePulse_Start_IT+0x104>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d018      	beq.n	8003916 <HAL_TIM_OnePulse_Start_IT+0xde>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a15      	ldr	r2, [pc, #84]	@ (8003940 <HAL_TIM_OnePulse_Start_IT+0x108>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d013      	beq.n	8003916 <HAL_TIM_OnePulse_Start_IT+0xde>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a14      	ldr	r2, [pc, #80]	@ (8003944 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00e      	beq.n	8003916 <HAL_TIM_OnePulse_Start_IT+0xde>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a12      	ldr	r2, [pc, #72]	@ (8003948 <HAL_TIM_OnePulse_Start_IT+0x110>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d009      	beq.n	8003916 <HAL_TIM_OnePulse_Start_IT+0xde>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a11      	ldr	r2, [pc, #68]	@ (800394c <HAL_TIM_OnePulse_Start_IT+0x114>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_TIM_OnePulse_Start_IT+0xde>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a0f      	ldr	r2, [pc, #60]	@ (8003950 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d101      	bne.n	800391a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <HAL_TIM_OnePulse_Start_IT+0xe4>
 800391a:	2300      	movs	r3, #0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d007      	beq.n	8003930 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800392e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	40012c00 	.word	0x40012c00
 8003940:	40013400 	.word	0x40013400
 8003944:	40014000 	.word	0x40014000
 8003948:	40014400 	.word	0x40014400
 800394c:	40014800 	.word	0x40014800
 8003950:	40015000 	.word	0x40015000

08003954 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d026      	beq.n	80039c4 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d021      	beq.n	80039c4 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0202 	mvn.w	r2, #2
 8003988:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d005      	beq.n	80039aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	4798      	blx	r3
 80039a8:	e009      	b.n	80039be <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	f003 0304 	and.w	r3, r3, #4
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d026      	beq.n	8003a1c <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f003 0304 	and.w	r3, r3, #4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d021      	beq.n	8003a1c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f06f 0204 	mvn.w	r2, #4
 80039e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2202      	movs	r2, #2
 80039e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d005      	beq.n	8003a02 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	4798      	blx	r3
 8003a00:	e009      	b.n	8003a16 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	f003 0308 	and.w	r3, r3, #8
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d026      	beq.n	8003a74 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d021      	beq.n	8003a74 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f06f 0208 	mvn.w	r2, #8
 8003a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2204      	movs	r2, #4
 8003a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	f003 0303 	and.w	r3, r3, #3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d005      	beq.n	8003a5a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	4798      	blx	r3
 8003a58:	e009      	b.n	8003a6e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f003 0310 	and.w	r3, r3, #16
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d026      	beq.n	8003acc <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f003 0310 	and.w	r3, r3, #16
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d021      	beq.n	8003acc <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f06f 0210 	mvn.w	r2, #16
 8003a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2208      	movs	r2, #8
 8003a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	4798      	blx	r3
 8003ab0:	e009      	b.n	8003ac6 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00e      	beq.n	8003af4 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d009      	beq.n	8003af4 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f06f 0201 	mvn.w	r2, #1
 8003ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d104      	bne.n	8003b08 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00e      	beq.n	8003b26 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d009      	beq.n	8003b26 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00e      	beq.n	8003b4e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d009      	beq.n	8003b4e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003b42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00e      	beq.n	8003b76 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d009      	beq.n	8003b76 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00e      	beq.n	8003b9e <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f06f 0220 	mvn.w	r2, #32
 8003b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00e      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d009      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00e      	beq.n	8003bee <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d009      	beq.n	8003bee <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00e      	beq.n	8003c16 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d009      	beq.n	8003c16 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00e      	beq.n	8003c3e <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d009      	beq.n	8003c3e <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c3e:	bf00      	nop
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d101      	bne.n	8003c64 <HAL_TIM_ConfigClockSource+0x1c>
 8003c60:	2302      	movs	r3, #2
 8003c62:	e0f6      	b.n	8003e52 <HAL_TIM_ConfigClockSource+0x20a>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003c82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a6f      	ldr	r2, [pc, #444]	@ (8003e5c <HAL_TIM_ConfigClockSource+0x214>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	f000 80c1 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003ca4:	4a6d      	ldr	r2, [pc, #436]	@ (8003e5c <HAL_TIM_ConfigClockSource+0x214>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	f200 80c6 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003cac:	4a6c      	ldr	r2, [pc, #432]	@ (8003e60 <HAL_TIM_ConfigClockSource+0x218>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	f000 80b9 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003cb4:	4a6a      	ldr	r2, [pc, #424]	@ (8003e60 <HAL_TIM_ConfigClockSource+0x218>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	f200 80be 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003cbc:	4a69      	ldr	r2, [pc, #420]	@ (8003e64 <HAL_TIM_ConfigClockSource+0x21c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	f000 80b1 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003cc4:	4a67      	ldr	r2, [pc, #412]	@ (8003e64 <HAL_TIM_ConfigClockSource+0x21c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	f200 80b6 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003ccc:	4a66      	ldr	r2, [pc, #408]	@ (8003e68 <HAL_TIM_ConfigClockSource+0x220>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	f000 80a9 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003cd4:	4a64      	ldr	r2, [pc, #400]	@ (8003e68 <HAL_TIM_ConfigClockSource+0x220>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	f200 80ae 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003cdc:	4a63      	ldr	r2, [pc, #396]	@ (8003e6c <HAL_TIM_ConfigClockSource+0x224>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	f000 80a1 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003ce4:	4a61      	ldr	r2, [pc, #388]	@ (8003e6c <HAL_TIM_ConfigClockSource+0x224>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	f200 80a6 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003cec:	4a60      	ldr	r2, [pc, #384]	@ (8003e70 <HAL_TIM_ConfigClockSource+0x228>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	f000 8099 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003cf4:	4a5e      	ldr	r2, [pc, #376]	@ (8003e70 <HAL_TIM_ConfigClockSource+0x228>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	f200 809e 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003cfc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003d00:	f000 8091 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003d04:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003d08:	f200 8096 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d10:	f000 8089 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003d14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d18:	f200 808e 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d20:	d03e      	beq.n	8003da0 <HAL_TIM_ConfigClockSource+0x158>
 8003d22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d26:	f200 8087 	bhi.w	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d2e:	f000 8086 	beq.w	8003e3e <HAL_TIM_ConfigClockSource+0x1f6>
 8003d32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d36:	d87f      	bhi.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d38:	2b70      	cmp	r3, #112	@ 0x70
 8003d3a:	d01a      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x12a>
 8003d3c:	2b70      	cmp	r3, #112	@ 0x70
 8003d3e:	d87b      	bhi.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d40:	2b60      	cmp	r3, #96	@ 0x60
 8003d42:	d050      	beq.n	8003de6 <HAL_TIM_ConfigClockSource+0x19e>
 8003d44:	2b60      	cmp	r3, #96	@ 0x60
 8003d46:	d877      	bhi.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d48:	2b50      	cmp	r3, #80	@ 0x50
 8003d4a:	d03c      	beq.n	8003dc6 <HAL_TIM_ConfigClockSource+0x17e>
 8003d4c:	2b50      	cmp	r3, #80	@ 0x50
 8003d4e:	d873      	bhi.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d50:	2b40      	cmp	r3, #64	@ 0x40
 8003d52:	d058      	beq.n	8003e06 <HAL_TIM_ConfigClockSource+0x1be>
 8003d54:	2b40      	cmp	r3, #64	@ 0x40
 8003d56:	d86f      	bhi.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d58:	2b30      	cmp	r3, #48	@ 0x30
 8003d5a:	d064      	beq.n	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003d5c:	2b30      	cmp	r3, #48	@ 0x30
 8003d5e:	d86b      	bhi.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d60:	2b20      	cmp	r3, #32
 8003d62:	d060      	beq.n	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d867      	bhi.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d05c      	beq.n	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003d6c:	2b10      	cmp	r3, #16
 8003d6e:	d05a      	beq.n	8003e26 <HAL_TIM_ConfigClockSource+0x1de>
 8003d70:	e062      	b.n	8003e38 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d82:	f000 fb61 	bl	8004448 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	609a      	str	r2, [r3, #8]
      break;
 8003d9e:	e04f      	b.n	8003e40 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003db0:	f000 fb4a 	bl	8004448 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003dc2:	609a      	str	r2, [r3, #8]
      break;
 8003dc4:	e03c      	b.n	8003e40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f000 fabc 	bl	8004350 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2150      	movs	r1, #80	@ 0x50
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 fb15 	bl	800440e <TIM_ITRx_SetConfig>
      break;
 8003de4:	e02c      	b.n	8003e40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003df2:	461a      	mov	r2, r3
 8003df4:	f000 fadb 	bl	80043ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2160      	movs	r1, #96	@ 0x60
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fb05 	bl	800440e <TIM_ITRx_SetConfig>
      break;
 8003e04:	e01c      	b.n	8003e40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e12:	461a      	mov	r2, r3
 8003e14:	f000 fa9c 	bl	8004350 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2140      	movs	r1, #64	@ 0x40
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f000 faf5 	bl	800440e <TIM_ITRx_SetConfig>
      break;
 8003e24:	e00c      	b.n	8003e40 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4619      	mov	r1, r3
 8003e30:	4610      	mov	r0, r2
 8003e32:	f000 faec 	bl	800440e <TIM_ITRx_SetConfig>
      break;
 8003e36:	e003      	b.n	8003e40 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e3c:	e000      	b.n	8003e40 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003e3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	00100070 	.word	0x00100070
 8003e60:	00100060 	.word	0x00100060
 8003e64:	00100050 	.word	0x00100050
 8003e68:	00100040 	.word	0x00100040
 8003e6c:	00100030 	.word	0x00100030
 8003e70:	00100020 	.word	0x00100020

08003e74 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	460b      	mov	r3, r1
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e14a      	b.n	80041da <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	f040 80dd 	bne.w	800410c <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8003f52:	7afb      	ldrb	r3, [r7, #11]
 8003f54:	2b1f      	cmp	r3, #31
 8003f56:	f200 80d6 	bhi.w	8004106 <HAL_TIM_RegisterCallback+0x1de>
 8003f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f60 <HAL_TIM_RegisterCallback+0x38>)
 8003f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f60:	08003fe1 	.word	0x08003fe1
 8003f64:	08003fe9 	.word	0x08003fe9
 8003f68:	08003ff1 	.word	0x08003ff1
 8003f6c:	08003ff9 	.word	0x08003ff9
 8003f70:	08004001 	.word	0x08004001
 8003f74:	08004009 	.word	0x08004009
 8003f78:	08004011 	.word	0x08004011
 8003f7c:	08004019 	.word	0x08004019
 8003f80:	08004021 	.word	0x08004021
 8003f84:	08004029 	.word	0x08004029
 8003f88:	08004031 	.word	0x08004031
 8003f8c:	08004039 	.word	0x08004039
 8003f90:	08004041 	.word	0x08004041
 8003f94:	08004049 	.word	0x08004049
 8003f98:	08004053 	.word	0x08004053
 8003f9c:	0800405d 	.word	0x0800405d
 8003fa0:	08004067 	.word	0x08004067
 8003fa4:	08004071 	.word	0x08004071
 8003fa8:	0800407b 	.word	0x0800407b
 8003fac:	08004085 	.word	0x08004085
 8003fb0:	0800408f 	.word	0x0800408f
 8003fb4:	08004099 	.word	0x08004099
 8003fb8:	080040a3 	.word	0x080040a3
 8003fbc:	080040ad 	.word	0x080040ad
 8003fc0:	080040b7 	.word	0x080040b7
 8003fc4:	080040c1 	.word	0x080040c1
 8003fc8:	080040cb 	.word	0x080040cb
 8003fcc:	080040d5 	.word	0x080040d5
 8003fd0:	080040df 	.word	0x080040df
 8003fd4:	080040e9 	.word	0x080040e9
 8003fd8:	080040f3 	.word	0x080040f3
 8003fdc:	080040fd 	.word	0x080040fd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8003fe6:	e0f7      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8003fee:	e0f3      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8003ff6:	e0ef      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8003ffe:	e0eb      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8004006:	e0e7      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800400e:	e0e3      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8004016:	e0df      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800401e:	e0db      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8004026:	e0d7      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800402e:	e0d3      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8004036:	e0cf      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800403e:	e0cb      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8004046:	e0c7      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8004050:	e0c2      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800405a:	e0bd      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8004064:	e0b8      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800406e:	e0b3      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8004078:	e0ae      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8004082:	e0a9      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800408c:	e0a4      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8004096:	e09f      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80040a0:	e09a      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80040aa:	e095      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80040b4:	e090      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80040be:	e08b      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80040c8:	e086      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80040d2:	e081      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80040dc:	e07c      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80040e6:	e077      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 80040f0:	e072      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80040fa:	e06d      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8004104:	e068      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	75fb      	strb	r3, [r7, #23]
        break;
 800410a:	e065      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d15d      	bne.n	80041d4 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8004118:	7afb      	ldrb	r3, [r7, #11]
 800411a:	2b0d      	cmp	r3, #13
 800411c:	d857      	bhi.n	80041ce <HAL_TIM_RegisterCallback+0x2a6>
 800411e:	a201      	add	r2, pc, #4	@ (adr r2, 8004124 <HAL_TIM_RegisterCallback+0x1fc>)
 8004120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004124:	0800415d 	.word	0x0800415d
 8004128:	08004165 	.word	0x08004165
 800412c:	0800416d 	.word	0x0800416d
 8004130:	08004175 	.word	0x08004175
 8004134:	0800417d 	.word	0x0800417d
 8004138:	08004185 	.word	0x08004185
 800413c:	0800418d 	.word	0x0800418d
 8004140:	08004195 	.word	0x08004195
 8004144:	0800419d 	.word	0x0800419d
 8004148:	080041a5 	.word	0x080041a5
 800414c:	080041ad 	.word	0x080041ad
 8004150:	080041b5 	.word	0x080041b5
 8004154:	080041bd 	.word	0x080041bd
 8004158:	080041c5 	.word	0x080041c5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8004162:	e039      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800416a:	e035      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8004172:	e031      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800417a:	e02d      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8004182:	e029      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800418a:	e025      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8004192:	e021      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800419a:	e01d      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80041a2:	e019      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80041aa:	e015      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80041b2:	e011      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80041ba:	e00d      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80041c2:	e009      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80041cc:	e004      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	75fb      	strb	r3, [r7, #23]
        break;
 80041d2:	e001      	b.n	80041d8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80041d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	371c      	adds	r7, #28
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop

080041e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a4c      	ldr	r2, [pc, #304]	@ (800432c <TIM_Base_SetConfig+0x144>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d017      	beq.n	8004230 <TIM_Base_SetConfig+0x48>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004206:	d013      	beq.n	8004230 <TIM_Base_SetConfig+0x48>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a49      	ldr	r2, [pc, #292]	@ (8004330 <TIM_Base_SetConfig+0x148>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d00f      	beq.n	8004230 <TIM_Base_SetConfig+0x48>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a48      	ldr	r2, [pc, #288]	@ (8004334 <TIM_Base_SetConfig+0x14c>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d00b      	beq.n	8004230 <TIM_Base_SetConfig+0x48>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a47      	ldr	r2, [pc, #284]	@ (8004338 <TIM_Base_SetConfig+0x150>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d007      	beq.n	8004230 <TIM_Base_SetConfig+0x48>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a46      	ldr	r2, [pc, #280]	@ (800433c <TIM_Base_SetConfig+0x154>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d003      	beq.n	8004230 <TIM_Base_SetConfig+0x48>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a45      	ldr	r2, [pc, #276]	@ (8004340 <TIM_Base_SetConfig+0x158>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d108      	bne.n	8004242 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004236:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	4313      	orrs	r3, r2
 8004240:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a39      	ldr	r2, [pc, #228]	@ (800432c <TIM_Base_SetConfig+0x144>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d023      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004250:	d01f      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a36      	ldr	r2, [pc, #216]	@ (8004330 <TIM_Base_SetConfig+0x148>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d01b      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a35      	ldr	r2, [pc, #212]	@ (8004334 <TIM_Base_SetConfig+0x14c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d017      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a34      	ldr	r2, [pc, #208]	@ (8004338 <TIM_Base_SetConfig+0x150>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d013      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a33      	ldr	r2, [pc, #204]	@ (800433c <TIM_Base_SetConfig+0x154>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d00f      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a33      	ldr	r2, [pc, #204]	@ (8004344 <TIM_Base_SetConfig+0x15c>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00b      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a32      	ldr	r2, [pc, #200]	@ (8004348 <TIM_Base_SetConfig+0x160>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d007      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a31      	ldr	r2, [pc, #196]	@ (800434c <TIM_Base_SetConfig+0x164>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d003      	beq.n	8004292 <TIM_Base_SetConfig+0xaa>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a2c      	ldr	r2, [pc, #176]	@ (8004340 <TIM_Base_SetConfig+0x158>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d108      	bne.n	80042a4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004298:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a18      	ldr	r2, [pc, #96]	@ (800432c <TIM_Base_SetConfig+0x144>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d013      	beq.n	80042f8 <TIM_Base_SetConfig+0x110>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a1a      	ldr	r2, [pc, #104]	@ (800433c <TIM_Base_SetConfig+0x154>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d00f      	beq.n	80042f8 <TIM_Base_SetConfig+0x110>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a1a      	ldr	r2, [pc, #104]	@ (8004344 <TIM_Base_SetConfig+0x15c>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00b      	beq.n	80042f8 <TIM_Base_SetConfig+0x110>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a19      	ldr	r2, [pc, #100]	@ (8004348 <TIM_Base_SetConfig+0x160>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d007      	beq.n	80042f8 <TIM_Base_SetConfig+0x110>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a18      	ldr	r2, [pc, #96]	@ (800434c <TIM_Base_SetConfig+0x164>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d003      	beq.n	80042f8 <TIM_Base_SetConfig+0x110>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a13      	ldr	r2, [pc, #76]	@ (8004340 <TIM_Base_SetConfig+0x158>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d103      	bne.n	8004300 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	691a      	ldr	r2, [r3, #16]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b01      	cmp	r3, #1
 8004310:	d105      	bne.n	800431e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	f023 0201 	bic.w	r2, r3, #1
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	611a      	str	r2, [r3, #16]
  }
}
 800431e:	bf00      	nop
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40012c00 	.word	0x40012c00
 8004330:	40000400 	.word	0x40000400
 8004334:	40000800 	.word	0x40000800
 8004338:	40000c00 	.word	0x40000c00
 800433c:	40013400 	.word	0x40013400
 8004340:	40015000 	.word	0x40015000
 8004344:	40014000 	.word	0x40014000
 8004348:	40014400 	.word	0x40014400
 800434c:	40014800 	.word	0x40014800

08004350 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004350:	b480      	push	{r7}
 8004352:	b087      	sub	sp, #28
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f023 0201 	bic.w	r2, r3, #1
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800437a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f023 030a 	bic.w	r3, r3, #10
 800438c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	4313      	orrs	r3, r2
 8004394:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	621a      	str	r2, [r3, #32]
}
 80043a2:	bf00      	nop
 80043a4:	371c      	adds	r7, #28
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b087      	sub	sp, #28
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	60f8      	str	r0, [r7, #12]
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	f023 0210 	bic.w	r2, r3, #16
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	031b      	lsls	r3, r3, #12
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80043ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	697a      	ldr	r2, [r7, #20]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	621a      	str	r2, [r3, #32]
}
 8004402:	bf00      	nop
 8004404:	371c      	adds	r7, #28
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800440e:	b480      	push	{r7}
 8004410:	b085      	sub	sp, #20
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
 8004416:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004424:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004428:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	4313      	orrs	r3, r2
 8004430:	f043 0307 	orr.w	r3, r3, #7
 8004434:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	609a      	str	r2, [r3, #8]
}
 800443c:	bf00      	nop
 800443e:	3714      	adds	r7, #20
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
 8004454:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004462:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	021a      	lsls	r2, r3, #8
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	431a      	orrs	r2, r3
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	4313      	orrs	r3, r2
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	609a      	str	r2, [r3, #8]
}
 800447c:	bf00      	nop
 800447e:	371c      	adds	r7, #28
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004488:	b480      	push	{r7}
 800448a:	b087      	sub	sp, #28
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 031f 	and.w	r3, r3, #31
 800449a:	2201      	movs	r2, #1
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6a1a      	ldr	r2, [r3, #32]
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	43db      	mvns	r3, r3
 80044aa:	401a      	ands	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6a1a      	ldr	r2, [r3, #32]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	f003 031f 	and.w	r3, r3, #31
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	fa01 f303 	lsl.w	r3, r1, r3
 80044c0:	431a      	orrs	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	621a      	str	r2, [r3, #32]
}
 80044c6:	bf00      	nop
 80044c8:	371c      	adds	r7, #28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
	...

080044d4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a26      	ldr	r2, [pc, #152]	@ (8004578 <TIM_ResetCallback+0xa4>)
 80044e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a25      	ldr	r2, [pc, #148]	@ (800457c <TIM_ResetCallback+0xa8>)
 80044e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a24      	ldr	r2, [pc, #144]	@ (8004580 <TIM_ResetCallback+0xac>)
 80044f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a23      	ldr	r2, [pc, #140]	@ (8004584 <TIM_ResetCallback+0xb0>)
 80044f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a22      	ldr	r2, [pc, #136]	@ (8004588 <TIM_ResetCallback+0xb4>)
 8004500:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a21      	ldr	r2, [pc, #132]	@ (800458c <TIM_ResetCallback+0xb8>)
 8004508:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a20      	ldr	r2, [pc, #128]	@ (8004590 <TIM_ResetCallback+0xbc>)
 8004510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a1f      	ldr	r2, [pc, #124]	@ (8004594 <TIM_ResetCallback+0xc0>)
 8004518:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a1e      	ldr	r2, [pc, #120]	@ (8004598 <TIM_ResetCallback+0xc4>)
 8004520:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a1d      	ldr	r2, [pc, #116]	@ (800459c <TIM_ResetCallback+0xc8>)
 8004528:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a1c      	ldr	r2, [pc, #112]	@ (80045a0 <TIM_ResetCallback+0xcc>)
 8004530:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a1b      	ldr	r2, [pc, #108]	@ (80045a4 <TIM_ResetCallback+0xd0>)
 8004538:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a1a      	ldr	r2, [pc, #104]	@ (80045a8 <TIM_ResetCallback+0xd4>)
 8004540:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a19      	ldr	r2, [pc, #100]	@ (80045ac <TIM_ResetCallback+0xd8>)
 8004548:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a18      	ldr	r2, [pc, #96]	@ (80045b0 <TIM_ResetCallback+0xdc>)
 8004550:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a17      	ldr	r2, [pc, #92]	@ (80045b4 <TIM_ResetCallback+0xe0>)
 8004558:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a16      	ldr	r2, [pc, #88]	@ (80045b8 <TIM_ResetCallback+0xe4>)
 8004560:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a15      	ldr	r2, [pc, #84]	@ (80045bc <TIM_ResetCallback+0xe8>)
 8004568:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	08000f81 	.word	0x08000f81
 800457c:	08003e75 	.word	0x08003e75
 8004580:	08003eed 	.word	0x08003eed
 8004584:	08003f01 	.word	0x08003f01
 8004588:	08003e9d 	.word	0x08003e9d
 800458c:	08003eb1 	.word	0x08003eb1
 8004590:	08003e89 	.word	0x08003e89
 8004594:	08003ec5 	.word	0x08003ec5
 8004598:	08003ed9 	.word	0x08003ed9
 800459c:	08003f15 	.word	0x08003f15
 80045a0:	080046ed 	.word	0x080046ed
 80045a4:	08004701 	.word	0x08004701
 80045a8:	08004715 	.word	0x08004715
 80045ac:	08004729 	.word	0x08004729
 80045b0:	0800473d 	.word	0x0800473d
 80045b4:	08004751 	.word	0x08004751
 80045b8:	08004765 	.word	0x08004765
 80045bc:	08004779 	.word	0x08004779

080045c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045d4:	2302      	movs	r3, #2
 80045d6:	e074      	b.n	80046c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a34      	ldr	r2, [pc, #208]	@ (80046d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d009      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a33      	ldr	r2, [pc, #204]	@ (80046d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d004      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a31      	ldr	r2, [pc, #196]	@ (80046d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d108      	bne.n	8004628 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800461c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	4313      	orrs	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800462e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004632:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	4313      	orrs	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a21      	ldr	r2, [pc, #132]	@ (80046d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d022      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004658:	d01d      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a1f      	ldr	r2, [pc, #124]	@ (80046dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d018      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a1d      	ldr	r2, [pc, #116]	@ (80046e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d013      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a1c      	ldr	r2, [pc, #112]	@ (80046e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d00e      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a15      	ldr	r2, [pc, #84]	@ (80046d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d009      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a18      	ldr	r2, [pc, #96]	@ (80046e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d004      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a11      	ldr	r2, [pc, #68]	@ (80046d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d10c      	bne.n	80046b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800469c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	40012c00 	.word	0x40012c00
 80046d4:	40013400 	.word	0x40013400
 80046d8:	40015000 	.word	0x40015000
 80046dc:	40000400 	.word	0x40000400
 80046e0:	40000800 	.word	0x40000800
 80046e4:	40000c00 	.word	0x40000c00
 80046e8:	40014000 	.word	0x40014000

080046ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e050      	b.n	8004840 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d114      	bne.n	80047d2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 fdc5 	bl	8005340 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d103      	bne.n	80047c8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a21      	ldr	r2, [pc, #132]	@ (8004848 <HAL_UART_Init+0xbc>)
 80047c4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2224      	movs	r2, #36	@ 0x24
 80047d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f022 0201 	bic.w	r2, r2, #1
 80047e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d002      	beq.n	80047f8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f001 f8f2 	bl	80059dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 fdf3 	bl	80053e4 <UART_SetConfig>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b01      	cmp	r3, #1
 8004802:	d101      	bne.n	8004808 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e01b      	b.n	8004840 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685a      	ldr	r2, [r3, #4]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004816:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	689a      	ldr	r2, [r3, #8]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004826:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f042 0201 	orr.w	r2, r2, #1
 8004836:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f001 f971 	bl	8005b20 <UART_CheckIdleState>
 800483e:	4603      	mov	r3, r0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3708      	adds	r7, #8
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	080015ad 	.word	0x080015ad

0800484c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800484c:	b480      	push	{r7}
 800484e:	b087      	sub	sp, #28
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	460b      	mov	r3, r1
 8004856:	607a      	str	r2, [r7, #4]
 8004858:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800485a:	2300      	movs	r3, #0
 800485c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d109      	bne.n	8004878 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800486a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e09c      	b.n	80049b2 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487e:	2b20      	cmp	r3, #32
 8004880:	d16c      	bne.n	800495c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8004882:	7afb      	ldrb	r3, [r7, #11]
 8004884:	2b0c      	cmp	r3, #12
 8004886:	d85e      	bhi.n	8004946 <HAL_UART_RegisterCallback+0xfa>
 8004888:	a201      	add	r2, pc, #4	@ (adr r2, 8004890 <HAL_UART_RegisterCallback+0x44>)
 800488a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488e:	bf00      	nop
 8004890:	080048c5 	.word	0x080048c5
 8004894:	080048cf 	.word	0x080048cf
 8004898:	080048d9 	.word	0x080048d9
 800489c:	080048e3 	.word	0x080048e3
 80048a0:	080048ed 	.word	0x080048ed
 80048a4:	080048f7 	.word	0x080048f7
 80048a8:	08004901 	.word	0x08004901
 80048ac:	0800490b 	.word	0x0800490b
 80048b0:	08004915 	.word	0x08004915
 80048b4:	0800491f 	.word	0x0800491f
 80048b8:	08004929 	.word	0x08004929
 80048bc:	08004933 	.word	0x08004933
 80048c0:	0800493d 	.word	0x0800493d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80048cc:	e070      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80048d6:	e06b      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80048e0:	e066      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80048ea:	e061      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80048f4:	e05c      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80048fe:	e057      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8004908:	e052      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8004912:	e04d      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800491c:	e048      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8004926:	e043      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8004930:	e03e      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800493a:	e039      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8004944:	e034      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800494c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	75fb      	strb	r3, [r7, #23]
        break;
 800495a:	e029      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004962:	2b00      	cmp	r3, #0
 8004964:	d11a      	bne.n	800499c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8004966:	7afb      	ldrb	r3, [r7, #11]
 8004968:	2b0b      	cmp	r3, #11
 800496a:	d002      	beq.n	8004972 <HAL_UART_RegisterCallback+0x126>
 800496c:	2b0c      	cmp	r3, #12
 800496e:	d005      	beq.n	800497c <HAL_UART_RegisterCallback+0x130>
 8004970:	e009      	b.n	8004986 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800497a:	e019      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8004984:	e014      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800498c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	75fb      	strb	r3, [r7, #23]
        break;
 800499a:	e009      	b.n	80049b0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80049b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	371c      	adds	r7, #28
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop

080049c0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b08a      	sub	sp, #40	@ 0x28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	4613      	mov	r3, r2
 80049cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d4:	2b20      	cmp	r3, #32
 80049d6:	d167      	bne.n	8004aa8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <HAL_UART_Transmit_DMA+0x24>
 80049de:	88fb      	ldrh	r3, [r7, #6]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e060      	b.n	8004aaa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	88fa      	ldrh	r2, [r7, #6]
 80049f2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	88fa      	ldrh	r2, [r7, #6]
 80049fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2221      	movs	r2, #33	@ 0x21
 8004a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d028      	beq.n	8004a68 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a1a:	4a26      	ldr	r2, [pc, #152]	@ (8004ab4 <HAL_UART_Transmit_DMA+0xf4>)
 8004a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a22:	4a25      	ldr	r2, [pc, #148]	@ (8004ab8 <HAL_UART_Transmit_DMA+0xf8>)
 8004a24:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a2a:	4a24      	ldr	r2, [pc, #144]	@ (8004abc <HAL_UART_Transmit_DMA+0xfc>)
 8004a2c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a32:	2200      	movs	r2, #0
 8004a34:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a3e:	4619      	mov	r1, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3328      	adds	r3, #40	@ 0x28
 8004a46:	461a      	mov	r2, r3
 8004a48:	88fb      	ldrh	r3, [r7, #6]
 8004a4a:	f7fd f939 	bl	8001cc0 <HAL_DMA_Start_IT>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d009      	beq.n	8004a68 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2210      	movs	r2, #16
 8004a58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e020      	b.n	8004aaa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2240      	movs	r2, #64	@ 0x40
 8004a6e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	3308      	adds	r3, #8
 8004a76:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	e853 3f00 	ldrex	r3, [r3]
 8004a7e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3308      	adds	r3, #8
 8004a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a90:	623a      	str	r2, [r7, #32]
 8004a92:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a94:	69f9      	ldr	r1, [r7, #28]
 8004a96:	6a3a      	ldr	r2, [r7, #32]
 8004a98:	e841 2300 	strex	r3, r2, [r1]
 8004a9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e5      	bne.n	8004a70 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e000      	b.n	8004aaa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004aa8:	2302      	movs	r3, #2
  }
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3728      	adds	r7, #40	@ 0x28
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	08005feb 	.word	0x08005feb
 8004ab8:	08006089 	.word	0x08006089
 8004abc:	08006223 	.word	0x08006223

08004ac0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b08a      	sub	sp, #40	@ 0x28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	4613      	mov	r3, r2
 8004acc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ad4:	2b20      	cmp	r3, #32
 8004ad6:	d137      	bne.n	8004b48 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d002      	beq.n	8004ae4 <HAL_UART_Receive_DMA+0x24>
 8004ade:	88fb      	ldrh	r3, [r7, #6]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e030      	b.n	8004b4a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a18      	ldr	r2, [pc, #96]	@ (8004b54 <HAL_UART_Receive_DMA+0x94>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d01f      	beq.n	8004b38 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d018      	beq.n	8004b38 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	e853 3f00 	ldrex	r3, [r3]
 8004b12:	613b      	str	r3, [r7, #16]
   return(result);
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	461a      	mov	r2, r3
 8004b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b24:	623b      	str	r3, [r7, #32]
 8004b26:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b28:	69f9      	ldr	r1, [r7, #28]
 8004b2a:	6a3a      	ldr	r2, [r7, #32]
 8004b2c:	e841 2300 	strex	r3, r2, [r1]
 8004b30:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1e6      	bne.n	8004b06 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004b38:	88fb      	ldrh	r3, [r7, #6]
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f001 f906 	bl	8005d50 <UART_Start_Receive_DMA>
 8004b44:	4603      	mov	r3, r0
 8004b46:	e000      	b.n	8004b4a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b48:	2302      	movs	r3, #2
  }
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3728      	adds	r7, #40	@ 0x28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	40008000 	.word	0x40008000

08004b58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b0ba      	sub	sp, #232	@ 0xe8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	69db      	ldr	r3, [r3, #28]
 8004b66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004b7e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004b82:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004b86:	4013      	ands	r3, r2
 8004b88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004b8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d11b      	bne.n	8004bcc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004b94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b98:	f003 0320 	and.w	r3, r3, #32
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d015      	beq.n	8004bcc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d105      	bne.n	8004bb8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d009      	beq.n	8004bcc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 82f3 	beq.w	80051a8 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	4798      	blx	r3
      }
      return;
 8004bca:	e2ed      	b.n	80051a8 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004bcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 8129 	beq.w	8004e28 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004bd6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004bda:	4b90      	ldr	r3, [pc, #576]	@ (8004e1c <HAL_UART_IRQHandler+0x2c4>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d106      	bne.n	8004bf0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004be2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004be6:	4b8e      	ldr	r3, [pc, #568]	@ (8004e20 <HAL_UART_IRQHandler+0x2c8>)
 8004be8:	4013      	ands	r3, r2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f000 811c 	beq.w	8004e28 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d011      	beq.n	8004c20 <HAL_UART_IRQHandler+0xc8>
 8004bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00b      	beq.n	8004c20 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c16:	f043 0201 	orr.w	r2, r3, #1
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d011      	beq.n	8004c50 <HAL_UART_IRQHandler+0xf8>
 8004c2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00b      	beq.n	8004c50 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c46:	f043 0204 	orr.w	r2, r3, #4
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c54:	f003 0304 	and.w	r3, r3, #4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d011      	beq.n	8004c80 <HAL_UART_IRQHandler+0x128>
 8004c5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00b      	beq.n	8004c80 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2204      	movs	r2, #4
 8004c6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c76:	f043 0202 	orr.w	r2, r3, #2
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c84:	f003 0308 	and.w	r3, r3, #8
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d017      	beq.n	8004cbc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c90:	f003 0320 	and.w	r3, r3, #32
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d105      	bne.n	8004ca4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004c98:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004c9c:	4b5f      	ldr	r3, [pc, #380]	@ (8004e1c <HAL_UART_IRQHandler+0x2c4>)
 8004c9e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00b      	beq.n	8004cbc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2208      	movs	r2, #8
 8004caa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb2:	f043 0208 	orr.w	r2, r3, #8
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d012      	beq.n	8004cee <HAL_UART_IRQHandler+0x196>
 8004cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ccc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00c      	beq.n	8004cee <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004cdc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce4:	f043 0220 	orr.w	r2, r3, #32
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 8259 	beq.w	80051ac <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cfe:	f003 0320 	and.w	r3, r3, #32
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d013      	beq.n	8004d2e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d0a:	f003 0320 	and.w	r3, r3, #32
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d105      	bne.n	8004d1e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004d12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d007      	beq.n	8004d2e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d42:	2b40      	cmp	r3, #64	@ 0x40
 8004d44:	d005      	beq.n	8004d52 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004d46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d4a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d058      	beq.n	8004e04 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f001 f8e3 	bl	8005f1e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d62:	2b40      	cmp	r3, #64	@ 0x40
 8004d64:	d148      	bne.n	8004df8 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3308      	adds	r3, #8
 8004d6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d74:	e853 3f00 	ldrex	r3, [r3]
 8004d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	3308      	adds	r3, #8
 8004d8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004d96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004d9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004da2:	e841 2300 	strex	r3, r2, [r1]
 8004da6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004daa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1d9      	bne.n	8004d66 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d017      	beq.n	8004dec <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dc2:	4a18      	ldr	r2, [pc, #96]	@ (8004e24 <HAL_UART_IRQHandler+0x2cc>)
 8004dc4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7fd f84b 	bl	8001e68 <HAL_DMA_Abort_IT>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d01f      	beq.n	8004e18 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004de6:	4610      	mov	r0, r2
 8004de8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dea:	e015      	b.n	8004e18 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df6:	e00f      	b.n	8004e18 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e02:	e009      	b.n	8004e18 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004e16:	e1c9      	b.n	80051ac <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e18:	bf00      	nop
    return;
 8004e1a:	e1c7      	b.n	80051ac <HAL_UART_IRQHandler+0x654>
 8004e1c:	10000001 	.word	0x10000001
 8004e20:	04000120 	.word	0x04000120
 8004e24:	080062a7 	.word	0x080062a7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	f040 8157 	bne.w	80050e0 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e36:	f003 0310 	and.w	r3, r3, #16
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 8150 	beq.w	80050e0 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e44:	f003 0310 	and.w	r3, r3, #16
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f000 8149 	beq.w	80050e0 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2210      	movs	r2, #16
 8004e54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e60:	2b40      	cmp	r3, #64	@ 0x40
 8004e62:	f040 80bd 	bne.w	8004fe0 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 8199 	beq.w	80051b0 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004e84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	f080 8191 	bcs.w	80051b0 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f040 8087 	bne.w	8004fba <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004eb8:	e853 3f00 	ldrex	r3, [r3]
 8004ebc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004ec0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ec4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004ed6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004eda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ede:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004ee2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ee6:	e841 2300 	strex	r3, r2, [r1]
 8004eea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004eee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1da      	bne.n	8004eac <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3308      	adds	r3, #8
 8004efc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f00:	e853 3f00 	ldrex	r3, [r3]
 8004f04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004f06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f08:	f023 0301 	bic.w	r3, r3, #1
 8004f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3308      	adds	r3, #8
 8004f16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f26:	e841 2300 	strex	r3, r2, [r1]
 8004f2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1e1      	bne.n	8004ef6 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3308      	adds	r3, #8
 8004f38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f3c:	e853 3f00 	ldrex	r3, [r3]
 8004f40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	3308      	adds	r3, #8
 8004f52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f5e:	e841 2300 	strex	r3, r2, [r1]
 8004f62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1e3      	bne.n	8004f32 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f80:	e853 3f00 	ldrex	r3, [r3]
 8004f84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f88:	f023 0310 	bic.w	r3, r3, #16
 8004f8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	461a      	mov	r2, r3
 8004f96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004fa0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004fa2:	e841 2300 	strex	r3, r2, [r1]
 8004fa6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004fa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1e4      	bne.n	8004f78 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7fc fefe 	bl	8001db6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2202      	movs	r2, #2
 8004fbe:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8004fd2:	b292      	uxth	r2, r2
 8004fd4:	1a8a      	subs	r2, r1, r2
 8004fd6:	b292      	uxth	r2, r2
 8004fd8:	4611      	mov	r1, r2
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004fde:	e0e7      	b.n	80051b0 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 80d9 	beq.w	80051b4 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 8005002:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005006:	2b00      	cmp	r3, #0
 8005008:	f000 80d4 	beq.w	80051b4 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005014:	e853 3f00 	ldrex	r3, [r3]
 8005018:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800501a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800501c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005020:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	461a      	mov	r2, r3
 800502a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800502e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005030:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005032:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005034:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005036:	e841 2300 	strex	r3, r2, [r1]
 800503a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800503c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1e4      	bne.n	800500c <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	3308      	adds	r3, #8
 8005048:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504c:	e853 3f00 	ldrex	r3, [r3]
 8005050:	623b      	str	r3, [r7, #32]
   return(result);
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005058:	f023 0301 	bic.w	r3, r3, #1
 800505c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3308      	adds	r3, #8
 8005066:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800506a:	633a      	str	r2, [r7, #48]	@ 0x30
 800506c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005070:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005072:	e841 2300 	strex	r3, r2, [r1]
 8005076:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1e1      	bne.n	8005042 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2220      	movs	r2, #32
 8005082:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	e853 3f00 	ldrex	r3, [r3]
 800509e:	60fb      	str	r3, [r7, #12]
   return(result);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f023 0310 	bic.w	r3, r3, #16
 80050a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	461a      	mov	r2, r3
 80050b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80050b4:	61fb      	str	r3, [r7, #28]
 80050b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b8:	69b9      	ldr	r1, [r7, #24]
 80050ba:	69fa      	ldr	r2, [r7, #28]
 80050bc:	e841 2300 	strex	r3, r2, [r1]
 80050c0:	617b      	str	r3, [r7, #20]
   return(result);
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e4      	bne.n	8005092 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2202      	movs	r2, #2
 80050cc:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80050d4:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80050d8:	4611      	mov	r1, r2
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80050de:	e069      	b.n	80051b4 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80050e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d010      	beq.n	800510e <HAL_UART_IRQHandler+0x5b6>
 80050ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00a      	beq.n	800510e <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005100:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800510c:	e055      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800510e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005116:	2b00      	cmp	r3, #0
 8005118:	d014      	beq.n	8005144 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800511a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800511e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005122:	2b00      	cmp	r3, #0
 8005124:	d105      	bne.n	8005132 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800512a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d008      	beq.n	8005144 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005136:	2b00      	cmp	r3, #0
 8005138:	d03e      	beq.n	80051b8 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	4798      	blx	r3
    }
    return;
 8005142:	e039      	b.n	80051b8 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800514c:	2b00      	cmp	r3, #0
 800514e:	d009      	beq.n	8005164 <HAL_UART_IRQHandler+0x60c>
 8005150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f001 f8ba 	bl	80062d6 <UART_EndTransmit_IT>
    return;
 8005162:	e02a      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005168:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00b      	beq.n	8005188 <HAL_UART_IRQHandler+0x630>
 8005170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005174:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d005      	beq.n	8005188 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005186:	e018      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800518c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d012      	beq.n	80051ba <HAL_UART_IRQHandler+0x662>
 8005194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005198:	2b00      	cmp	r3, #0
 800519a:	da0e      	bge.n	80051ba <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80051a6:	e008      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
      return;
 80051a8:	bf00      	nop
 80051aa:	e006      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
    return;
 80051ac:	bf00      	nop
 80051ae:	e004      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
      return;
 80051b0:	bf00      	nop
 80051b2:	e002      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
      return;
 80051b4:	bf00      	nop
 80051b6:	e000      	b.n	80051ba <HAL_UART_IRQHandler+0x662>
    return;
 80051b8:	bf00      	nop
  }
}
 80051ba:	37e8      	adds	r7, #232	@ 0xe8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005204:	bf00      	nop
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005218:	bf00      	nop
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	460b      	mov	r3, r1
 800526a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a09      	ldr	r2, [pc, #36]	@ (80052ac <HAL_UART_ReceiverTimeout_Config+0x34>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d009      	beq.n	80052a0 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	683a      	ldr	r2, [r7, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	615a      	str	r2, [r3, #20]
  }
}
 80052a0:	bf00      	nop
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr
 80052ac:	40008000 	.word	0x40008000

080052b0 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a18      	ldr	r2, [pc, #96]	@ (8005320 <HAL_UART_EnableReceiverTimeout+0x70>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d027      	beq.n	8005312 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c8:	2b20      	cmp	r3, #32
 80052ca:	d120      	bne.n	800530e <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d101      	bne.n	80052da <HAL_UART_EnableReceiverTimeout+0x2a>
 80052d6:	2302      	movs	r3, #2
 80052d8:	e01c      	b.n	8005314 <HAL_UART_EnableReceiverTimeout+0x64>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2224      	movs	r2, #36	@ 0x24
 80052e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80052f8:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2220      	movs	r2, #32
 80052fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800530a:	2300      	movs	r3, #0
 800530c:	e002      	b.n	8005314 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800530e:	2302      	movs	r3, #2
 8005310:	e000      	b.n	8005314 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
  }
}
 8005314:	4618      	mov	r0, r3
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr
 8005320:	40008000 	.word	0x40008000

08005324 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8005332:	4618      	mov	r0, r3
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
	...

08005340 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a1a      	ldr	r2, [pc, #104]	@ (80053b4 <UART_InitCallbacksToDefault+0x74>)
 800534c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a19      	ldr	r2, [pc, #100]	@ (80053b8 <UART_InitCallbacksToDefault+0x78>)
 8005354:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a18      	ldr	r2, [pc, #96]	@ (80053bc <UART_InitCallbacksToDefault+0x7c>)
 800535c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a17      	ldr	r2, [pc, #92]	@ (80053c0 <UART_InitCallbacksToDefault+0x80>)
 8005364:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a16      	ldr	r2, [pc, #88]	@ (80053c4 <UART_InitCallbacksToDefault+0x84>)
 800536c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a15      	ldr	r2, [pc, #84]	@ (80053c8 <UART_InitCallbacksToDefault+0x88>)
 8005374:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a14      	ldr	r2, [pc, #80]	@ (80053cc <UART_InitCallbacksToDefault+0x8c>)
 800537c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a13      	ldr	r2, [pc, #76]	@ (80053d0 <UART_InitCallbacksToDefault+0x90>)
 8005384:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a12      	ldr	r2, [pc, #72]	@ (80053d4 <UART_InitCallbacksToDefault+0x94>)
 800538c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a11      	ldr	r2, [pc, #68]	@ (80053d8 <UART_InitCallbacksToDefault+0x98>)
 8005394:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a10      	ldr	r2, [pc, #64]	@ (80053dc <UART_InitCallbacksToDefault+0x9c>)
 800539c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a0f      	ldr	r2, [pc, #60]	@ (80053e0 <UART_InitCallbacksToDefault+0xa0>)
 80053a4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	080051d5 	.word	0x080051d5
 80053b8:	080051c1 	.word	0x080051c1
 80053bc:	080051fd 	.word	0x080051fd
 80053c0:	080051e9 	.word	0x080051e9
 80053c4:	08005211 	.word	0x08005211
 80053c8:	08005225 	.word	0x08005225
 80053cc:	08005239 	.word	0x08005239
 80053d0:	0800524d 	.word	0x0800524d
 80053d4:	08006331 	.word	0x08006331
 80053d8:	08006345 	.word	0x08006345
 80053dc:	08006359 	.word	0x08006359
 80053e0:	08005261 	.word	0x08005261

080053e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053e8:	b08c      	sub	sp, #48	@ 0x30
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053ee:	2300      	movs	r3, #0
 80053f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	689a      	ldr	r2, [r3, #8]
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	431a      	orrs	r2, r3
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	431a      	orrs	r2, r3
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	69db      	ldr	r3, [r3, #28]
 8005408:	4313      	orrs	r3, r2
 800540a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	4baa      	ldr	r3, [pc, #680]	@ (80056bc <UART_SetConfig+0x2d8>)
 8005414:	4013      	ands	r3, r2
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	6812      	ldr	r2, [r2, #0]
 800541a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800541c:	430b      	orrs	r3, r1
 800541e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	68da      	ldr	r2, [r3, #12]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a9f      	ldr	r2, [pc, #636]	@ (80056c0 <UART_SetConfig+0x2dc>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d004      	beq.n	8005450 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800544c:	4313      	orrs	r3, r2
 800544e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800545a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	6812      	ldr	r2, [r2, #0]
 8005462:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005464:	430b      	orrs	r3, r1
 8005466:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546e:	f023 010f 	bic.w	r1, r3, #15
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a90      	ldr	r2, [pc, #576]	@ (80056c4 <UART_SetConfig+0x2e0>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d125      	bne.n	80054d4 <UART_SetConfig+0xf0>
 8005488:	4b8f      	ldr	r3, [pc, #572]	@ (80056c8 <UART_SetConfig+0x2e4>)
 800548a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	2b03      	cmp	r3, #3
 8005494:	d81a      	bhi.n	80054cc <UART_SetConfig+0xe8>
 8005496:	a201      	add	r2, pc, #4	@ (adr r2, 800549c <UART_SetConfig+0xb8>)
 8005498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800549c:	080054ad 	.word	0x080054ad
 80054a0:	080054bd 	.word	0x080054bd
 80054a4:	080054b5 	.word	0x080054b5
 80054a8:	080054c5 	.word	0x080054c5
 80054ac:	2301      	movs	r3, #1
 80054ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054b2:	e116      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80054b4:	2302      	movs	r3, #2
 80054b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ba:	e112      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80054bc:	2304      	movs	r3, #4
 80054be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054c2:	e10e      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80054c4:	2308      	movs	r3, #8
 80054c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ca:	e10a      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80054cc:	2310      	movs	r3, #16
 80054ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054d2:	e106      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a7c      	ldr	r2, [pc, #496]	@ (80056cc <UART_SetConfig+0x2e8>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d138      	bne.n	8005550 <UART_SetConfig+0x16c>
 80054de:	4b7a      	ldr	r3, [pc, #488]	@ (80056c8 <UART_SetConfig+0x2e4>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e4:	f003 030c 	and.w	r3, r3, #12
 80054e8:	2b0c      	cmp	r3, #12
 80054ea:	d82d      	bhi.n	8005548 <UART_SetConfig+0x164>
 80054ec:	a201      	add	r2, pc, #4	@ (adr r2, 80054f4 <UART_SetConfig+0x110>)
 80054ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f2:	bf00      	nop
 80054f4:	08005529 	.word	0x08005529
 80054f8:	08005549 	.word	0x08005549
 80054fc:	08005549 	.word	0x08005549
 8005500:	08005549 	.word	0x08005549
 8005504:	08005539 	.word	0x08005539
 8005508:	08005549 	.word	0x08005549
 800550c:	08005549 	.word	0x08005549
 8005510:	08005549 	.word	0x08005549
 8005514:	08005531 	.word	0x08005531
 8005518:	08005549 	.word	0x08005549
 800551c:	08005549 	.word	0x08005549
 8005520:	08005549 	.word	0x08005549
 8005524:	08005541 	.word	0x08005541
 8005528:	2300      	movs	r3, #0
 800552a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800552e:	e0d8      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005530:	2302      	movs	r3, #2
 8005532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005536:	e0d4      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005538:	2304      	movs	r3, #4
 800553a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800553e:	e0d0      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005540:	2308      	movs	r3, #8
 8005542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005546:	e0cc      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005548:	2310      	movs	r3, #16
 800554a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800554e:	e0c8      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a5e      	ldr	r2, [pc, #376]	@ (80056d0 <UART_SetConfig+0x2ec>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d125      	bne.n	80055a6 <UART_SetConfig+0x1c2>
 800555a:	4b5b      	ldr	r3, [pc, #364]	@ (80056c8 <UART_SetConfig+0x2e4>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005560:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005564:	2b30      	cmp	r3, #48	@ 0x30
 8005566:	d016      	beq.n	8005596 <UART_SetConfig+0x1b2>
 8005568:	2b30      	cmp	r3, #48	@ 0x30
 800556a:	d818      	bhi.n	800559e <UART_SetConfig+0x1ba>
 800556c:	2b20      	cmp	r3, #32
 800556e:	d00a      	beq.n	8005586 <UART_SetConfig+0x1a2>
 8005570:	2b20      	cmp	r3, #32
 8005572:	d814      	bhi.n	800559e <UART_SetConfig+0x1ba>
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <UART_SetConfig+0x19a>
 8005578:	2b10      	cmp	r3, #16
 800557a:	d008      	beq.n	800558e <UART_SetConfig+0x1aa>
 800557c:	e00f      	b.n	800559e <UART_SetConfig+0x1ba>
 800557e:	2300      	movs	r3, #0
 8005580:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005584:	e0ad      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005586:	2302      	movs	r3, #2
 8005588:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800558c:	e0a9      	b.n	80056e2 <UART_SetConfig+0x2fe>
 800558e:	2304      	movs	r3, #4
 8005590:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005594:	e0a5      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005596:	2308      	movs	r3, #8
 8005598:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800559c:	e0a1      	b.n	80056e2 <UART_SetConfig+0x2fe>
 800559e:	2310      	movs	r3, #16
 80055a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055a4:	e09d      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a4a      	ldr	r2, [pc, #296]	@ (80056d4 <UART_SetConfig+0x2f0>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d125      	bne.n	80055fc <UART_SetConfig+0x218>
 80055b0:	4b45      	ldr	r3, [pc, #276]	@ (80056c8 <UART_SetConfig+0x2e4>)
 80055b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80055ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80055bc:	d016      	beq.n	80055ec <UART_SetConfig+0x208>
 80055be:	2bc0      	cmp	r3, #192	@ 0xc0
 80055c0:	d818      	bhi.n	80055f4 <UART_SetConfig+0x210>
 80055c2:	2b80      	cmp	r3, #128	@ 0x80
 80055c4:	d00a      	beq.n	80055dc <UART_SetConfig+0x1f8>
 80055c6:	2b80      	cmp	r3, #128	@ 0x80
 80055c8:	d814      	bhi.n	80055f4 <UART_SetConfig+0x210>
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d002      	beq.n	80055d4 <UART_SetConfig+0x1f0>
 80055ce:	2b40      	cmp	r3, #64	@ 0x40
 80055d0:	d008      	beq.n	80055e4 <UART_SetConfig+0x200>
 80055d2:	e00f      	b.n	80055f4 <UART_SetConfig+0x210>
 80055d4:	2300      	movs	r3, #0
 80055d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055da:	e082      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80055dc:	2302      	movs	r3, #2
 80055de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055e2:	e07e      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80055e4:	2304      	movs	r3, #4
 80055e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055ea:	e07a      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80055ec:	2308      	movs	r3, #8
 80055ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055f2:	e076      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80055f4:	2310      	movs	r3, #16
 80055f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055fa:	e072      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a35      	ldr	r2, [pc, #212]	@ (80056d8 <UART_SetConfig+0x2f4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d12a      	bne.n	800565c <UART_SetConfig+0x278>
 8005606:	4b30      	ldr	r3, [pc, #192]	@ (80056c8 <UART_SetConfig+0x2e4>)
 8005608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005610:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005614:	d01a      	beq.n	800564c <UART_SetConfig+0x268>
 8005616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800561a:	d81b      	bhi.n	8005654 <UART_SetConfig+0x270>
 800561c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005620:	d00c      	beq.n	800563c <UART_SetConfig+0x258>
 8005622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005626:	d815      	bhi.n	8005654 <UART_SetConfig+0x270>
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <UART_SetConfig+0x250>
 800562c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005630:	d008      	beq.n	8005644 <UART_SetConfig+0x260>
 8005632:	e00f      	b.n	8005654 <UART_SetConfig+0x270>
 8005634:	2300      	movs	r3, #0
 8005636:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800563a:	e052      	b.n	80056e2 <UART_SetConfig+0x2fe>
 800563c:	2302      	movs	r3, #2
 800563e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005642:	e04e      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005644:	2304      	movs	r3, #4
 8005646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800564a:	e04a      	b.n	80056e2 <UART_SetConfig+0x2fe>
 800564c:	2308      	movs	r3, #8
 800564e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005652:	e046      	b.n	80056e2 <UART_SetConfig+0x2fe>
 8005654:	2310      	movs	r3, #16
 8005656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800565a:	e042      	b.n	80056e2 <UART_SetConfig+0x2fe>
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a17      	ldr	r2, [pc, #92]	@ (80056c0 <UART_SetConfig+0x2dc>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d13a      	bne.n	80056dc <UART_SetConfig+0x2f8>
 8005666:	4b18      	ldr	r3, [pc, #96]	@ (80056c8 <UART_SetConfig+0x2e4>)
 8005668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800566c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005670:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005674:	d01a      	beq.n	80056ac <UART_SetConfig+0x2c8>
 8005676:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800567a:	d81b      	bhi.n	80056b4 <UART_SetConfig+0x2d0>
 800567c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005680:	d00c      	beq.n	800569c <UART_SetConfig+0x2b8>
 8005682:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005686:	d815      	bhi.n	80056b4 <UART_SetConfig+0x2d0>
 8005688:	2b00      	cmp	r3, #0
 800568a:	d003      	beq.n	8005694 <UART_SetConfig+0x2b0>
 800568c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005690:	d008      	beq.n	80056a4 <UART_SetConfig+0x2c0>
 8005692:	e00f      	b.n	80056b4 <UART_SetConfig+0x2d0>
 8005694:	2300      	movs	r3, #0
 8005696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800569a:	e022      	b.n	80056e2 <UART_SetConfig+0x2fe>
 800569c:	2302      	movs	r3, #2
 800569e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056a2:	e01e      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80056a4:	2304      	movs	r3, #4
 80056a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056aa:	e01a      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80056ac:	2308      	movs	r3, #8
 80056ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056b2:	e016      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80056b4:	2310      	movs	r3, #16
 80056b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ba:	e012      	b.n	80056e2 <UART_SetConfig+0x2fe>
 80056bc:	cfff69f3 	.word	0xcfff69f3
 80056c0:	40008000 	.word	0x40008000
 80056c4:	40013800 	.word	0x40013800
 80056c8:	40021000 	.word	0x40021000
 80056cc:	40004400 	.word	0x40004400
 80056d0:	40004800 	.word	0x40004800
 80056d4:	40004c00 	.word	0x40004c00
 80056d8:	40005000 	.word	0x40005000
 80056dc:	2310      	movs	r3, #16
 80056de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4aae      	ldr	r2, [pc, #696]	@ (80059a0 <UART_SetConfig+0x5bc>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	f040 8097 	bne.w	800581c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80056f2:	2b08      	cmp	r3, #8
 80056f4:	d823      	bhi.n	800573e <UART_SetConfig+0x35a>
 80056f6:	a201      	add	r2, pc, #4	@ (adr r2, 80056fc <UART_SetConfig+0x318>)
 80056f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fc:	08005721 	.word	0x08005721
 8005700:	0800573f 	.word	0x0800573f
 8005704:	08005729 	.word	0x08005729
 8005708:	0800573f 	.word	0x0800573f
 800570c:	0800572f 	.word	0x0800572f
 8005710:	0800573f 	.word	0x0800573f
 8005714:	0800573f 	.word	0x0800573f
 8005718:	0800573f 	.word	0x0800573f
 800571c:	08005737 	.word	0x08005737
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005720:	f7fd fc86 	bl	8003030 <HAL_RCC_GetPCLK1Freq>
 8005724:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005726:	e010      	b.n	800574a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005728:	4b9e      	ldr	r3, [pc, #632]	@ (80059a4 <UART_SetConfig+0x5c0>)
 800572a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800572c:	e00d      	b.n	800574a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800572e:	f7fd fc11 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8005732:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005734:	e009      	b.n	800574a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800573a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800573c:	e005      	b.n	800574a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005748:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800574a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 8130 	beq.w	80059b2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005756:	4a94      	ldr	r2, [pc, #592]	@ (80059a8 <UART_SetConfig+0x5c4>)
 8005758:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800575c:	461a      	mov	r2, r3
 800575e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005760:	fbb3 f3f2 	udiv	r3, r3, r2
 8005764:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	4613      	mov	r3, r2
 800576c:	005b      	lsls	r3, r3, #1
 800576e:	4413      	add	r3, r2
 8005770:	69ba      	ldr	r2, [r7, #24]
 8005772:	429a      	cmp	r2, r3
 8005774:	d305      	bcc.n	8005782 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	429a      	cmp	r2, r3
 8005780:	d903      	bls.n	800578a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005788:	e113      	b.n	80059b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800578a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578c:	2200      	movs	r2, #0
 800578e:	60bb      	str	r3, [r7, #8]
 8005790:	60fa      	str	r2, [r7, #12]
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005796:	4a84      	ldr	r2, [pc, #528]	@ (80059a8 <UART_SetConfig+0x5c4>)
 8005798:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800579c:	b29b      	uxth	r3, r3
 800579e:	2200      	movs	r2, #0
 80057a0:	603b      	str	r3, [r7, #0]
 80057a2:	607a      	str	r2, [r7, #4]
 80057a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057ac:	f7fa fd34 	bl	8000218 <__aeabi_uldivmod>
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	4610      	mov	r0, r2
 80057b6:	4619      	mov	r1, r3
 80057b8:	f04f 0200 	mov.w	r2, #0
 80057bc:	f04f 0300 	mov.w	r3, #0
 80057c0:	020b      	lsls	r3, r1, #8
 80057c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057c6:	0202      	lsls	r2, r0, #8
 80057c8:	6979      	ldr	r1, [r7, #20]
 80057ca:	6849      	ldr	r1, [r1, #4]
 80057cc:	0849      	lsrs	r1, r1, #1
 80057ce:	2000      	movs	r0, #0
 80057d0:	460c      	mov	r4, r1
 80057d2:	4605      	mov	r5, r0
 80057d4:	eb12 0804 	adds.w	r8, r2, r4
 80057d8:	eb43 0905 	adc.w	r9, r3, r5
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	469a      	mov	sl, r3
 80057e4:	4693      	mov	fp, r2
 80057e6:	4652      	mov	r2, sl
 80057e8:	465b      	mov	r3, fp
 80057ea:	4640      	mov	r0, r8
 80057ec:	4649      	mov	r1, r9
 80057ee:	f7fa fd13 	bl	8000218 <__aeabi_uldivmod>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4613      	mov	r3, r2
 80057f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005800:	d308      	bcc.n	8005814 <UART_SetConfig+0x430>
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005808:	d204      	bcs.n	8005814 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	6a3a      	ldr	r2, [r7, #32]
 8005810:	60da      	str	r2, [r3, #12]
 8005812:	e0ce      	b.n	80059b2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800581a:	e0ca      	b.n	80059b2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	69db      	ldr	r3, [r3, #28]
 8005820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005824:	d166      	bne.n	80058f4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005826:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800582a:	2b08      	cmp	r3, #8
 800582c:	d827      	bhi.n	800587e <UART_SetConfig+0x49a>
 800582e:	a201      	add	r2, pc, #4	@ (adr r2, 8005834 <UART_SetConfig+0x450>)
 8005830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005834:	08005859 	.word	0x08005859
 8005838:	08005861 	.word	0x08005861
 800583c:	08005869 	.word	0x08005869
 8005840:	0800587f 	.word	0x0800587f
 8005844:	0800586f 	.word	0x0800586f
 8005848:	0800587f 	.word	0x0800587f
 800584c:	0800587f 	.word	0x0800587f
 8005850:	0800587f 	.word	0x0800587f
 8005854:	08005877 	.word	0x08005877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005858:	f7fd fbea 	bl	8003030 <HAL_RCC_GetPCLK1Freq>
 800585c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800585e:	e014      	b.n	800588a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005860:	f7fd fbfc 	bl	800305c <HAL_RCC_GetPCLK2Freq>
 8005864:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005866:	e010      	b.n	800588a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005868:	4b4e      	ldr	r3, [pc, #312]	@ (80059a4 <UART_SetConfig+0x5c0>)
 800586a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800586c:	e00d      	b.n	800588a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800586e:	f7fd fb71 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8005872:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005874:	e009      	b.n	800588a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005876:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800587a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800587c:	e005      	b.n	800588a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005888:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 8090 	beq.w	80059b2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005896:	4a44      	ldr	r2, [pc, #272]	@ (80059a8 <UART_SetConfig+0x5c4>)
 8005898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800589c:	461a      	mov	r2, r3
 800589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80058a4:	005a      	lsls	r2, r3, #1
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	085b      	lsrs	r3, r3, #1
 80058ac:	441a      	add	r2, r3
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	2b0f      	cmp	r3, #15
 80058bc:	d916      	bls.n	80058ec <UART_SetConfig+0x508>
 80058be:	6a3b      	ldr	r3, [r7, #32]
 80058c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058c4:	d212      	bcs.n	80058ec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	f023 030f 	bic.w	r3, r3, #15
 80058ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058d0:	6a3b      	ldr	r3, [r7, #32]
 80058d2:	085b      	lsrs	r3, r3, #1
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	f003 0307 	and.w	r3, r3, #7
 80058da:	b29a      	uxth	r2, r3
 80058dc:	8bfb      	ldrh	r3, [r7, #30]
 80058de:	4313      	orrs	r3, r2
 80058e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	8bfa      	ldrh	r2, [r7, #30]
 80058e8:	60da      	str	r2, [r3, #12]
 80058ea:	e062      	b.n	80059b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80058f2:	e05e      	b.n	80059b2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d828      	bhi.n	800594e <UART_SetConfig+0x56a>
 80058fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005904 <UART_SetConfig+0x520>)
 80058fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005902:	bf00      	nop
 8005904:	08005929 	.word	0x08005929
 8005908:	08005931 	.word	0x08005931
 800590c:	08005939 	.word	0x08005939
 8005910:	0800594f 	.word	0x0800594f
 8005914:	0800593f 	.word	0x0800593f
 8005918:	0800594f 	.word	0x0800594f
 800591c:	0800594f 	.word	0x0800594f
 8005920:	0800594f 	.word	0x0800594f
 8005924:	08005947 	.word	0x08005947
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005928:	f7fd fb82 	bl	8003030 <HAL_RCC_GetPCLK1Freq>
 800592c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800592e:	e014      	b.n	800595a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005930:	f7fd fb94 	bl	800305c <HAL_RCC_GetPCLK2Freq>
 8005934:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005936:	e010      	b.n	800595a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005938:	4b1a      	ldr	r3, [pc, #104]	@ (80059a4 <UART_SetConfig+0x5c0>)
 800593a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800593c:	e00d      	b.n	800595a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800593e:	f7fd fb09 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8005942:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005944:	e009      	b.n	800595a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005946:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800594a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800594c:	e005      	b.n	800595a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800594e:	2300      	movs	r3, #0
 8005950:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005958:	bf00      	nop
    }

    if (pclk != 0U)
 800595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595c:	2b00      	cmp	r3, #0
 800595e:	d028      	beq.n	80059b2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005964:	4a10      	ldr	r2, [pc, #64]	@ (80059a8 <UART_SetConfig+0x5c4>)
 8005966:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800596a:	461a      	mov	r2, r3
 800596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	085b      	lsrs	r3, r3, #1
 8005978:	441a      	add	r2, r3
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005982:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	2b0f      	cmp	r3, #15
 8005988:	d910      	bls.n	80059ac <UART_SetConfig+0x5c8>
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005990:	d20c      	bcs.n	80059ac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005992:	6a3b      	ldr	r3, [r7, #32]
 8005994:	b29a      	uxth	r2, r3
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	60da      	str	r2, [r3, #12]
 800599c:	e009      	b.n	80059b2 <UART_SetConfig+0x5ce>
 800599e:	bf00      	nop
 80059a0:	40008000 	.word	0x40008000
 80059a4:	00f42400 	.word	0x00f42400
 80059a8:	0800667c 	.word	0x0800667c
      }
      else
      {
        ret = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	2201      	movs	r2, #1
 80059be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2200      	movs	r2, #0
 80059c6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	2200      	movs	r2, #0
 80059cc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80059ce:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3730      	adds	r7, #48	@ 0x30
 80059d6:	46bd      	mov	sp, r7
 80059d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080059dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e8:	f003 0308 	and.w	r3, r3, #8
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00a      	beq.n	8005a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	430a      	orrs	r2, r1
 8005a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00a      	beq.n	8005a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4e:	f003 0304 	and.w	r3, r3, #4
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00a      	beq.n	8005a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a70:	f003 0310 	and.w	r3, r3, #16
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00a      	beq.n	8005a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a92:	f003 0320 	and.w	r3, r3, #32
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00a      	beq.n	8005ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	430a      	orrs	r2, r1
 8005aae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d01a      	beq.n	8005af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ada:	d10a      	bne.n	8005af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	605a      	str	r2, [r3, #4]
  }
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b098      	sub	sp, #96	@ 0x60
 8005b24:	af02      	add	r7, sp, #8
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b30:	f7fb ff02 	bl	8001938 <HAL_GetTick>
 8005b34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0308 	and.w	r3, r3, #8
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d12f      	bne.n	8005ba4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 f88e 	bl	8005c74 <UART_WaitOnFlagUntilTimeout>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d022      	beq.n	8005ba4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b66:	e853 3f00 	ldrex	r3, [r3]
 8005b6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b72:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b84:	e841 2300 	strex	r3, r2, [r1]
 8005b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1e6      	bne.n	8005b5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e063      	b.n	8005c6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0304 	and.w	r3, r3, #4
 8005bae:	2b04      	cmp	r3, #4
 8005bb0:	d149      	bne.n	8005c46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 f857 	bl	8005c74 <UART_WaitOnFlagUntilTimeout>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d03c      	beq.n	8005c46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd4:	e853 3f00 	ldrex	r3, [r3]
 8005bd8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bda:	6a3b      	ldr	r3, [r7, #32]
 8005bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	461a      	mov	r2, r3
 8005be8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bea:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf2:	e841 2300 	strex	r3, r2, [r1]
 8005bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1e6      	bne.n	8005bcc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3308      	adds	r3, #8
 8005c04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	e853 3f00 	ldrex	r3, [r3]
 8005c0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f023 0301 	bic.w	r3, r3, #1
 8005c14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c1e:	61fa      	str	r2, [r7, #28]
 8005c20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c22:	69b9      	ldr	r1, [r7, #24]
 8005c24:	69fa      	ldr	r2, [r7, #28]
 8005c26:	e841 2300 	strex	r3, r2, [r1]
 8005c2a:	617b      	str	r3, [r7, #20]
   return(result);
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1e5      	bne.n	8005bfe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e012      	b.n	8005c6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3758      	adds	r7, #88	@ 0x58
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	603b      	str	r3, [r7, #0]
 8005c80:	4613      	mov	r3, r2
 8005c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c84:	e04f      	b.n	8005d26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8c:	d04b      	beq.n	8005d26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c8e:	f7fb fe53 	bl	8001938 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	69ba      	ldr	r2, [r7, #24]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d302      	bcc.n	8005ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c9e:	69bb      	ldr	r3, [r7, #24]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d101      	bne.n	8005ca8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e04e      	b.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 0304 	and.w	r3, r3, #4
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d037      	beq.n	8005d26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2b80      	cmp	r3, #128	@ 0x80
 8005cba:	d034      	beq.n	8005d26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	2b40      	cmp	r3, #64	@ 0x40
 8005cc0:	d031      	beq.n	8005d26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	69db      	ldr	r3, [r3, #28]
 8005cc8:	f003 0308 	and.w	r3, r3, #8
 8005ccc:	2b08      	cmp	r3, #8
 8005cce:	d110      	bne.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2208      	movs	r2, #8
 8005cd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 f920 	bl	8005f1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2208      	movs	r2, #8
 8005ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e029      	b.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69db      	ldr	r3, [r3, #28]
 8005cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d00:	d111      	bne.n	8005d26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f000 f906 	bl	8005f1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2220      	movs	r2, #32
 8005d16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e00f      	b.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	69da      	ldr	r2, [r3, #28]
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	4013      	ands	r3, r2
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	429a      	cmp	r2, r3
 8005d34:	bf0c      	ite	eq
 8005d36:	2301      	moveq	r3, #1
 8005d38:	2300      	movne	r3, #0
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	79fb      	ldrb	r3, [r7, #7]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d0a0      	beq.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3710      	adds	r7, #16
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
	...

08005d50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b096      	sub	sp, #88	@ 0x58
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	88fa      	ldrh	r2, [r7, #6]
 8005d68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2222      	movs	r2, #34	@ 0x22
 8005d78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d02d      	beq.n	8005de2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d8c:	4a40      	ldr	r2, [pc, #256]	@ (8005e90 <UART_Start_Receive_DMA+0x140>)
 8005d8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d96:	4a3f      	ldr	r2, [pc, #252]	@ (8005e94 <UART_Start_Receive_DMA+0x144>)
 8005d98:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005da0:	4a3d      	ldr	r2, [pc, #244]	@ (8005e98 <UART_Start_Receive_DMA+0x148>)
 8005da2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005daa:	2200      	movs	r2, #0
 8005dac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	3324      	adds	r3, #36	@ 0x24
 8005dba:	4619      	mov	r1, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	88fb      	ldrh	r3, [r7, #6]
 8005dc4:	f7fb ff7c 	bl	8001cc0 <HAL_DMA_Start_IT>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d009      	beq.n	8005de2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2210      	movs	r2, #16
 8005dd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e051      	b.n	8005e86 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d018      	beq.n	8005e1c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005df2:	e853 3f00 	ldrex	r3, [r3]
 8005df6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	461a      	mov	r2, r3
 8005e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e0a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005e0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e10:	e841 2300 	strex	r3, r2, [r1]
 8005e14:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005e16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1e6      	bne.n	8005dea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	3308      	adds	r3, #8
 8005e22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e26:	e853 3f00 	ldrex	r3, [r3]
 8005e2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2e:	f043 0301 	orr.w	r3, r3, #1
 8005e32:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3308      	adds	r3, #8
 8005e3a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005e3c:	637a      	str	r2, [r7, #52]	@ 0x34
 8005e3e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e40:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e44:	e841 2300 	strex	r3, r2, [r1]
 8005e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1e5      	bne.n	8005e1c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3308      	adds	r3, #8
 8005e56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	e853 3f00 	ldrex	r3, [r3]
 8005e5e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	3308      	adds	r3, #8
 8005e6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e70:	623a      	str	r2, [r7, #32]
 8005e72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e74:	69f9      	ldr	r1, [r7, #28]
 8005e76:	6a3a      	ldr	r2, [r7, #32]
 8005e78:	e841 2300 	strex	r3, r2, [r1]
 8005e7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1e5      	bne.n	8005e50 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3758      	adds	r7, #88	@ 0x58
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	080060a9 	.word	0x080060a9
 8005e94:	080061dd 	.word	0x080061dd
 8005e98:	08006223 	.word	0x08006223

08005e9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b08f      	sub	sp, #60	@ 0x3c
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eaa:	6a3b      	ldr	r3, [r7, #32]
 8005eac:	e853 3f00 	ldrex	r3, [r3]
 8005eb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ec4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ec8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005eca:	e841 2300 	strex	r3, r2, [r1]
 8005ece:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1e6      	bne.n	8005ea4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	3308      	adds	r3, #8
 8005edc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	e853 3f00 	ldrex	r3, [r3]
 8005ee4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005eec:	633b      	str	r3, [r7, #48]	@ 0x30
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3308      	adds	r3, #8
 8005ef4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ef6:	61ba      	str	r2, [r7, #24]
 8005ef8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	6979      	ldr	r1, [r7, #20]
 8005efc:	69ba      	ldr	r2, [r7, #24]
 8005efe:	e841 2300 	strex	r3, r2, [r1]
 8005f02:	613b      	str	r3, [r7, #16]
   return(result);
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1e5      	bne.n	8005ed6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2220      	movs	r2, #32
 8005f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8005f12:	bf00      	nop
 8005f14:	373c      	adds	r7, #60	@ 0x3c
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr

08005f1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f1e:	b480      	push	{r7}
 8005f20:	b095      	sub	sp, #84	@ 0x54
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f2e:	e853 3f00 	ldrex	r3, [r3]
 8005f32:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	461a      	mov	r2, r3
 8005f42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f44:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f46:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f4c:	e841 2300 	strex	r3, r2, [r1]
 8005f50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1e6      	bne.n	8005f26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3308      	adds	r3, #8
 8005f5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f60:	6a3b      	ldr	r3, [r7, #32]
 8005f62:	e853 3f00 	ldrex	r3, [r3]
 8005f66:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f6e:	f023 0301 	bic.w	r3, r3, #1
 8005f72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3308      	adds	r3, #8
 8005f7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f84:	e841 2300 	strex	r3, r2, [r1]
 8005f88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1e3      	bne.n	8005f58 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d118      	bne.n	8005fca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	e853 3f00 	ldrex	r3, [r3]
 8005fa4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	f023 0310 	bic.w	r3, r3, #16
 8005fac:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fb6:	61bb      	str	r3, [r7, #24]
 8005fb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fba:	6979      	ldr	r1, [r7, #20]
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	e841 2300 	strex	r3, r2, [r1]
 8005fc2:	613b      	str	r3, [r7, #16]
   return(result);
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1e6      	bne.n	8005f98 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2220      	movs	r2, #32
 8005fce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005fde:	bf00      	nop
 8005fe0:	3754      	adds	r7, #84	@ 0x54
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b090      	sub	sp, #64	@ 0x40
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0320 	and.w	r3, r3, #32
 8006002:	2b00      	cmp	r3, #0
 8006004:	d137      	bne.n	8006076 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8006006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006008:	2200      	movs	r2, #0
 800600a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800600e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3308      	adds	r3, #8
 8006014:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	623b      	str	r3, [r7, #32]
   return(result);
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006024:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	3308      	adds	r3, #8
 800602c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800602e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006030:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006032:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006034:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006036:	e841 2300 	strex	r3, r2, [r1]
 800603a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800603c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1e5      	bne.n	800600e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006056:	637b      	str	r3, [r7, #52]	@ 0x34
 8006058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	461a      	mov	r2, r3
 800605e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006060:	61fb      	str	r3, [r7, #28]
 8006062:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	69b9      	ldr	r1, [r7, #24]
 8006066:	69fa      	ldr	r2, [r7, #28]
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	617b      	str	r3, [r7, #20]
   return(result);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e6      	bne.n	8006042 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006074:	e004      	b.n	8006080 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 8006076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006078:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800607c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800607e:	4798      	blx	r3
}
 8006080:	bf00      	nop
 8006082:	3740      	adds	r7, #64	@ 0x40
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006094:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800609c:	68f8      	ldr	r0, [r7, #12]
 800609e:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060a0:	bf00      	nop
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b09c      	sub	sp, #112	@ 0x70
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0320 	and.w	r3, r3, #32
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d171      	bne.n	80061a8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80060c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060c6:	2200      	movs	r2, #0
 80060c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060d4:	e853 3f00 	ldrex	r3, [r3]
 80060d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80060da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80060e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80060ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80060ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80060f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80060f2:	e841 2300 	strex	r3, r2, [r1]
 80060f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80060f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1e6      	bne.n	80060cc <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	3308      	adds	r3, #8
 8006104:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006108:	e853 3f00 	ldrex	r3, [r3]
 800610c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800610e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006110:	f023 0301 	bic.w	r3, r3, #1
 8006114:	667b      	str	r3, [r7, #100]	@ 0x64
 8006116:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3308      	adds	r3, #8
 800611c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800611e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006120:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006122:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006124:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006126:	e841 2300 	strex	r3, r2, [r1]
 800612a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800612c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1e5      	bne.n	80060fe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3308      	adds	r3, #8
 8006138:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613c:	e853 3f00 	ldrex	r3, [r3]
 8006140:	623b      	str	r3, [r7, #32]
   return(result);
 8006142:	6a3b      	ldr	r3, [r7, #32]
 8006144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006148:	663b      	str	r3, [r7, #96]	@ 0x60
 800614a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3308      	adds	r3, #8
 8006150:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006152:	633a      	str	r2, [r7, #48]	@ 0x30
 8006154:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006156:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006158:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800615a:	e841 2300 	strex	r3, r2, [r1]
 800615e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1e5      	bne.n	8006132 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006166:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006168:	2220      	movs	r2, #32
 800616a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800616e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006170:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006172:	2b01      	cmp	r3, #1
 8006174:	d118      	bne.n	80061a8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006176:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	e853 3f00 	ldrex	r3, [r3]
 8006182:	60fb      	str	r3, [r7, #12]
   return(result);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 0310 	bic.w	r3, r3, #16
 800618a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800618c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	461a      	mov	r2, r3
 8006192:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006194:	61fb      	str	r3, [r7, #28]
 8006196:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006198:	69b9      	ldr	r1, [r7, #24]
 800619a:	69fa      	ldr	r2, [r7, #28]
 800619c:	e841 2300 	strex	r3, r2, [r1]
 80061a0:	617b      	str	r3, [r7, #20]
   return(result);
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1e6      	bne.n	8006176 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061aa:	2200      	movs	r2, #0
 80061ac:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d109      	bne.n	80061ca <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 80061b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80061bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80061be:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80061c2:	4611      	mov	r1, r2
 80061c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80061c6:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061c8:	e004      	b.n	80061d4 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 80061ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80061d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80061d2:	4798      	blx	r3
}
 80061d4:	bf00      	nop
 80061d6:	3770      	adds	r7, #112	@ 0x70
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2201      	movs	r2, #1
 80061ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d10b      	bne.n	8006210 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8006204:	0852      	lsrs	r2, r2, #1
 8006206:	b292      	uxth	r2, r2
 8006208:	4611      	mov	r1, r2
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800620e:	e004      	b.n	800621a <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	4798      	blx	r3
}
 800621a:	bf00      	nop
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006222:	b580      	push	{r7, lr}
 8006224:	b086      	sub	sp, #24
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800622e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006236:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800623e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800624a:	2b80      	cmp	r3, #128	@ 0x80
 800624c:	d109      	bne.n	8006262 <UART_DMAError+0x40>
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2b21      	cmp	r3, #33	@ 0x21
 8006252:	d106      	bne.n	8006262 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	2200      	movs	r2, #0
 8006258:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800625c:	6978      	ldr	r0, [r7, #20]
 800625e:	f7ff fe1d 	bl	8005e9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800626c:	2b40      	cmp	r3, #64	@ 0x40
 800626e:	d109      	bne.n	8006284 <UART_DMAError+0x62>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2b22      	cmp	r3, #34	@ 0x22
 8006274:	d106      	bne.n	8006284 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2200      	movs	r2, #0
 800627a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800627e:	6978      	ldr	r0, [r7, #20]
 8006280:	f7ff fe4d 	bl	8005f1e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800628a:	f043 0210 	orr.w	r2, r3, #16
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800629a:	6978      	ldr	r0, [r7, #20]
 800629c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800629e:	bf00      	nop
 80062a0:	3718      	adds	r7, #24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b084      	sub	sp, #16
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062ce:	bf00      	nop
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b088      	sub	sp, #32
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	e853 3f00 	ldrex	r3, [r3]
 80062ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062f2:	61fb      	str	r3, [r7, #28]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	461a      	mov	r2, r3
 80062fa:	69fb      	ldr	r3, [r7, #28]
 80062fc:	61bb      	str	r3, [r7, #24]
 80062fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006300:	6979      	ldr	r1, [r7, #20]
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	e841 2300 	strex	r3, r2, [r1]
 8006308:	613b      	str	r3, [r7, #16]
   return(result);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1e6      	bne.n	80062de <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2220      	movs	r2, #32
 8006314:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006328:	bf00      	nop
 800632a:	3720      	adds	r7, #32
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800637a:	2b01      	cmp	r3, #1
 800637c:	d101      	bne.n	8006382 <HAL_UARTEx_DisableFifoMode+0x16>
 800637e:	2302      	movs	r3, #2
 8006380:	e027      	b.n	80063d2 <HAL_UARTEx_DisableFifoMode+0x66>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2224      	movs	r2, #36	@ 0x24
 800638e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0201 	bic.w	r2, r2, #1
 80063a8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80063b0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3714      	adds	r7, #20
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
 80063e6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d101      	bne.n	80063f6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80063f2:	2302      	movs	r3, #2
 80063f4:	e02d      	b.n	8006452 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2224      	movs	r2, #36	@ 0x24
 8006402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0201 	bic.w	r2, r2, #1
 800641c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	430a      	orrs	r2, r1
 8006430:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 f850 	bl	80064d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2220      	movs	r2, #32
 8006444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b084      	sub	sp, #16
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800646a:	2b01      	cmp	r3, #1
 800646c:	d101      	bne.n	8006472 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800646e:	2302      	movs	r3, #2
 8006470:	e02d      	b.n	80064ce <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2224      	movs	r2, #36	@ 0x24
 800647e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0201 	bic.w	r2, r2, #1
 8006498:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	683a      	ldr	r2, [r7, #0]
 80064aa:	430a      	orrs	r2, r1
 80064ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f812 	bl	80064d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2220      	movs	r2, #32
 80064c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
	...

080064d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d108      	bne.n	80064fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80064f8:	e031      	b.n	800655e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80064fa:	2308      	movs	r3, #8
 80064fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80064fe:	2308      	movs	r3, #8
 8006500:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	0e5b      	lsrs	r3, r3, #25
 800650a:	b2db      	uxtb	r3, r3
 800650c:	f003 0307 	and.w	r3, r3, #7
 8006510:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	0f5b      	lsrs	r3, r3, #29
 800651a:	b2db      	uxtb	r3, r3
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006522:	7bbb      	ldrb	r3, [r7, #14]
 8006524:	7b3a      	ldrb	r2, [r7, #12]
 8006526:	4911      	ldr	r1, [pc, #68]	@ (800656c <UARTEx_SetNbDataToProcess+0x94>)
 8006528:	5c8a      	ldrb	r2, [r1, r2]
 800652a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800652e:	7b3a      	ldrb	r2, [r7, #12]
 8006530:	490f      	ldr	r1, [pc, #60]	@ (8006570 <UARTEx_SetNbDataToProcess+0x98>)
 8006532:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006534:	fb93 f3f2 	sdiv	r3, r3, r2
 8006538:	b29a      	uxth	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006540:	7bfb      	ldrb	r3, [r7, #15]
 8006542:	7b7a      	ldrb	r2, [r7, #13]
 8006544:	4909      	ldr	r1, [pc, #36]	@ (800656c <UARTEx_SetNbDataToProcess+0x94>)
 8006546:	5c8a      	ldrb	r2, [r1, r2]
 8006548:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800654c:	7b7a      	ldrb	r2, [r7, #13]
 800654e:	4908      	ldr	r1, [pc, #32]	@ (8006570 <UARTEx_SetNbDataToProcess+0x98>)
 8006550:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006552:	fb93 f3f2 	sdiv	r3, r3, r2
 8006556:	b29a      	uxth	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800655e:	bf00      	nop
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	08006694 	.word	0x08006694
 8006570:	0800669c 	.word	0x0800669c

08006574 <memset>:
 8006574:	4402      	add	r2, r0
 8006576:	4603      	mov	r3, r0
 8006578:	4293      	cmp	r3, r2
 800657a:	d100      	bne.n	800657e <memset+0xa>
 800657c:	4770      	bx	lr
 800657e:	f803 1b01 	strb.w	r1, [r3], #1
 8006582:	e7f9      	b.n	8006578 <memset+0x4>

08006584 <__libc_init_array>:
 8006584:	b570      	push	{r4, r5, r6, lr}
 8006586:	4d0d      	ldr	r5, [pc, #52]	@ (80065bc <__libc_init_array+0x38>)
 8006588:	4c0d      	ldr	r4, [pc, #52]	@ (80065c0 <__libc_init_array+0x3c>)
 800658a:	1b64      	subs	r4, r4, r5
 800658c:	10a4      	asrs	r4, r4, #2
 800658e:	2600      	movs	r6, #0
 8006590:	42a6      	cmp	r6, r4
 8006592:	d109      	bne.n	80065a8 <__libc_init_array+0x24>
 8006594:	4d0b      	ldr	r5, [pc, #44]	@ (80065c4 <__libc_init_array+0x40>)
 8006596:	4c0c      	ldr	r4, [pc, #48]	@ (80065c8 <__libc_init_array+0x44>)
 8006598:	f000 f826 	bl	80065e8 <_init>
 800659c:	1b64      	subs	r4, r4, r5
 800659e:	10a4      	asrs	r4, r4, #2
 80065a0:	2600      	movs	r6, #0
 80065a2:	42a6      	cmp	r6, r4
 80065a4:	d105      	bne.n	80065b2 <__libc_init_array+0x2e>
 80065a6:	bd70      	pop	{r4, r5, r6, pc}
 80065a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80065ac:	4798      	blx	r3
 80065ae:	3601      	adds	r6, #1
 80065b0:	e7ee      	b.n	8006590 <__libc_init_array+0xc>
 80065b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80065b6:	4798      	blx	r3
 80065b8:	3601      	adds	r6, #1
 80065ba:	e7f2      	b.n	80065a2 <__libc_init_array+0x1e>
 80065bc:	080066ac 	.word	0x080066ac
 80065c0:	080066ac 	.word	0x080066ac
 80065c4:	080066ac 	.word	0x080066ac
 80065c8:	080066b0 	.word	0x080066b0

080065cc <memcpy>:
 80065cc:	440a      	add	r2, r1
 80065ce:	4291      	cmp	r1, r2
 80065d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80065d4:	d100      	bne.n	80065d8 <memcpy+0xc>
 80065d6:	4770      	bx	lr
 80065d8:	b510      	push	{r4, lr}
 80065da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065e2:	4291      	cmp	r1, r2
 80065e4:	d1f9      	bne.n	80065da <memcpy+0xe>
 80065e6:	bd10      	pop	{r4, pc}

080065e8 <_init>:
 80065e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ea:	bf00      	nop
 80065ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ee:	bc08      	pop	{r3}
 80065f0:	469e      	mov	lr, r3
 80065f2:	4770      	bx	lr

080065f4 <_fini>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	bf00      	nop
 80065f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fa:	bc08      	pop	{r3}
 80065fc:	469e      	mov	lr, r3
 80065fe:	4770      	bx	lr
