Flow Messages report for top
Thu Feb 11 20:55:59 2021
Quartus Prime Version 19.4.0 Build 64 12/04/2019 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------+
; Flow Messages ;
+---------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 19.4.0 Build 64 12/04/2019 SC Pro Edition
    Info: Processing started: Thu Feb 11 15:22:22 2021
    Info: System process ID: 253601
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off quartus_3 -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "quartus_3"
Info: Revision = "top"
Info: Analyzing source files
Info: Elaborating from top-level entity "top"
Warning (13416): Verilog HDL warning at classificationMNIST.v(597): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 597
Warning (13416): Verilog HDL warning at classificationMNIST.v(598): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 598
Warning (13416): Verilog HDL warning at classificationMNIST.v(606): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 606
Warning (13416): Verilog HDL warning at classificationMNIST.v(607): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 607
Warning (13416): Verilog HDL warning at classificationMNIST.v(747): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 747
Warning (13416): Verilog HDL warning at classificationMNIST.v(748): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 748
Warning (13416): Verilog HDL warning at classificationMNIST.v(756): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 756
Warning (13416): Verilog HDL warning at classificationMNIST.v(757): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 757
Warning (17459): Verilog HDL warning at classificationMNIST.v(3113): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3113
Warning (17459): Verilog HDL warning at classificationMNIST.v(3119): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3119
Warning (17459): Verilog HDL warning at classificationMNIST.v(3132): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3132
Warning (17459): Verilog HDL warning at classificationMNIST.v(3152): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3152
Warning (17459): Verilog HDL warning at classificationMNIST.v(3158): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3158
Warning (17459): Verilog HDL warning at classificationMNIST.v(3178): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3178
Warning (17459): Verilog HDL warning at classificationMNIST.v(3184): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3184
Warning (17459): Verilog HDL warning at classificationMNIST.v(3215): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3215
Warning (17459): Verilog HDL warning at classificationMNIST.v(3221): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3221
Warning (17459): Verilog HDL warning at classificationMNIST.v(3227): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3227
Warning (17459): Verilog HDL warning at classificationMNIST.v(3233): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3233
Warning (17459): Verilog HDL warning at classificationMNIST.v(3239): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3239
Warning (17459): Verilog HDL warning at classificationMNIST.v(3250): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3250
Warning (17459): Verilog HDL warning at classificationMNIST.v(3256): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3256
Warning (17459): Verilog HDL warning at classificationMNIST.v(3262): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3262
Warning (17459): Verilog HDL warning at classificationMNIST.v(3268): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3268
Warning (17459): Verilog HDL warning at classificationMNIST.v(3274): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3274
Warning (17459): Verilog HDL warning at classificationMNIST.v(3280): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3280
Warning (17459): Verilog HDL warning at classificationMNIST.v(3286): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3286
Warning (17459): Verilog HDL warning at classificationMNIST.v(3292): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3292
Warning (17459): Verilog HDL warning at classificationMNIST.v(3298): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3298
Warning (17459): Verilog HDL warning at classificationMNIST.v(3304): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3304
Warning (17459): Verilog HDL warning at classificationMNIST.v(3310): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3310
Warning (17459): Verilog HDL warning at classificationMNIST.v(3316): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3316
Warning (17459): Verilog HDL warning at classificationMNIST.v(3329): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3329
Warning (17459): Verilog HDL warning at classificationMNIST.v(3342): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3342
Warning (17459): Verilog HDL warning at classificationMNIST.v(3355): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3355
Warning (17459): Verilog HDL warning at classificationMNIST.v(3368): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3368
Warning (17459): Verilog HDL warning at classificationMNIST.v(3388): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3388
Warning (17459): Verilog HDL warning at classificationMNIST.v(3394): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3394
Warning (17459): Verilog HDL warning at classificationMNIST.v(3407): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3407
Warning (17459): Verilog HDL warning at classificationMNIST.v(3443): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3443
Warning (17459): Verilog HDL warning at classificationMNIST.v(3456): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3456
Warning (17459): Verilog HDL warning at classificationMNIST.v(3476): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3476
Warning (17459): Verilog HDL warning at classificationMNIST.v(3482): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3482
Warning (17459): Verilog HDL warning at classificationMNIST.v(3502): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3502
Warning (17459): Verilog HDL warning at classificationMNIST.v(3508): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3508
Warning (17459): Verilog HDL warning at classificationMNIST.v(3526): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3526
Warning (17459): Verilog HDL warning at classificationMNIST.v(3540): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3540
Warning (17459): Verilog HDL warning at classificationMNIST.v(3546): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3546
Warning (17459): Verilog HDL warning at classificationMNIST.v(3564): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3564
Warning (17459): Verilog HDL warning at classificationMNIST.v(3577): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3577
Warning (17459): Verilog HDL warning at classificationMNIST.v(3590): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3590
Warning (17459): Verilog HDL warning at classificationMNIST.v(3610): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3610
Warning (17459): Verilog HDL warning at classificationMNIST.v(3616): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3616
Warning (17459): Verilog HDL warning at classificationMNIST.v(3636): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3636
Warning (17459): Verilog HDL warning at classificationMNIST.v(3642): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3642
Warning (17459): Verilog HDL warning at classificationMNIST.v(3662): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3662
Warning (17459): Verilog HDL warning at classificationMNIST.v(3668): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3668
Warning (17459): Verilog HDL warning at classificationMNIST.v(3681): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3681
Warning (17459): Verilog HDL warning at classificationMNIST.v(3715): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3715
Warning (17459): Verilog HDL warning at classificationMNIST.v(3721): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3721
Warning (17459): Verilog HDL warning at classificationMNIST.v(3727): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3727
Warning (17459): Verilog HDL warning at classificationMNIST.v(3733): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3733
Warning (17459): Verilog HDL warning at classificationMNIST.v(3739): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3739
Warning (17459): Verilog HDL warning at classificationMNIST.v(3745): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3745
Warning (17459): Verilog HDL warning at classificationMNIST.v(3758): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3758
Warning (17459): Verilog HDL warning at classificationMNIST.v(3771): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3771
Warning (17459): Verilog HDL warning at classificationMNIST.v(3784): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3784
Warning (17459): Verilog HDL warning at classificationMNIST.v(3880): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3880
Warning (17459): Verilog HDL warning at classificationMNIST.v(3906): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3906
Warning (17459): Verilog HDL warning at classificationMNIST.v(3920): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3920
Warning (17459): Verilog HDL warning at classificationMNIST.v(3926): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3926
Warning (17459): Verilog HDL warning at classificationMNIST.v(3937): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3937
Warning (17459): Verilog HDL warning at classificationMNIST.v(3943): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3943
Warning (17459): Verilog HDL warning at classificationMNIST.v(3954): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3954
Warning (17459): Verilog HDL warning at classificationMNIST.v(3960): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3960
Warning (17459): Verilog HDL warning at classificationMNIST.v(3966): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3966
Warning (17459): Verilog HDL warning at classificationMNIST.v(3972): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3972
Warning (17459): Verilog HDL warning at classificationMNIST.v(3978): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3978
Warning (17459): Verilog HDL warning at classificationMNIST.v(3984): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3984
Warning (17459): Verilog HDL warning at classificationMNIST.v(3990): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 3990
Warning (17459): Verilog HDL warning at classificationMNIST.v(4001): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4001
Warning (17459): Verilog HDL warning at classificationMNIST.v(4007): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4007
Warning (17459): Verilog HDL warning at classificationMNIST.v(4013): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4013
Warning (17459): Verilog HDL warning at classificationMNIST.v(4033): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4033
Warning (17459): Verilog HDL warning at classificationMNIST.v(4039): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4039
Warning (17459): Verilog HDL warning at classificationMNIST.v(4059): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4059
Warning (17459): Verilog HDL warning at classificationMNIST.v(4065): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4065
Warning (17459): Verilog HDL warning at classificationMNIST.v(4085): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4085
Warning (17459): Verilog HDL warning at classificationMNIST.v(4091): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4091
Warning (17459): Verilog HDL warning at classificationMNIST.v(4110): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4110
Warning (17459): Verilog HDL warning at classificationMNIST.v(4116): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4116
Warning (17459): Verilog HDL warning at classificationMNIST.v(4122): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4122
Warning (17459): Verilog HDL warning at classificationMNIST.v(4135): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4135
Warning (17459): Verilog HDL warning at classificationMNIST.v(4169): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4169
Warning (17459): Verilog HDL warning at classificationMNIST.v(4175): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4175
Warning (17459): Verilog HDL warning at classificationMNIST.v(4195): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4195
Warning (17459): Verilog HDL warning at classificationMNIST.v(4201): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4201
Warning (17459): Verilog HDL warning at classificationMNIST.v(4221): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4221
Warning (17459): Verilog HDL warning at classificationMNIST.v(4227): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4227
Warning (17459): Verilog HDL warning at classificationMNIST.v(4247): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4247
Warning (17459): Verilog HDL warning at classificationMNIST.v(4253): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4253
Warning (17459): Verilog HDL warning at classificationMNIST.v(4309): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4309
Warning (17459): Verilog HDL warning at classificationMNIST.v(4349): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4349
Warning (17459): Verilog HDL warning at classificationMNIST.v(4355): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4355
Warning (17459): Verilog HDL warning at classificationMNIST.v(4361): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4361
Warning (17459): Verilog HDL warning at classificationMNIST.v(4367): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4367
Warning (17459): Verilog HDL warning at classificationMNIST.v(4383): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4383
Warning (17459): Verilog HDL warning at classificationMNIST.v(4396): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4396
Warning (17459): Verilog HDL warning at classificationMNIST.v(4409): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4409
Warning (17459): Verilog HDL warning at classificationMNIST.v(4487): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4487
Warning (17459): Verilog HDL warning at classificationMNIST.v(4493): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4493
Warning (17459): Verilog HDL warning at classificationMNIST.v(4499): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4499
Warning (17459): Verilog HDL warning at classificationMNIST.v(4505): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4505
Warning (17459): Verilog HDL warning at classificationMNIST.v(4511): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4511
Warning (17459): Verilog HDL warning at classificationMNIST.v(4517): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4517
Warning (17459): Verilog HDL warning at classificationMNIST.v(4523): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4523
Warning (17459): Verilog HDL warning at classificationMNIST.v(4529): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4529
Warning (17459): Verilog HDL warning at classificationMNIST.v(4579): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4579
Warning (17459): Verilog HDL warning at classificationMNIST.v(4585): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4585
Warning (17459): Verilog HDL warning at classificationMNIST.v(4591): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4591
Warning (17459): Verilog HDL warning at classificationMNIST.v(4597): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4597
Warning (17459): Verilog HDL warning at classificationMNIST.v(4603): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4603
Warning (17459): Verilog HDL warning at classificationMNIST.v(4609): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4609
Warning (17459): Verilog HDL warning at classificationMNIST.v(4615): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4615
Warning (17459): Verilog HDL warning at classificationMNIST.v(4621): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4621
Warning (17459): Verilog HDL warning at classificationMNIST.v(4671): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4671
Warning (17459): Verilog HDL warning at classificationMNIST.v(4677): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4677
Warning (17459): Verilog HDL warning at classificationMNIST.v(4683): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4683
Warning (17459): Verilog HDL warning at classificationMNIST.v(4689): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4689
Warning (17459): Verilog HDL warning at classificationMNIST.v(4695): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4695
Warning (17459): Verilog HDL warning at classificationMNIST.v(4701): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4701
Warning (17459): Verilog HDL warning at classificationMNIST.v(4707): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4707
Warning (17459): Verilog HDL warning at classificationMNIST.v(4713): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4713
Warning (17459): Verilog HDL warning at classificationMNIST.v(4726): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4726
Warning (17459): Verilog HDL warning at classificationMNIST.v(4739): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4739
Warning (17459): Verilog HDL warning at classificationMNIST.v(4759): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4759
Warning (17459): Verilog HDL warning at classificationMNIST.v(4765): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4765
Warning (17459): Verilog HDL warning at classificationMNIST.v(4785): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4785
Warning (17459): Verilog HDL warning at classificationMNIST.v(4791): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4791
Warning (17459): Verilog HDL warning at classificationMNIST.v(4812): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4812
Warning (17459): Verilog HDL warning at classificationMNIST.v(4818): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4818
Warning (17459): Verilog HDL warning at classificationMNIST.v(4831): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4831
Warning (17459): Verilog HDL warning at classificationMNIST.v(4844): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4844
Warning (17459): Verilog HDL warning at classificationMNIST.v(4864): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4864
Warning (17459): Verilog HDL warning at classificationMNIST.v(4870): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4870
Warning (17459): Verilog HDL warning at classificationMNIST.v(4883): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4883
Warning (17459): Verilog HDL warning at classificationMNIST.v(4909): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4909
Warning (17459): Verilog HDL warning at classificationMNIST.v(4922): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 4922
Warning (17459): Verilog HDL warning at classificationMNIST.v(5384): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 5384
Warning (17459): Verilog HDL warning at classificationMNIST.v(5390): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 5390
Warning (17459): Verilog HDL warning at classificationMNIST.v(5816): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 5816
Warning (17459): Verilog HDL warning at classificationMNIST.v(5822): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 5822
Warning (16788): Net "memory_controller_waitrequest" does not have a driver at classificationMNIST.v(61) File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 61
Warning (16788): Net "clk2x" does not have a driver at classificationMNIST.v(99) File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 99
Warning (16788): Net "clk1x_follower" does not have a driver at classificationMNIST.v(100) File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/classificationMNIST.v Line: 100
Info: Found 20 design entities
Info: There are 21 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|temp3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|temp1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|temp0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|param2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter NUMWORDS_B set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|param1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 7840
        Info (286033): Parameter NUMWORDS_B set to 7840
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|param0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|ln2HI31|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|ln2LO32|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|halF33|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
Info (286030): Timing-Driven Synthesis is running
Info (17049): 530 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 5410 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 5081 logic cells
    Info (21064): Implemented 288 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 1608 megabytes
    Info: Processing ended: Thu Feb 11 15:22:52 2021
    Info: Elapsed time: 00:00:30
    Info: System process ID: 253601
Can't read Quartus Prime message file /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_3/qdb/_compiler/top/_flat/19.4.0/legacy/1/top.fit.plan.header.qmsgdb.
Make sure the file exists and is up to date, and you have permission to read and write the file.
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:01
Info (119006): Selected device 10CX085YU484I5G for design "top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:07
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location V7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (12677): No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 6 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 6 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~inputCLKENA0 (3203 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2J_G_I22
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332144): No user constrained base clocks found in the design. They will be automatically derived.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 92 registers into blocks of type DSP block
Warning (16229): One or more output registers failed to be packed into a DSP bank due to multiple fan-outs from the DSP block
Warning (16067): 4 out of 4 DSP block(s) in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks. The "Fixed Point DSP Register Packing Details" Fitter report indicates which DSP blocks are affected.
    Warning (16069): 4 DSP block(s) are partially registered - they use some, but not all of the recommended internal DSP register banks. Intel advises using all the recommended internal DSP register banks for high performance designs.
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:00:23
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:19
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during Placement is 1.24 seconds.
Info (170193): Fitter routing operations beginning
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during Routing is 1.28 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:24
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:08
Info (20274): Successfully committed final database.
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 6519 megabytes
    Info: Processing ended: Thu Feb 11 15:24:34 2021
    Info: Elapsed time: 00:01:39
    Info: System process ID: 273696
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.4.0 Build 64 12/04/2019 SC Pro Edition
    Info: Processing started: Thu Feb 11 15:24:38 2021
    Info: System process ID: 39479
Info: Command: quartus_sta quartus_3 -c top --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:01
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (19449): Reading SDC files elapsed 00:00:00.
Critical Warning (19317): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.057
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -6.057           -5238.354        clk 
Info (332146): Worst-case hold slack is 0.057
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.057               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.180
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -1.180            -197.366        clk 
Info: Analyzing Slow 900mV -40C Model
Info (332146): Worst-case setup slack is -6.496
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -6.496           -5025.179        clk 
Info (332146): Worst-case hold slack is 0.050
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.050               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.270
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -1.270            -197.954        clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is -3.410
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -3.410           -2668.550        clk 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.020               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.550
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -0.550            -109.230        clk 
Info: Analyzing Fast 900mV -40C Model
Info (332146): Worst-case setup slack is -2.662
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -2.662           -1763.597        clk 
Info (332146): Worst-case hold slack is 0.017
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.017               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.570
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -0.570            -132.142        clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 3432 megabytes
    Info: Processing ended: Thu Feb 11 15:24:46 2021
    Info: Elapsed time: 00:00:08
    Info: System process ID: 39479
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 19.4.0 Build 64 12/04/2019 SC Pro Edition
    Info: Processing started: Thu Feb 11 15:24:49 2021
    Info: System process ID: 45753
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off quartus_3 -c top
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2769 megabytes
    Info: Processing ended: Thu Feb 11 15:25:07 2021
    Info: Elapsed time: 00:00:18
    Info: System process ID: 45753


