ARM MP+isb+dsb
"ISBdWW Rfe DSBdRR Fre"
Cycle=Rfe DSBdRR Fre ISBdWW
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0            | P1            ;
 MOV R0, #1    | LDR R0, [%y1] ;
 STR R0, [%x0] | DSB           ;
 ISB           | LDR R1, [%x1] ;
 MOV R1, #1    |               ;
 STR R1, [%y0] |               ;
exists
(1:R0=1 /\ 1:R1=0)
