$date
	Mon Sep 07 14:56:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # D $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
x!
$end
#80
1#
#100
1!
b1 $
1"
#180
0#
#200
b10 $
0"
#300
0!
b11 $
1"
#380
1#
#400
b100 $
0"
#480
0#
#500
b101 $
1"
#580
1#
#600
b110 $
0"
#700
1!
b111 $
1"
#800
b1000 $
0"
#900
b1001 $
1"
#1000
b1010 $
0"
#1100
b1011 $
1"
