# Register Region: DMA0


## Info

| Name | value |
| --- | --- |
| base | 0x7e007000 |

## Registers

| register name | address | type | width | mask | reset |
| --- | --- | --- | --- | --- | --- |
| [DMA0_CS](#dma0_cs) | 0x7e007000 | RW | 32 | 0xf0ff017f | 0000000000 |
| [DMA0_CONBLK_AD](#dma0_conblk_ad) | 0x7e007004 | RW | 32 | 0xffffffe0 | 0000000000 |
| [DMA0_TI](#dma0_ti) | 0x7e007008 | RO | 27 | 0x07fffffb |  |
| [DMA0_SOURCE_AD](#dma0_source_ad) | 0x7e00700c | RO | 32 | 0xffffffff |  |
| [DMA0_DEST_AD](#dma0_dest_ad) | 0x7e007010 | RO | 32 | 0xffffffff |  |
| [DMA0_TXFR_LEN](#dma0_txfr_len) | 0x7e007014 | RO | 30 | 0x3fffffff |  |
| [DMA0_STRIDE](#dma0_stride) | 0x7e007018 | RO | 32 | 0xffffffff |  |
| [DMA0_NEXTCONBK](#dma0_nextconbk) | 0x7e00701c | RO | 32 | 0xffffffe0 |  |
| [DMA0_DEBUG](#dma0_debug) | 0x7e007020 | RW | 29 | 0x1ffffff7 | 0000000000 |

## Register info


### DMA0_CS
 Address: 0x7e007000

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| DMA0_CS_ACTIVE | 0 | 0 | 0x00000001 | 0xfffffffe | 0x0 |
| DMA0_CS_END | 1 | 1 | 0x00000002 | 0xfffffffd | 0x0 |
| DMA0_CS_INT | 2 | 2 | 0x00000004 | 0xfffffffb | 0x0 |
| DMA0_CS_DREQ | 3 | 3 | 0x00000008 | 0xfffffff7 | 0x0 |
| DMA0_CS_PAUSED | 4 | 4 | 0x00000010 | 0xffffffef | 0x0 |
| DMA0_CS_DREQ_STOPS_DMA | 5 | 5 | 0x00000020 | 0xffffffdf | 0x0 |
| DMA0_CS_WAITING_FOR_OUTSTANDING_WRITES | 6 | 6 | 0x00000040 | 0xffffffbf | 0x0 |
| missing definiton | 7 | 7 | NA | NA | NA |
| DMA0_CS_ERROR | 8 | 8 | 0x00000100 | 0xfffffeff | 0x0 |
| missing definiton | 9 | 15 | NA | NA | NA |
| DMA0_CS_PRIORITY | 16 | 19 | 0x000f0000 | 0xfff0ffff | 0x0 |
| DMA0_CS_PANIC_PRIORITY | 20 | 23 | 0x00f00000 | 0xff0fffff | 0x0 |
| missing definiton | 24 | 27 | NA | NA | NA |
| DMA0_CS_WAIT_FOR_OUTSTANDING_WRITES | 28 | 28 | 0x10000000 | 0xefffffff | 0x0 |
| DMA0_CS_DISDEBUG | 29 | 29 | 0x20000000 | 0xdfffffff | 0x0 |
| DMA0_CS_ABORT | 30 | 30 | 0x40000000 | 0xbfffffff | 0x0 |
| DMA0_CS_RESET | 31 | 31 | 0x80000000 | 0x7fffffff | 0x0 |

### DMA0_CONBLK_AD
 Address: 0x7e007004

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| missing definiton | 0 | 4 | NA | NA | NA |
| DMA0_CONBLK_AD_SCB_ADDR | 5 | 31 | 0xffffffe0 | 0x0000001f | 0x0 |

### DMA0_TI
 Address: 0x7e007008

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| DMA0_TI_INTEN | 0 | 0 | 0x00000001 | 0xfffffffe |  |
| DMA0_TI_TDMODE | 1 | 1 | 0x00000002 | 0xfffffffd |  |
| missing definiton | 2 | 2 | NA | NA | NA |
| DMA0_TI_WAIT_RESP | 3 | 3 | 0x00000008 | 0xfffffff7 |  |
| DMA0_TI_DEST_INC | 4 | 4 | 0x00000010 | 0xffffffef |  |
| DMA0_TI_DEST_WIDTH | 5 | 5 | 0x00000020 | 0xffffffdf |  |
| DMA0_TI_DEST_DREQ | 6 | 6 | 0x00000040 | 0xffffffbf |  |
| DMA0_TI_DEST_IGNORE | 7 | 7 | 0x00000080 | 0xffffff7f |  |
| DMA0_TI_SRC_INC | 8 | 8 | 0x00000100 | 0xfffffeff |  |
| DMA0_TI_SRC_WIDTH | 9 | 9 | 0x00000200 | 0xfffffdff |  |
| DMA0_TI_SRC_DREQ | 10 | 10 | 0x00000400 | 0xfffffbff |  |
| DMA0_TI_SRC_IGNORE | 11 | 11 | 0x00000800 | 0xfffff7ff |  |
| DMA0_TI_BURST_LENGTH | 12 | 15 | 0x0000f000 | 0xffff0fff |  |
| DMA0_TI_PERMAP | 16 | 20 | 0x001f0000 | 0xffe0ffff |  |
| DMA0_TI_WAITS | 21 | 25 | 0x03e00000 | 0xfc1fffff |  |
| DMA0_TI_NO_WIDE_BURSTS | 26 | 26 | 0x04000000 | 0xfbffffff |  |

### DMA0_SOURCE_AD
 Address: 0x7e00700c

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| DMA0_SOURCE_AD_S_ADDR | 0 | 31 | 0xffffffff | 0x00000000 |  |

### DMA0_DEST_AD
 Address: 0x7e007010

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| DMA0_DEST_AD_D_ADDR | 0 | 31 | 0xffffffff | 0x00000000 |  |

### DMA0_TXFR_LEN
 Address: 0x7e007014

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| DMA0_TXFR_LEN_XLENGTH | 0 | 15 | 0x0000ffff | 0xffff0000 |  |
| DMA0_TXFR_LEN_YLENGTH | 16 | 29 | 0x3fff0000 | 0xc000ffff |  |

### DMA0_STRIDE
 Address: 0x7e007018

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| DMA0_STRIDE_S_STRIDE | 0 | 15 | 0x0000ffff | 0xffff0000 |  |
| DMA0_STRIDE_D_STRIDE | 16 | 31 | 0xffff0000 | 0x0000ffff |  |

### DMA0_NEXTCONBK
 Address: 0x7e00701c

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| missing definiton | 0 | 4 | NA | NA | NA |
| DMA0_NEXTCONBK_ADDR | 5 | 31 | 0xffffffe0 | 0x0000001f |  |

### DMA0_DEBUG
 Address: 0x7e007020

| field_name | start_bit | end_bit | set | clear | reset |
| --- | --- | --- | --- | --- | --- |
| DMA0_DEBUG_READ_LAST_NOT_SET_ERROR | 0 | 0 | 0x00000001 | 0xfffffffe | 0x0 |
| DMA0_DEBUG_FIFO_ERROR | 1 | 1 | 0x00000002 | 0xfffffffd | 0x0 |
| DMA0_DEBUG_READ_ERROR | 2 | 2 | 0x00000004 | 0xfffffffb | 0x0 |
| missing definiton | 3 | 3 | NA | NA | NA |
| DMA0_DEBUG_OUTSTANDING_WRITES | 4 | 7 | 0x000000f0 | 0xffffff0f | 0x0 |
| DMA0_DEBUG_DMA_ID | 8 | 15 | 0x0000ff00 | 0xffff00ff | 0x0 |
| DMA0_DEBUG_DMA_STATE | 16 | 24 | 0x01ff0000 | 0xfe00ffff | 0x0 |
| DMA0_DEBUG_VERSION | 25 | 27 | 0x0e000000 | 0xf1ffffff | 0x0 |
| DMA0_DEBUG_LITE | 28 | 28 | 0x10000000 | 0xefffffff | 0x0 |
