0.4
2016.2
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sim_1/new/sim_subtractor.v,1518342812,verilog,,,,,,,,,,,
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/fourbitadder.v,1518090350,verilog,,,,,,,,,,,
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/inverter.v,1518258678,verilog,,,,,,,,,,,
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/onebitadder.v,1518085842,verilog,,,,,,,,,,,
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/subtractor.v,1518344674,verilog,,,,,,,,,,,
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/two_to_one_multiplexer.v,1518337514,verilog,,,,,,,,,,,
C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/twos_complement.v,1518337568,verilog,,,,,,,,,,,
