Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 30 15:32:04 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file receiver_top_timing_summary_routed.rpt -pb receiver_top_timing_summary_routed.pb -rpx receiver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : receiver_top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.339        0.000                      0                 2113        0.118        0.000                      0                 2113        3.000        0.000                       0                   733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
CLK100_I        {0.000 5.000}      10.000          100.000         
  clk48         {0.000 31.250}     62.500          16.000          
  clk_feedback  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100_I                                                                                                                                                          3.000        0.000                       0                     1  
  clk48              55.339        0.000                      0                 2113        0.118        0.000                      0                 2113       30.750        0.000                       0                   730  
  clk_feedback                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100_I
  To Clock:  CLK100_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk48
  To Clock:  clk48

Setup :            0  Failing Endpoints,  Worst Slack       55.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.339ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/nxt_enc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.952ns (13.535%)  route 6.081ns (86.465%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.706ns = ( 68.206 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.558     6.186    QLINK1/CLK
    SLICE_X16Y12         FDRE                                         r  QLINK1/adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  QLINK1/adr_reg[1]/Q
                         net (fo=150, routed)         4.186    10.829    QLINK1/RAM_reg[15][31][1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.953 r  QLINK1/nxt_enc_data[3]_i_23/O
                         net (fo=1, routed)           0.596    11.548    QLINK1/nxt_enc_data[3]_i_23_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.672 f  QLINK1/nxt_enc_data[3]_i_15/O
                         net (fo=1, routed)           0.466    12.138    QLINK1/nxt_enc_data[3]_i_15_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.262 r  QLINK1/nxt_enc_data[3]_i_4/O
                         net (fo=1, routed)           0.833    13.096    QLINK1/nxt_enc_data[3]_i_4_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    13.220 r  QLINK1/nxt_enc_data[3]_i_1/O
                         net (fo=1, routed)           0.000    13.220    QLINK1/nxt_enc_data[3]
    SLICE_X8Y11          FDRE                                         r  QLINK1/nxt_enc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.439    68.206    QLINK1/CLK
    SLICE_X8Y11          FDRE                                         r  QLINK1/nxt_enc_data_reg[3]/C
                         clock pessimism              0.369    68.575    
                         clock uncertainty           -0.098    68.477    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)        0.081    68.558    QLINK1/nxt_enc_data_reg[3]
  -------------------------------------------------------------------
                         required time                         68.558    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                 55.339    

Slack (MET) :             55.389ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[10][18]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X8Y19          FDRE                                         r  RAM0/RAM_reg[10][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X8Y19          FDRE                                         r  RAM0/RAM_reg[10][18]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.699    67.770    RAM0/RAM_reg[10][18]
  -------------------------------------------------------------------
                         required time                         67.770    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.389    

Slack (MET) :             55.389ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[10][19]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X8Y19          FDRE                                         r  RAM0/RAM_reg[10][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X8Y19          FDRE                                         r  RAM0/RAM_reg[10][19]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.699    67.770    RAM0/RAM_reg[10][19]
  -------------------------------------------------------------------
                         required time                         67.770    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.389    

Slack (MET) :             55.389ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[10][6]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X8Y19          FDRE                                         r  RAM0/RAM_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X8Y19          FDRE                                         r  RAM0/RAM_reg[10][6]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.699    67.770    RAM0/RAM_reg[10][6]
  -------------------------------------------------------------------
                         required time                         67.770    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.389    

Slack (MET) :             55.484ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[8][18]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][18]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.604    67.865    RAM0/RAM_reg[8][18]
  -------------------------------------------------------------------
                         required time                         67.865    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.484    

Slack (MET) :             55.484ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[8][19]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][19]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.604    67.865    RAM0/RAM_reg[8][19]
  -------------------------------------------------------------------
                         required time                         67.865    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.484    

Slack (MET) :             55.484ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[8][5]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][5]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.604    67.865    RAM0/RAM_reg[8][5]
  -------------------------------------------------------------------
                         required time                         67.865    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.484    

Slack (MET) :             55.484ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[8][6]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][6]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.604    67.865    RAM0/RAM_reg[8][6]
  -------------------------------------------------------------------
                         required time                         67.865    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.484    

Slack (MET) :             55.484ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[8][7]/R
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.419ns (6.772%)  route 5.768ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 68.198 - 62.500 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.566     6.194    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.419     6.613 r  QLINK1/sys_reset_reg/Q
                         net (fo=673, routed)         5.768    12.382    RAM0/SR[0]
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.431    68.198    RAM0/CLK
    SLICE_X9Y19          FDRE                                         r  RAM0/RAM_reg[8][7]/C
                         clock pessimism              0.369    68.567    
                         clock uncertainty           -0.098    68.469    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.604    67.865    RAM0/RAM_reg[8][7]
  -------------------------------------------------------------------
                         required time                         67.865    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 55.484    

Slack (MET) :             55.597ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.974ns (15.509%)  route 5.306ns (84.491%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 68.203 - 62.500 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.560     6.188    QLINK1/DECODE/CLK
    SLICE_X13Y7          FDRE                                         r  QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=17, routed)          2.313     8.957    QLINK1/DECODE/dec_data[6]
    SLICE_X16Y10         LUT4 (Prop_lut4_I1_O)        0.124     9.081 r  QLINK1/DECODE/FSM_onehot_rx_state[0]_i_6/O
                         net (fo=2, routed)           0.509     9.589    QLINK1/DECODE/FSM_onehot_rx_state[0]_i_6_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.713 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=1, routed)           0.659    10.372    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124    10.496 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.190    11.685    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X14Y15         LUT3 (Prop_lut3_I1_O)        0.146    11.831 r  QLINK1/DECODE/data32[15]_i_1/O
                         net (fo=4, routed)           0.637    12.468    QLINK1/DECODE_n_62
    SLICE_X16Y16         FDRE                                         r  QLINK1/data32_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    65.014    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.097 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.675    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.766 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         1.436    68.203    QLINK1/CLK
    SLICE_X16Y16         FDRE                                         r  QLINK1/data32_reg[12]/C
                         clock pessimism              0.369    68.572    
                         clock uncertainty           -0.098    68.474    
    SLICE_X16Y16         FDRE (Setup_fdre_C_CE)      -0.409    68.065    QLINK1/data32_reg[12]
  -------------------------------------------------------------------
                         required time                         68.065    
                         arrival time                         -12.468    
  -------------------------------------------------------------------
                         slack                                 55.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.560     1.839    QLINK1/CLK
    SLICE_X15Y12         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  QLINK1/FSM_onehot_rx_state_reg[13]/Q
                         net (fo=5, routed)           0.066     2.046    QLINK1/DECODE/out[13]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.045     2.091 r  QLINK1/DECODE/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    QLINK1/DECODE_n_17
    SLICE_X14Y12         FDSE                                         r  QLINK1/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.828     2.443    QLINK1/CLK
    SLICE_X14Y12         FDSE                                         r  QLINK1/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism             -0.591     1.852    
    SLICE_X14Y12         FDSE (Hold_fdse_C_D)         0.121     1.973    QLINK1/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 QLINK1/buf_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/sys_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.564     1.843    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/buf_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.141     1.984 r  QLINK1/buf_reset_reg/Q
                         net (fo=1, routed)           0.065     2.049    QLINK1/buf_reset
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.834     2.449    QLINK1/CLK
    SLICE_X24Y6          FDRE                                         r  QLINK1/sys_reset_reg/C
                         clock pessimism             -0.606     1.843    
    SLICE_X24Y6          FDRE (Hold_fdre_C_D)         0.075     1.918    QLINK1/sys_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 QLINK1/led_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/LED_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.580     1.859    QLINK1/CLK
    SLICE_X7Y21          FDRE                                         r  QLINK1/led_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     2.000 f  QLINK1/led_idx_reg[0]/Q
                         net (fo=7, routed)           0.089     2.089    QLINK1/led_idx_reg__0[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.045     2.134 r  QLINK1/LED_O_i_1/O
                         net (fo=1, routed)           0.000     2.134    QLINK1/LED_O_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  QLINK1/LED_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.848     2.463    QLINK1/CLK
    SLICE_X6Y21          FDRE                                         r  QLINK1/LED_O_reg/C
                         clock pessimism             -0.591     1.872    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120     1.992    QLINK1/LED_O_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RAM0/data_ram_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.170%)  route 0.328ns (63.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.556     1.835    RAM0/CLK
    SLICE_X16Y14         FDRE                                         r  RAM0/data_ram_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  RAM0/data_ram_o_reg[20]/Q
                         net (fo=1, routed)           0.328     2.304    QLINK1/DECODE/Q[20]
    SLICE_X15Y13         LUT5 (Prop_lut5_I3_O)        0.045     2.349 r  QLINK1/DECODE/data32[20]_i_1/O
                         net (fo=1, routed)           0.000     2.349    QLINK1/DECODE_n_29
    SLICE_X15Y13         FDRE                                         r  QLINK1/data32_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.827     2.442    QLINK1/CLK
    SLICE_X15Y13         FDRE                                         r  QLINK1/data32_reg[20]/C
                         clock pessimism             -0.341     2.101    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.092     2.193    QLINK1/data32_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.555     1.834    QLINK1/CLK
    SLICE_X17Y16         FDRE                                         r  QLINK1/data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  QLINK1/data32_reg[3]/Q
                         net (fo=22, routed)          0.111     2.086    RAM0/D[3]
    SLICE_X19Y15         FDRE                                         r  RAM0/RAM_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.825     2.440    RAM0/CLK
    SLICE_X19Y15         FDRE                                         r  RAM0/RAM_reg[8][3]/C
                         clock pessimism             -0.591     1.849    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.071     1.920    RAM0/RAM_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 QLINK1/DECODE/nxt_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.394%)  route 0.122ns (39.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.562     1.841    QLINK1/DECODE/CLK
    SLICE_X13Y9          FDRE                                         r  QLINK1/DECODE/nxt_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  QLINK1/DECODE/nxt_data_reg[0]/Q
                         net (fo=17, routed)          0.122     2.104    QLINK1/DECODE/dec_data[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.045     2.149 r  QLINK1/DECODE/timestamp_enable_i_1/O
                         net (fo=1, routed)           0.000     2.149    QLINK1/DECODE_n_69
    SLICE_X14Y9          FDRE                                         r  QLINK1/timestamp_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.831     2.446    QLINK1/CLK
    SLICE_X14Y9          FDRE                                         r  QLINK1/timestamp_enable_reg/C
                         clock pessimism             -0.589     1.857    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.120     1.977    QLINK1/timestamp_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RAM0/RAM_reg[10][31]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/data_ram_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.267ns (83.151%)  route 0.054ns (16.849%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.558     1.837    RAM0/CLK
    SLICE_X23Y13         FDRE                                         r  RAM0/RAM_reg[10][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  RAM0/RAM_reg[10][31]/Q
                         net (fo=1, routed)           0.054     2.032    RAM0/RAM_reg[10][31]
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.045     2.077 r  RAM0/data_ram_o[31]_i_8/O
                         net (fo=1, routed)           0.000     2.077    RAM0/data_ram_o[31]_i_8_n_0
    SLICE_X22Y13         MUXF7 (Prop_muxf7_I0_O)      0.062     2.139 r  RAM0/data_ram_o_reg[31]_i_5/O
                         net (fo=1, routed)           0.000     2.139    RAM0/data_ram_o_reg[31]_i_5_n_0
    SLICE_X22Y13         MUXF8 (Prop_muxf8_I1_O)      0.019     2.158 r  RAM0/data_ram_o_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     2.158    RAM0/RAM[0]_0[31]
    SLICE_X22Y13         FDRE                                         r  RAM0/data_ram_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.827     2.442    RAM0/CLK
    SLICE_X22Y13         FDRE                                         r  RAM0/data_ram_o_reg[31]/C
                         clock pessimism             -0.592     1.850    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.134     1.984    RAM0/data_ram_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RAM0/data_ram_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.774%)  route 0.125ns (40.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.556     1.835    RAM0/CLK
    SLICE_X17Y13         FDRE                                         r  RAM0/data_ram_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  RAM0/data_ram_o_reg[30]/Q
                         net (fo=1, routed)           0.125     2.101    QLINK1/DECODE/Q[30]
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.045     2.146 r  QLINK1/DECODE/data32[30]_i_1/O
                         net (fo=1, routed)           0.000     2.146    QLINK1/DECODE_n_19
    SLICE_X18Y12         FDRE                                         r  QLINK1/data32_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.827     2.442    QLINK1/CLK
    SLICE_X18Y12         FDRE                                         r  QLINK1/data32_reg[30]/C
                         clock pessimism             -0.591     1.851    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.121     1.972    QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RAM0/data_ram_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.555     1.834    RAM0/CLK
    SLICE_X19Y16         FDRE                                         r  RAM0/data_ram_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  RAM0/data_ram_o_reg[1]/Q
                         net (fo=1, routed)           0.096     2.071    QLINK1/DECODE/Q[1]
    SLICE_X17Y16         LUT5 (Prop_lut5_I3_O)        0.045     2.116 r  QLINK1/DECODE/data32[1]_i_1/O
                         net (fo=1, routed)           0.000     2.116    QLINK1/DECODE_n_48
    SLICE_X17Y16         FDRE                                         r  QLINK1/data32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.824     2.439    QLINK1/CLK
    SLICE_X17Y16         FDRE                                         r  QLINK1/data32_reg[1]/C
                         clock pessimism             -0.591     1.848    
    SLICE_X17Y16         FDRE (Hold_fdre_C_D)         0.091     1.939    QLINK1/data32_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/RAM_reg[7][26]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.684%)  route 0.132ns (48.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.559     1.838    QLINK1/CLK
    SLICE_X15Y15         FDRE                                         r  QLINK1/data32_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  QLINK1/data32_reg[26]/Q
                         net (fo=21, routed)          0.132     2.111    RAM0/D[26]
    SLICE_X15Y14         FDRE                                         r  RAM0/RAM_reg[7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=728, routed)         0.827     2.442    RAM0/CLK
    SLICE_X15Y14         FDRE                                         r  RAM0/RAM_reg[7][26]/C
                         clock pessimism             -0.589     1.853    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.070     1.923    RAM0/RAM_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk48
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    clk48_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X13Y9      QLINK1/DECODE/nxt_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X15Y8      QLINK1/DECODE/nxt_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X12Y8      QLINK1/DECODE/nxt_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X12Y7      QLINK1/DECODE/nxt_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X13Y8      QLINK1/DECODE/nxt_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y8      QLINK1/DECODE/nxt_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X13Y7      QLINK1/DECODE/nxt_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X14Y11     QLINK1/FSM_onehot_rx_state_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y9      QLINK1/DECODE/nxt_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y11     QLINK1/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y14      QLINK1/clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y14      QLINK1/clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y14      QLINK1/clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y15      QLINK1/clk_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y15      QLINK1/clk_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y15      QLINK1/clk_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y15      QLINK1/clk_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y16      QLINK1/clk_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y18     QLINK1/data32_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y18     QLINK1/data32_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y18      RAM0/RAM_reg[0][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y21     RAM0/RAM_reg[10][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y17     RAM0/RAM_reg[12][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y17     RAM0/RAM_reg[12][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y17     RAM0/RAM_reg[12][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y17     RAM0/RAM_reg[12][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y21     RAM0/RAM_reg[12][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y17     RAM0/RAM_reg[12][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT



