/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * $brcm_Workfile: bchp_fgx_to_hif_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 9/10/07 2:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Sep 10 11:36:35 2007
 *                 MD5 Checksum         fb285bf6233707394ba42557465343cf
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7440/rdb/c0/bchp_fgx_to_hif_intr2.h $
 * 
 * Hydra_Software_Devel/1   9/10/07 2:24p tdo
 * PR34699: 7440C0: RDB to be checked into magnum
 *
 ***************************************************************************/

#ifndef BCHP_FGX_TO_HIF_INTR2_H__
#define BCHP_FGX_TO_HIF_INTR2_H__

/***************************************************************************
 *FGX_TO_HIF_INTR2 - FGX external Level 2 Interrupt Controller - Controls interrupts to host processor(s)
 ***************************************************************************/
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS         0x01b20000 /* CPU interrupt Status Register */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET            0x01b20004 /* CPU interrupt Set Register */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR          0x01b20008 /* CPU interrupt Clear Register */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS    0x01b2000c /* CPU interrupt Mask Status Register */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET       0x01b20010 /* CPU interrupt Mask Set Register */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR     0x01b20014 /* CPU interrupt Mask Clear Register */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS         0x01b20018 /* PCI interrupt Status Register */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET            0x01b2001c /* PCI interrupt Set Register */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR          0x01b20020 /* PCI interrupt Clear Register */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS    0x01b20024 /* PCI interrupt Mask Status Register */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET       0x01b20028 /* PCI interrupt Mask Set Register */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR     0x01b2002c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_reserved0_MASK            0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_reserved0_SHIFT           18

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: TRAP_FIFO_INTR [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_TRAP_FIFO_INTR_MASK       0x00020000
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_TRAP_FIFO_INTR_SHIFT      17

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: TRAP_ERR_INTR [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_TRAP_ERR_INTR_MASK        0x00010000
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_TRAP_ERR_INTR_SHIFT       16

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: UART_RCV_INTR [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_UART_RCV_INTR_MASK        0x00008000
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_UART_RCV_INTR_SHIFT       15

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: UART_XMIT_INTR [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_UART_XMIT_INTR_MASK       0x00004000
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_UART_XMIT_INTR_SHIFT      14

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: DRAM_DBG_INTR [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_DRAM_DBG_INTR_MASK        0x00002000
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_DRAM_DBG_INTR_SHIFT       13

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: SHARF_ERR_INTR [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_ERR_INTR_MASK       0x00001000
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_ERR_INTR_SHIFT      12

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: SHARF_FAIL2_INTR [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_FAIL2_INTR_MASK     0x00000800
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_FAIL2_INTR_SHIFT    11

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: SHARF_FAIL1_INTR [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_FAIL1_INTR_MASK     0x00000400
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_FAIL1_INTR_SHIFT    10

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: SHARF_FAIL0_INTR [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_FAIL0_INTR_MASK     0x00000200
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_FAIL0_INTR_SHIFT    9

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_MEM_DMA1_DONE_MASK  0x00000100
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_MEM_DMA0_DONE_MASK  0x00000080
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_reserved1_MASK            0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_reserved1_SHIFT           2

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: GR_BRIDGE_ERR [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_GR_BRIDGE_ERR_MASK        0x00000002
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_GR_BRIDGE_ERR_SHIFT       1

/* FGX_TO_HIF_INTR2 :: CPU_STATUS :: MUD_INT [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_MUD_INT_MASK              0x00000001
#define BCHP_FGX_TO_HIF_INTR2_CPU_STATUS_MUD_INT_SHIFT             0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: CPU_SET :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_reserved0_MASK               0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_reserved0_SHIFT              18

/* FGX_TO_HIF_INTR2 :: CPU_SET :: TRAP_FIFO_INTR [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_TRAP_FIFO_INTR_MASK          0x00020000
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_TRAP_FIFO_INTR_SHIFT         17

/* FGX_TO_HIF_INTR2 :: CPU_SET :: TRAP_ERR_INTR [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_TRAP_ERR_INTR_MASK           0x00010000
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_TRAP_ERR_INTR_SHIFT          16

/* FGX_TO_HIF_INTR2 :: CPU_SET :: UART_RCV_INTR [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_UART_RCV_INTR_MASK           0x00008000
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_UART_RCV_INTR_SHIFT          15

/* FGX_TO_HIF_INTR2 :: CPU_SET :: UART_XMIT_INTR [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_UART_XMIT_INTR_MASK          0x00004000
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_UART_XMIT_INTR_SHIFT         14

/* FGX_TO_HIF_INTR2 :: CPU_SET :: DRAM_DBG_INTR [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_DRAM_DBG_INTR_MASK           0x00002000
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_DRAM_DBG_INTR_SHIFT          13

/* FGX_TO_HIF_INTR2 :: CPU_SET :: SHARF_ERR_INTR [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_ERR_INTR_MASK          0x00001000
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_ERR_INTR_SHIFT         12

/* FGX_TO_HIF_INTR2 :: CPU_SET :: SHARF_FAIL2_INTR [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_FAIL2_INTR_MASK        0x00000800
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_FAIL2_INTR_SHIFT       11

/* FGX_TO_HIF_INTR2 :: CPU_SET :: SHARF_FAIL1_INTR [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_FAIL1_INTR_MASK        0x00000400
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_FAIL1_INTR_SHIFT       10

/* FGX_TO_HIF_INTR2 :: CPU_SET :: SHARF_FAIL0_INTR [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_FAIL0_INTR_MASK        0x00000200
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_FAIL0_INTR_SHIFT       9

/* FGX_TO_HIF_INTR2 :: CPU_SET :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_MEM_DMA1_DONE_MASK     0x00000100
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_MEM_DMA1_DONE_SHIFT    8

/* FGX_TO_HIF_INTR2 :: CPU_SET :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_MEM_DMA0_DONE_MASK     0x00000080
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_SHARF_MEM_DMA0_DONE_SHIFT    7

/* FGX_TO_HIF_INTR2 :: CPU_SET :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_reserved1_MASK               0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_reserved1_SHIFT              2

/* FGX_TO_HIF_INTR2 :: CPU_SET :: GR_BRIDGE_ERR [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_GR_BRIDGE_ERR_MASK           0x00000002
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_GR_BRIDGE_ERR_SHIFT          1

/* FGX_TO_HIF_INTR2 :: CPU_SET :: MUD_INT [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_MUD_INT_MASK                 0x00000001
#define BCHP_FGX_TO_HIF_INTR2_CPU_SET_MUD_INT_SHIFT                0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_reserved0_MASK             0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_reserved0_SHIFT            18

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: TRAP_FIFO_INTR [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_TRAP_FIFO_INTR_MASK        0x00020000
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_TRAP_FIFO_INTR_SHIFT       17

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: TRAP_ERR_INTR [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_TRAP_ERR_INTR_MASK         0x00010000
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_TRAP_ERR_INTR_SHIFT        16

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: UART_RCV_INTR [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_UART_RCV_INTR_MASK         0x00008000
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_UART_RCV_INTR_SHIFT        15

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: UART_XMIT_INTR [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_UART_XMIT_INTR_MASK        0x00004000
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_UART_XMIT_INTR_SHIFT       14

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: DRAM_DBG_INTR [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_DRAM_DBG_INTR_MASK         0x00002000
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_DRAM_DBG_INTR_SHIFT        13

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: SHARF_ERR_INTR [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_ERR_INTR_MASK        0x00001000
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_ERR_INTR_SHIFT       12

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: SHARF_FAIL2_INTR [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_FAIL2_INTR_MASK      0x00000800
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_FAIL2_INTR_SHIFT     11

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: SHARF_FAIL1_INTR [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_FAIL1_INTR_MASK      0x00000400
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_FAIL1_INTR_SHIFT     10

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: SHARF_FAIL0_INTR [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_FAIL0_INTR_MASK      0x00000200
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_FAIL0_INTR_SHIFT     9

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_MEM_DMA1_DONE_MASK   0x00000100
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_MEM_DMA1_DONE_SHIFT  8

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_MEM_DMA0_DONE_MASK   0x00000080
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_SHARF_MEM_DMA0_DONE_SHIFT  7

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_reserved1_MASK             0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_reserved1_SHIFT            2

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: GR_BRIDGE_ERR [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_GR_BRIDGE_ERR_MASK         0x00000002
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_GR_BRIDGE_ERR_SHIFT        1

/* FGX_TO_HIF_INTR2 :: CPU_CLEAR :: MUD_INT [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_MUD_INT_MASK               0x00000001
#define BCHP_FGX_TO_HIF_INTR2_CPU_CLEAR_MUD_INT_SHIFT              0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_reserved0_MASK       0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT      18

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: TRAP_FIFO_MASK [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_TRAP_FIFO_MASK_MASK  0x00020000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_TRAP_FIFO_MASK_SHIFT 17

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: TRAP_ERR_MASK [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_TRAP_ERR_MASK_MASK   0x00010000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_TRAP_ERR_MASK_SHIFT  16

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: UART_RCV_MASK [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_UART_RCV_MASK_MASK   0x00008000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_UART_RCV_MASK_SHIFT  15

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: UART_XMIT_MASK [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_UART_XMIT_MASK_MASK  0x00004000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_UART_XMIT_MASK_SHIFT 14

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: DRAM_DBG_MASK [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_DRAM_DBG_MASK_MASK   0x00002000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_DRAM_DBG_MASK_SHIFT  13

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: SHARF_ERR_MASK [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_ERR_MASK_MASK  0x00001000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_ERR_MASK_SHIFT 12

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: SHARF_FAIL2_MASK [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_FAIL2_MASK_MASK 0x00000800
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_FAIL2_MASK_SHIFT 11

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: SHARF_FAIL1_MASK [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_FAIL1_MASK_MASK 0x00000400
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_FAIL1_MASK_SHIFT 10

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: SHARF_FAIL0_MASK [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_FAIL0_MASK_MASK 0x00000200
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_FAIL0_MASK_SHIFT 9

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA1_DONE_MASK 0x00000100
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA0_DONE_MASK 0x00000080
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_reserved1_MASK       0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_reserved1_SHIFT      2

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: GR_BRIDGE_ERR_MASK [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_GR_BRIDGE_ERR_MASK_MASK 0x00000002
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_GR_BRIDGE_ERR_MASK_SHIFT 1

/* FGX_TO_HIF_INTR2 :: CPU_MASK_STATUS :: MUD_INT_MASK [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_MUD_INT_MASK_MASK    0x00000001
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_STATUS_MUD_INT_MASK_SHIFT   0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_reserved0_MASK          0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_reserved0_SHIFT         18

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: TRAP_FIFO_MASK [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_TRAP_FIFO_MASK_MASK     0x00020000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_TRAP_FIFO_MASK_SHIFT    17

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: TRAP_ERR_MASK [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_TRAP_ERR_MASK_MASK      0x00010000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_TRAP_ERR_MASK_SHIFT     16

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: UART_RCV_MASK [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_UART_RCV_MASK_MASK      0x00008000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_UART_RCV_MASK_SHIFT     15

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: UART_XMIT_MASK [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_UART_XMIT_MASK_MASK     0x00004000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_UART_XMIT_MASK_SHIFT    14

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: DRAM_DBG_MASK [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_DRAM_DBG_MASK_MASK      0x00002000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_DRAM_DBG_MASK_SHIFT     13

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: SHARF_ERR_MASK [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_ERR_MASK_MASK     0x00001000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_ERR_MASK_SHIFT    12

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: SHARF_FAIL2_MASK [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_FAIL2_MASK_MASK   0x00000800
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_FAIL2_MASK_SHIFT  11

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: SHARF_FAIL1_MASK [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_FAIL1_MASK_MASK   0x00000400
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_FAIL1_MASK_SHIFT  10

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: SHARF_FAIL0_MASK [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_FAIL0_MASK_MASK   0x00000200
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_FAIL0_MASK_SHIFT  9

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_MEM_DMA1_DONE_MASK 0x00000100
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_MEM_DMA0_DONE_MASK 0x00000080
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_reserved1_MASK          0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_reserved1_SHIFT         2

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: GR_BRIDGE_ERR_MASK [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_GR_BRIDGE_ERR_MASK_MASK 0x00000002
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_GR_BRIDGE_ERR_MASK_SHIFT 1

/* FGX_TO_HIF_INTR2 :: CPU_MASK_SET :: MUD_INT_MASK [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_MUD_INT_MASK_MASK       0x00000001
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_SET_MUD_INT_MASK_SHIFT      0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK        0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT       18

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: TRAP_FIFO_MASK [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_TRAP_FIFO_MASK_MASK   0x00020000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_TRAP_FIFO_MASK_SHIFT  17

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: TRAP_ERR_MASK [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_TRAP_ERR_MASK_MASK    0x00010000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_TRAP_ERR_MASK_SHIFT   16

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: UART_RCV_MASK [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_UART_RCV_MASK_MASK    0x00008000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_UART_RCV_MASK_SHIFT   15

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: UART_XMIT_MASK [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_UART_XMIT_MASK_MASK   0x00004000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_UART_XMIT_MASK_SHIFT  14

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: DRAM_DBG_MASK [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_DRAM_DBG_MASK_MASK    0x00002000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_DRAM_DBG_MASK_SHIFT   13

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: SHARF_ERR_MASK [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_ERR_MASK_MASK   0x00001000
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_ERR_MASK_SHIFT  12

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: SHARF_FAIL2_MASK [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_FAIL2_MASK_MASK 0x00000800
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_FAIL2_MASK_SHIFT 11

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: SHARF_FAIL1_MASK [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_FAIL1_MASK_MASK 0x00000400
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_FAIL1_MASK_SHIFT 10

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: SHARF_FAIL0_MASK [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_FAIL0_MASK_MASK 0x00000200
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_FAIL0_MASK_SHIFT 9

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA1_DONE_MASK 0x00000100
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA0_DONE_MASK 0x00000080
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_reserved1_MASK        0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT       2

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: GR_BRIDGE_ERR_MASK [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_GR_BRIDGE_ERR_MASK_MASK 0x00000002
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_GR_BRIDGE_ERR_MASK_SHIFT 1

/* FGX_TO_HIF_INTR2 :: CPU_MASK_CLEAR :: MUD_INT_MASK [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_MUD_INT_MASK_MASK     0x00000001
#define BCHP_FGX_TO_HIF_INTR2_CPU_MASK_CLEAR_MUD_INT_MASK_SHIFT    0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_reserved0_MASK            0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_reserved0_SHIFT           18

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: TRAP_FIFO_INTR [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_TRAP_FIFO_INTR_MASK       0x00020000
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_TRAP_FIFO_INTR_SHIFT      17

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: TRAP_ERR_INTR [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_TRAP_ERR_INTR_MASK        0x00010000
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_TRAP_ERR_INTR_SHIFT       16

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: UART_RCV_INTR [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_UART_RCV_INTR_MASK        0x00008000
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_UART_RCV_INTR_SHIFT       15

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: UART_XMIT_INTR [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_UART_XMIT_INTR_MASK       0x00004000
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_UART_XMIT_INTR_SHIFT      14

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: DRAM_DBG_INTR [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_DRAM_DBG_INTR_MASK        0x00002000
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_DRAM_DBG_INTR_SHIFT       13

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: SHARF_ERR_INTR [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_ERR_INTR_MASK       0x00001000
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_ERR_INTR_SHIFT      12

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: SHARF_FAIL2_INTR [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_FAIL2_INTR_MASK     0x00000800
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_FAIL2_INTR_SHIFT    11

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: SHARF_FAIL1_INTR [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_FAIL1_INTR_MASK     0x00000400
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_FAIL1_INTR_SHIFT    10

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: SHARF_FAIL0_INTR [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_FAIL0_INTR_MASK     0x00000200
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_FAIL0_INTR_SHIFT    9

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_MEM_DMA1_DONE_MASK  0x00000100
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_MEM_DMA0_DONE_MASK  0x00000080
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_reserved1_MASK            0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_reserved1_SHIFT           2

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: GR_BRIDGE_ERR [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_GR_BRIDGE_ERR_MASK        0x00000002
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_GR_BRIDGE_ERR_SHIFT       1

/* FGX_TO_HIF_INTR2 :: PCI_STATUS :: MUD_INT [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_MUD_INT_MASK              0x00000001
#define BCHP_FGX_TO_HIF_INTR2_PCI_STATUS_MUD_INT_SHIFT             0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: PCI_SET :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_reserved0_MASK               0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_reserved0_SHIFT              18

/* FGX_TO_HIF_INTR2 :: PCI_SET :: TRAP_FIFO_INTR [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_TRAP_FIFO_INTR_MASK          0x00020000
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_TRAP_FIFO_INTR_SHIFT         17

/* FGX_TO_HIF_INTR2 :: PCI_SET :: TRAP_ERR_INTR [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_TRAP_ERR_INTR_MASK           0x00010000
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_TRAP_ERR_INTR_SHIFT          16

/* FGX_TO_HIF_INTR2 :: PCI_SET :: UART_RCV_INTR [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_UART_RCV_INTR_MASK           0x00008000
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_UART_RCV_INTR_SHIFT          15

/* FGX_TO_HIF_INTR2 :: PCI_SET :: UART_XMIT_INTR [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_UART_XMIT_INTR_MASK          0x00004000
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_UART_XMIT_INTR_SHIFT         14

/* FGX_TO_HIF_INTR2 :: PCI_SET :: DRAM_DBG_INTR [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_DRAM_DBG_INTR_MASK           0x00002000
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_DRAM_DBG_INTR_SHIFT          13

/* FGX_TO_HIF_INTR2 :: PCI_SET :: SHARF_ERR_INTR [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_ERR_INTR_MASK          0x00001000
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_ERR_INTR_SHIFT         12

/* FGX_TO_HIF_INTR2 :: PCI_SET :: SHARF_FAIL2_INTR [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_FAIL2_INTR_MASK        0x00000800
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_FAIL2_INTR_SHIFT       11

/* FGX_TO_HIF_INTR2 :: PCI_SET :: SHARF_FAIL1_INTR [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_FAIL1_INTR_MASK        0x00000400
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_FAIL1_INTR_SHIFT       10

/* FGX_TO_HIF_INTR2 :: PCI_SET :: SHARF_FAIL0_INTR [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_FAIL0_INTR_MASK        0x00000200
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_FAIL0_INTR_SHIFT       9

/* FGX_TO_HIF_INTR2 :: PCI_SET :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_MEM_DMA1_DONE_MASK     0x00000100
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_MEM_DMA1_DONE_SHIFT    8

/* FGX_TO_HIF_INTR2 :: PCI_SET :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_MEM_DMA0_DONE_MASK     0x00000080
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_SHARF_MEM_DMA0_DONE_SHIFT    7

/* FGX_TO_HIF_INTR2 :: PCI_SET :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_reserved1_MASK               0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_reserved1_SHIFT              2

/* FGX_TO_HIF_INTR2 :: PCI_SET :: GR_BRIDGE_ERR [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_GR_BRIDGE_ERR_MASK           0x00000002
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_GR_BRIDGE_ERR_SHIFT          1

/* FGX_TO_HIF_INTR2 :: PCI_SET :: MUD_INT [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_MUD_INT_MASK                 0x00000001
#define BCHP_FGX_TO_HIF_INTR2_PCI_SET_MUD_INT_SHIFT                0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_reserved0_MASK             0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_reserved0_SHIFT            18

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: TRAP_FIFO_INTR [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_TRAP_FIFO_INTR_MASK        0x00020000
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_TRAP_FIFO_INTR_SHIFT       17

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: TRAP_ERR_INTR [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_TRAP_ERR_INTR_MASK         0x00010000
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_TRAP_ERR_INTR_SHIFT        16

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: UART_RCV_INTR [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_UART_RCV_INTR_MASK         0x00008000
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_UART_RCV_INTR_SHIFT        15

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: UART_XMIT_INTR [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_UART_XMIT_INTR_MASK        0x00004000
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_UART_XMIT_INTR_SHIFT       14

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: DRAM_DBG_INTR [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_DRAM_DBG_INTR_MASK         0x00002000
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_DRAM_DBG_INTR_SHIFT        13

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: SHARF_ERR_INTR [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_ERR_INTR_MASK        0x00001000
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_ERR_INTR_SHIFT       12

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: SHARF_FAIL2_INTR [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_FAIL2_INTR_MASK      0x00000800
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_FAIL2_INTR_SHIFT     11

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: SHARF_FAIL1_INTR [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_FAIL1_INTR_MASK      0x00000400
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_FAIL1_INTR_SHIFT     10

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: SHARF_FAIL0_INTR [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_FAIL0_INTR_MASK      0x00000200
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_FAIL0_INTR_SHIFT     9

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_MEM_DMA1_DONE_MASK   0x00000100
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_MEM_DMA1_DONE_SHIFT  8

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_MEM_DMA0_DONE_MASK   0x00000080
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_SHARF_MEM_DMA0_DONE_SHIFT  7

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_reserved1_MASK             0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_reserved1_SHIFT            2

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: GR_BRIDGE_ERR [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_GR_BRIDGE_ERR_MASK         0x00000002
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_GR_BRIDGE_ERR_SHIFT        1

/* FGX_TO_HIF_INTR2 :: PCI_CLEAR :: MUD_INT [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_MUD_INT_MASK               0x00000001
#define BCHP_FGX_TO_HIF_INTR2_PCI_CLEAR_MUD_INT_SHIFT              0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_reserved0_MASK       0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT      18

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: TRAP_FIFO_MASK [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_TRAP_FIFO_MASK_MASK  0x00020000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_TRAP_FIFO_MASK_SHIFT 17

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: TRAP_ERR_MASK [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_TRAP_ERR_MASK_MASK   0x00010000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_TRAP_ERR_MASK_SHIFT  16

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: UART_RCV_MASK [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_UART_RCV_MASK_MASK   0x00008000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_UART_RCV_MASK_SHIFT  15

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: UART_XMIT_MASK [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_UART_XMIT_MASK_MASK  0x00004000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_UART_XMIT_MASK_SHIFT 14

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: DRAM_DBG_MASK [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_DRAM_DBG_MASK_MASK   0x00002000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_DRAM_DBG_MASK_SHIFT  13

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: SHARF_ERR_MASK [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_ERR_MASK_MASK  0x00001000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_ERR_MASK_SHIFT 12

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: SHARF_FAIL2_MASK [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_FAIL2_MASK_MASK 0x00000800
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_FAIL2_MASK_SHIFT 11

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: SHARF_FAIL1_MASK [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_FAIL1_MASK_MASK 0x00000400
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_FAIL1_MASK_SHIFT 10

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: SHARF_FAIL0_MASK [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_FAIL0_MASK_MASK 0x00000200
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_FAIL0_MASK_SHIFT 9

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA1_DONE_MASK 0x00000100
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA0_DONE_MASK 0x00000080
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_reserved1_MASK       0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_reserved1_SHIFT      2

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: GR_BRIDGE_ERR_MASK [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_GR_BRIDGE_ERR_MASK_MASK 0x00000002
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_GR_BRIDGE_ERR_MASK_SHIFT 1

/* FGX_TO_HIF_INTR2 :: PCI_MASK_STATUS :: MUD_INT_MASK [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_MUD_INT_MASK_MASK    0x00000001
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_STATUS_MUD_INT_MASK_SHIFT   0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_reserved0_MASK          0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_reserved0_SHIFT         18

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: TRAP_FIFO_MASK [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_TRAP_FIFO_MASK_MASK     0x00020000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_TRAP_FIFO_MASK_SHIFT    17

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: TRAP_ERR_MASK [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_TRAP_ERR_MASK_MASK      0x00010000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_TRAP_ERR_MASK_SHIFT     16

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: UART_RCV_MASK [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_UART_RCV_MASK_MASK      0x00008000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_UART_RCV_MASK_SHIFT     15

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: UART_XMIT_MASK [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_UART_XMIT_MASK_MASK     0x00004000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_UART_XMIT_MASK_SHIFT    14

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: DRAM_DBG_MASK [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_DRAM_DBG_MASK_MASK      0x00002000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_DRAM_DBG_MASK_SHIFT     13

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: SHARF_ERR_MASK [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_ERR_MASK_MASK     0x00001000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_ERR_MASK_SHIFT    12

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: SHARF_FAIL2_MASK [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_FAIL2_MASK_MASK   0x00000800
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_FAIL2_MASK_SHIFT  11

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: SHARF_FAIL1_MASK [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_FAIL1_MASK_MASK   0x00000400
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_FAIL1_MASK_SHIFT  10

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: SHARF_FAIL0_MASK [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_FAIL0_MASK_MASK   0x00000200
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_FAIL0_MASK_SHIFT  9

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_MEM_DMA1_DONE_MASK 0x00000100
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_MEM_DMA0_DONE_MASK 0x00000080
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_reserved1_MASK          0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_reserved1_SHIFT         2

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: GR_BRIDGE_ERR_MASK [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_GR_BRIDGE_ERR_MASK_MASK 0x00000002
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_GR_BRIDGE_ERR_MASK_SHIFT 1

/* FGX_TO_HIF_INTR2 :: PCI_MASK_SET :: MUD_INT_MASK [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_MUD_INT_MASK_MASK       0x00000001
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_SET_MUD_INT_MASK_SHIFT      0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK        0xfffc0000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT       18

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: TRAP_FIFO_MASK [17:17] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_TRAP_FIFO_MASK_MASK   0x00020000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_TRAP_FIFO_MASK_SHIFT  17

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: TRAP_ERR_MASK [16:16] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_TRAP_ERR_MASK_MASK    0x00010000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_TRAP_ERR_MASK_SHIFT   16

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: UART_RCV_MASK [15:15] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_UART_RCV_MASK_MASK    0x00008000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_UART_RCV_MASK_SHIFT   15

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: UART_XMIT_MASK [14:14] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_UART_XMIT_MASK_MASK   0x00004000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_UART_XMIT_MASK_SHIFT  14

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: DRAM_DBG_MASK [13:13] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_DRAM_DBG_MASK_MASK    0x00002000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_DRAM_DBG_MASK_SHIFT   13

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: SHARF_ERR_MASK [12:12] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_ERR_MASK_MASK   0x00001000
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_ERR_MASK_SHIFT  12

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: SHARF_FAIL2_MASK [11:11] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_FAIL2_MASK_MASK 0x00000800
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_FAIL2_MASK_SHIFT 11

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: SHARF_FAIL1_MASK [10:10] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_FAIL1_MASK_MASK 0x00000400
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_FAIL1_MASK_SHIFT 10

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: SHARF_FAIL0_MASK [09:09] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_FAIL0_MASK_MASK 0x00000200
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_FAIL0_MASK_SHIFT 9

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: SHARF_MEM_DMA1_DONE [08:08] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA1_DONE_MASK 0x00000100
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA1_DONE_SHIFT 8

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: SHARF_MEM_DMA0_DONE [07:07] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA0_DONE_MASK 0x00000080
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA0_DONE_SHIFT 7

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: reserved1 [06:02] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_reserved1_MASK        0x0000007c
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT       2

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: GR_BRIDGE_ERR_MASK [01:01] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_GR_BRIDGE_ERR_MASK_MASK 0x00000002
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_GR_BRIDGE_ERR_MASK_SHIFT 1

/* FGX_TO_HIF_INTR2 :: PCI_MASK_CLEAR :: MUD_INT_MASK [00:00] */
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_MUD_INT_MASK_MASK     0x00000001
#define BCHP_FGX_TO_HIF_INTR2_PCI_MASK_CLEAR_MUD_INT_MASK_SHIFT    0

#endif /* #ifndef BCHP_FGX_TO_HIF_INTR2_H__ */

/* End of File */
