#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000021ee5f69490 .scope module, "main" "main" 2 43;
 .timescale 0 0;
v0000021ee5fd2a80_0 .var "a_flip_flop", 0 0;
v0000021ee5fd35c0_0 .var "a_latch", 0 0;
v0000021ee5fd23a0_0 .var "a_mux", 0 0;
v0000021ee5fd3200_0 .var "b_mux", 0 0;
v0000021ee5fd3340_0 .var "clk_flip_flop", 0 0;
v0000021ee5fd3a20_0 .var "clk_pseudo_random", 0 0;
v0000021ee5fd24e0_0 .var "f_latch", 0 0;
v0000021ee5fd3480_0 .var "f_mux", 0 0;
RS_0000021ee5f794d8 .resolv tri, L_0000021ee5f62c80, L_0000021ee5fd4bf0;
v0000021ee5fd2580_0 .net8 "out_flip_flop", 0 0, RS_0000021ee5f794d8;  2 drivers
v0000021ee5fd26c0_0 .net "out_latch", 0 0, L_0000021ee5f63770;  1 drivers
v0000021ee5fd3660_0 .net "out_latch_n", 0 0, L_0000021ee5f62ac0;  1 drivers
v0000021ee5fd2760_0 .net "out_mux", 0 0, L_0000021ee5f62c10;  1 drivers
v0000021ee5fd2f80_0 .net "out_pseudo_random", 0 2, L_0000021ee5fd2260;  1 drivers
v0000021ee5fd3020_0 .var "reset_flip_flop", 0 0;
v0000021ee5fd3700_0 .var "reset_latch", 0 0;
v0000021ee5fd2120_0 .var "reset_pseudo_random", 0 0;
E_0000021ee5f67760 .event negedge, v0000021ee5fcd300_0;
E_0000021ee5f667e0 .event posedge, v0000021ee5fccc20_0;
E_0000021ee5f65e20 .event edge, v0000021ee5f63ea0_0;
E_0000021ee5f65e60 .event edge, v0000021ee5f5ed30_0;
E_0000021ee5f662e0 .event edge, v0000021ee5fcbbb0_0, v0000021ee5fca2b0_0, v0000021ee5fca030_0;
E_0000021ee5f66a60 .event edge, v0000021ee5fcbcf0_0, v0000021ee5fcb610_0, v0000021ee5fcab70_0;
S_0000021ee5f6a7c0 .scope module, "test_flip_flop" "flip_flop" 2 55, 2 20 0, S_0000021ee5f69490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "f";
    .port_info 3 /INPUT 1 "reset";
L_0000021ee5f62a50 .functor NOT 1, v0000021ee5fd3340_0, C4<0>, C4<0>, C4<0>;
L_0000021ee5f62c80 .functor NOT 1, L_0000021ee5fd5210, C4<0>, C4<0>, C4<0>;
v0000021ee5fc9f90_0 .net "a", 0 0, v0000021ee5fd2a80_0;  1 drivers
v0000021ee5fca530_0 .net "c1", 0 0, L_0000021ee5f62a50;  1 drivers
v0000021ee5fcaad0_0 .net "c2", 0 0, L_0000021ee5fd50c0;  1 drivers
v0000021ee5fcad50_0 .net "c3", 0 0, L_0000021ee5fd5210;  1 drivers
v0000021ee5fca170_0 .net "f", 0 0, v0000021ee5fd3340_0;  1 drivers
v0000021ee5fca670_0 .net8 "out", 0 0, RS_0000021ee5f794d8;  alias, 2 drivers
v0000021ee5fcafd0_0 .net "reset", 0 0, v0000021ee5fd3020_0;  1 drivers
S_0000021ee5f6e940 .scope module, "g1" "latch" 2 25, 2 11 0, S_0000021ee5f6a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee5fd5360 .functor AND 1, v0000021ee5fd2a80_0, L_0000021ee5fd4b80, C4<1>, C4<1>;
L_0000021ee63a0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd4b80 .functor NOT 1, L_0000021ee63a0088, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd5050 .functor OR 1, L_0000021ee5f62a50, L_0000021ee63a0088, C4<0>, C4<0>;
L_0000021ee5fd50c0 .functor NOT 1, L_0000021ee5fd51a0, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd5520 .functor NOT 1, L_0000021ee5fd50c0, C4<0>, C4<0>, C4<0>;
v0000021ee5f646c0_0 .net *"_ivl_1", 0 0, L_0000021ee5fd4b80;  1 drivers
v0000021ee5f63ea0_0 .net "a", 0 0, v0000021ee5fd2a80_0;  alias, 1 drivers
v0000021ee5f63f40_0 .net "c0", 0 0, L_0000021ee5fd5050;  1 drivers
v0000021ee5f649e0_0 .net "c1", 0 0, L_0000021ee5fd5360;  1 drivers
v0000021ee5f63fe0_0 .net "c2", 0 0, L_0000021ee5fd5520;  1 drivers
v0000021ee5f64120_0 .net "f", 0 0, L_0000021ee5f62a50;  alias, 1 drivers
v0000021ee5f648a0_0 .net "out", 0 0, L_0000021ee5fd51a0;  1 drivers
v0000021ee5f641c0_0 .net "out2", 0 0, L_0000021ee5fd50c0;  alias, 1 drivers
v0000021ee5f64300_0 .net "reset", 0 0, L_0000021ee63a0088;  1 drivers
S_0000021ee5f6c000 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5f6e940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee5fd4d40 .functor AND 1, L_0000021ee5fd5360, L_0000021ee5fd5050, C4<1>, C4<1>;
L_0000021ee5fd5600 .functor AND 1, L_0000021ee5fd5520, L_0000021ee5fd5280, C4<1>, C4<1>;
L_0000021ee5fd5280 .functor NOT 1, L_0000021ee5fd5050, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd51a0 .functor OR 1, L_0000021ee5fd4d40, L_0000021ee5fd5600, C4<0>, C4<0>;
v0000021ee5f65840_0 .net *"_ivl_2", 0 0, L_0000021ee5fd5280;  1 drivers
v0000021ee5f64080_0 .net "a", 0 0, L_0000021ee5fd5360;  alias, 1 drivers
v0000021ee5f658e0_0 .net "b", 0 0, L_0000021ee5fd5520;  alias, 1 drivers
v0000021ee5f65ac0_0 .net "c1", 0 0, L_0000021ee5fd4d40;  1 drivers
v0000021ee5f64c60_0 .net "c2", 0 0, L_0000021ee5fd5600;  1 drivers
v0000021ee5f65b60_0 .net "f", 0 0, L_0000021ee5fd5050;  alias, 1 drivers
v0000021ee5f65480_0 .net "out", 0 0, L_0000021ee5fd51a0;  alias, 1 drivers
S_0000021ee5f6fa30 .scope module, "g2" "latch" 2 26, 2 11 0, S_0000021ee5f6a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee5fd48e0 .functor AND 1, L_0000021ee5fd50c0, L_0000021ee5fd4fe0, C4<1>, C4<1>;
L_0000021ee5fd4fe0 .functor NOT 1, v0000021ee5fd3020_0, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd4800 .functor OR 1, v0000021ee5fd3340_0, v0000021ee5fd3020_0, C4<0>, C4<0>;
L_0000021ee5fd4bf0 .functor NOT 1, L_0000021ee5fd5210, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd52f0 .functor NOT 1, RS_0000021ee5f794d8, C4<0>, C4<0>, C4<0>;
v0000021ee5f64d00_0 .net *"_ivl_1", 0 0, L_0000021ee5fd4fe0;  1 drivers
v0000021ee5f64f80_0 .net "a", 0 0, L_0000021ee5fd50c0;  alias, 1 drivers
v0000021ee5f65160_0 .net "c0", 0 0, L_0000021ee5fd4800;  1 drivers
v0000021ee5f65340_0 .net "c1", 0 0, L_0000021ee5fd48e0;  1 drivers
v0000021ee5f653e0_0 .net "c2", 0 0, L_0000021ee5fd52f0;  1 drivers
v0000021ee5f5ed30_0 .net "f", 0 0, v0000021ee5fd3340_0;  alias, 1 drivers
v0000021ee5f60130_0 .net "out", 0 0, L_0000021ee5fd5210;  alias, 1 drivers
v0000021ee5fcbd90_0 .net8 "out2", 0 0, RS_0000021ee5f794d8;  alias, 2 drivers
v0000021ee5fca5d0_0 .net "reset", 0 0, v0000021ee5fd3020_0;  alias, 1 drivers
S_0000021ee5f71ee0 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5f6fa30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee5fd5590 .functor AND 1, L_0000021ee5fd48e0, L_0000021ee5fd4800, C4<1>, C4<1>;
L_0000021ee5fd4c60 .functor AND 1, L_0000021ee5fd52f0, L_0000021ee5fd4cd0, C4<1>, C4<1>;
L_0000021ee5fd4cd0 .functor NOT 1, L_0000021ee5fd4800, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd5210 .functor OR 1, L_0000021ee5fd5590, L_0000021ee5fd4c60, C4<0>, C4<0>;
v0000021ee5f64760_0 .net *"_ivl_2", 0 0, L_0000021ee5fd4cd0;  1 drivers
v0000021ee5f64a80_0 .net "a", 0 0, L_0000021ee5fd48e0;  alias, 1 drivers
v0000021ee5f644e0_0 .net "b", 0 0, L_0000021ee5fd52f0;  alias, 1 drivers
v0000021ee5f64580_0 .net "c1", 0 0, L_0000021ee5fd5590;  1 drivers
v0000021ee5f64620_0 .net "c2", 0 0, L_0000021ee5fd4c60;  1 drivers
v0000021ee5f64800_0 .net "f", 0 0, L_0000021ee5fd4800;  alias, 1 drivers
v0000021ee5f64b20_0 .net "out", 0 0, L_0000021ee5fd5210;  alias, 1 drivers
S_0000021ee5f72070 .scope module, "test_latch" "latch" 2 51, 2 11 0, S_0000021ee5f69490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee5f634d0 .functor AND 1, v0000021ee5fd35c0_0, L_0000021ee5f62b30, C4<1>, C4<1>;
L_0000021ee5f62b30 .functor NOT 1, v0000021ee5fd3700_0, C4<0>, C4<0>, C4<0>;
L_0000021ee5f632a0 .functor OR 1, v0000021ee5fd24e0_0, v0000021ee5fd3700_0, C4<0>, C4<0>;
L_0000021ee5f62ac0 .functor NOT 1, L_0000021ee5f63770, C4<0>, C4<0>, C4<0>;
L_0000021ee5f638c0 .functor NOT 1, L_0000021ee5f62ac0, C4<0>, C4<0>, C4<0>;
v0000021ee5fcbc50_0 .net *"_ivl_1", 0 0, L_0000021ee5f62b30;  1 drivers
v0000021ee5fca030_0 .net "a", 0 0, v0000021ee5fd35c0_0;  1 drivers
v0000021ee5fca710_0 .net "c0", 0 0, L_0000021ee5f632a0;  1 drivers
v0000021ee5fca7b0_0 .net "c1", 0 0, L_0000021ee5f634d0;  1 drivers
v0000021ee5fcacb0_0 .net "c2", 0 0, L_0000021ee5f638c0;  1 drivers
v0000021ee5fca2b0_0 .net "f", 0 0, v0000021ee5fd24e0_0;  1 drivers
v0000021ee5fcb250_0 .net "out", 0 0, L_0000021ee5f63770;  alias, 1 drivers
v0000021ee5fcadf0_0 .net "out2", 0 0, L_0000021ee5f62ac0;  alias, 1 drivers
v0000021ee5fcbbb0_0 .net "reset", 0 0, v0000021ee5fd3700_0;  1 drivers
S_0000021ee5f3ad20 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5f72070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee5f63310 .functor AND 1, L_0000021ee5f634d0, L_0000021ee5f632a0, C4<1>, C4<1>;
L_0000021ee5f63540 .functor AND 1, L_0000021ee5f638c0, L_0000021ee5f63690, C4<1>, C4<1>;
L_0000021ee5f63690 .functor NOT 1, L_0000021ee5f632a0, C4<0>, C4<0>, C4<0>;
L_0000021ee5f63770 .functor OR 1, L_0000021ee5f63310, L_0000021ee5f63540, C4<0>, C4<0>;
v0000021ee5fca8f0_0 .net *"_ivl_2", 0 0, L_0000021ee5f63690;  1 drivers
v0000021ee5fcb7f0_0 .net "a", 0 0, L_0000021ee5f634d0;  alias, 1 drivers
v0000021ee5fcbe30_0 .net "b", 0 0, L_0000021ee5f638c0;  alias, 1 drivers
v0000021ee5fcbb10_0 .net "c1", 0 0, L_0000021ee5f63310;  1 drivers
v0000021ee5fca990_0 .net "c2", 0 0, L_0000021ee5f63540;  1 drivers
v0000021ee5fcb4d0_0 .net "f", 0 0, L_0000021ee5f632a0;  alias, 1 drivers
v0000021ee5fca210_0 .net "out", 0 0, L_0000021ee5f63770;  alias, 1 drivers
S_0000021ee5f3aeb0 .scope module, "test_mux" "mux" 2 47, 2 1 0, S_0000021ee5f69490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee5f63000 .functor AND 1, v0000021ee5fd23a0_0, v0000021ee5fd3480_0, C4<1>, C4<1>;
L_0000021ee5f631c0 .functor AND 1, v0000021ee5fd3200_0, L_0000021ee5f63460, C4<1>, C4<1>;
L_0000021ee5f63460 .functor NOT 1, v0000021ee5fd3480_0, C4<0>, C4<0>, C4<0>;
L_0000021ee5f62c10 .functor OR 1, L_0000021ee5f63000, L_0000021ee5f631c0, C4<0>, C4<0>;
v0000021ee5fcaa30_0 .net *"_ivl_2", 0 0, L_0000021ee5f63460;  1 drivers
v0000021ee5fcab70_0 .net "a", 0 0, v0000021ee5fd23a0_0;  1 drivers
v0000021ee5fcb610_0 .net "b", 0 0, v0000021ee5fd3200_0;  1 drivers
v0000021ee5fcb070_0 .net "c1", 0 0, L_0000021ee5f63000;  1 drivers
v0000021ee5fcaf30_0 .net "c2", 0 0, L_0000021ee5f631c0;  1 drivers
v0000021ee5fcbcf0_0 .net "f", 0 0, v0000021ee5fd3480_0;  1 drivers
v0000021ee5fcb890_0 .net "out", 0 0, L_0000021ee5f62c10;  alias, 1 drivers
S_0000021ee5f3b040 .scope module, "test_pseudo_random" "pseudo_random" 2 60, 2 32 0, S_0000021ee5f69490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000021ee5fda080 .functor XOR 1, L_0000021ee5fd38e0, L_0000021ee5fd2300, C4<0>, C4<0>;
v0000021ee5fd02f0_0 .net "Q", 0 2, L_0000021ee5fd2260;  alias, 1 drivers
v0000021ee5fd21c0_0 .net *"_ivl_13", 0 0, L_0000021ee5fd38e0;  1 drivers
v0000021ee5fd33e0_0 .net *"_ivl_15", 0 0, L_0000021ee5fd2300;  1 drivers
v0000021ee5fd2620_0 .net "c1", 0 0, L_0000021ee5fda080;  1 drivers
v0000021ee5fd3520_0 .net "clk", 0 0, v0000021ee5fd3a20_0;  1 drivers
v0000021ee5fd32a0_0 .net "reset", 0 0, v0000021ee5fd2120_0;  1 drivers
L_0000021ee5fd37a0 .part L_0000021ee5fd2260, 2, 1;
RS_0000021ee5f7b398 .resolv tri, L_0000021ee63e8f50, L_0000021ee5fd9830;
RS_0000021ee5f7ab88 .resolv tri, L_0000021ee63e80e0, L_0000021ee63e8150;
RS_0000021ee5f7a348 .resolv tri, L_0000021ee5fd4e20, L_0000021ee63e85b0;
L_0000021ee5fd2260 .concat8 [ 1 1 1 0], RS_0000021ee5f7b398, RS_0000021ee5f7ab88, RS_0000021ee5f7a348;
L_0000021ee5fd3840 .part L_0000021ee5fd2260, 1, 1;
L_0000021ee5fd38e0 .part L_0000021ee5fd2260, 0, 1;
L_0000021ee5fd2300 .part L_0000021ee5fd2260, 2, 1;
S_0000021ee5f361f0 .scope module, "g1" "flip_flop" 2 34, 2 20 0, S_0000021ee5f3b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "f";
    .port_info 3 /INPUT 1 "reset";
L_0000021ee5fd4db0 .functor NOT 1, v0000021ee5fd3a20_0, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd4e20 .functor NOT 1, L_0000021ee63e88c0, C4<0>, C4<0>, C4<0>;
v0000021ee5fcd3a0_0 .net "a", 0 0, L_0000021ee5fda080;  alias, 1 drivers
v0000021ee5fccd60_0 .net "c1", 0 0, L_0000021ee5fd4db0;  1 drivers
v0000021ee5fcd1c0_0 .net "c2", 0 0, L_0000021ee5fd54b0;  1 drivers
v0000021ee5fcdb20_0 .net "c3", 0 0, L_0000021ee63e88c0;  1 drivers
v0000021ee5fcce00_0 .net "f", 0 0, v0000021ee5fd3a20_0;  alias, 1 drivers
v0000021ee5fcc180_0 .net8 "out", 0 0, RS_0000021ee5f7a348;  2 drivers
v0000021ee5fcd4e0_0 .net "reset", 0 0, v0000021ee5fd2120_0;  alias, 1 drivers
S_0000021ee5f36380 .scope module, "g1" "latch" 2 25, 2 11 0, S_0000021ee5f361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee5fd4870 .functor AND 1, L_0000021ee5fda080, L_0000021ee5fd53d0, C4<1>, C4<1>;
L_0000021ee63a00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd53d0 .functor NOT 1, L_0000021ee63a00d0, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd5130 .functor OR 1, L_0000021ee5fd4db0, L_0000021ee63a00d0, C4<0>, C4<0>;
L_0000021ee5fd54b0 .functor NOT 1, L_0000021ee5fd4a30, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd5670 .functor NOT 1, L_0000021ee5fd54b0, C4<0>, C4<0>, C4<0>;
v0000021ee5fca350_0 .net *"_ivl_1", 0 0, L_0000021ee5fd53d0;  1 drivers
v0000021ee5fcb390_0 .net "a", 0 0, L_0000021ee5fda080;  alias, 1 drivers
v0000021ee5fcba70_0 .net "c0", 0 0, L_0000021ee5fd5130;  1 drivers
v0000021ee5fcb6b0_0 .net "c1", 0 0, L_0000021ee5fd4870;  1 drivers
v0000021ee5fca0d0_0 .net "c2", 0 0, L_0000021ee5fd5670;  1 drivers
v0000021ee5fcb930_0 .net "f", 0 0, L_0000021ee5fd4db0;  alias, 1 drivers
v0000021ee5fca850_0 .net "out", 0 0, L_0000021ee5fd4a30;  1 drivers
v0000021ee5fca490_0 .net "out2", 0 0, L_0000021ee5fd54b0;  alias, 1 drivers
v0000021ee5fcac10_0 .net "reset", 0 0, L_0000021ee63a00d0;  1 drivers
S_0000021ee5f36510 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5f36380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee5fd4e90 .functor AND 1, L_0000021ee5fd4870, L_0000021ee5fd5130, C4<1>, C4<1>;
L_0000021ee5fd5440 .functor AND 1, L_0000021ee5fd5670, L_0000021ee5fd4f00, C4<1>, C4<1>;
L_0000021ee5fd4f00 .functor NOT 1, L_0000021ee5fd5130, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd4a30 .functor OR 1, L_0000021ee5fd4e90, L_0000021ee5fd5440, C4<0>, C4<0>;
v0000021ee5fcb750_0 .net *"_ivl_2", 0 0, L_0000021ee5fd4f00;  1 drivers
v0000021ee5fcb110_0 .net "a", 0 0, L_0000021ee5fd4870;  alias, 1 drivers
v0000021ee5fca3f0_0 .net "b", 0 0, L_0000021ee5fd5670;  alias, 1 drivers
v0000021ee5fcb430_0 .net "c1", 0 0, L_0000021ee5fd4e90;  1 drivers
v0000021ee5fcb1b0_0 .net "c2", 0 0, L_0000021ee5fd5440;  1 drivers
v0000021ee5fcb570_0 .net "f", 0 0, L_0000021ee5fd5130;  alias, 1 drivers
v0000021ee5fcb2f0_0 .net "out", 0 0, L_0000021ee5fd4a30;  alias, 1 drivers
S_0000021ee5dde020 .scope module, "g2" "latch" 2 26, 2 11 0, S_0000021ee5f361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee5fd56e0 .functor AND 1, L_0000021ee5fd54b0, L_0000021ee5fd4f70, C4<1>, C4<1>;
L_0000021ee5fd4f70 .functor NOT 1, v0000021ee5fd2120_0, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd4950 .functor OR 1, v0000021ee5fd3a20_0, v0000021ee5fd2120_0, C4<0>, C4<0>;
L_0000021ee63e85b0 .functor NOT 1, L_0000021ee63e88c0, C4<0>, C4<0>, C4<0>;
L_0000021ee63e89a0 .functor NOT 1, RS_0000021ee5f7a348, C4<0>, C4<0>, C4<0>;
v0000021ee5fcc2c0_0 .net *"_ivl_1", 0 0, L_0000021ee5fd4f70;  1 drivers
v0000021ee5fccb80_0 .net "a", 0 0, L_0000021ee5fd54b0;  alias, 1 drivers
v0000021ee5fcc540_0 .net "c0", 0 0, L_0000021ee5fd4950;  1 drivers
v0000021ee5fcd120_0 .net "c1", 0 0, L_0000021ee5fd56e0;  1 drivers
v0000021ee5fcdbc0_0 .net "c2", 0 0, L_0000021ee63e89a0;  1 drivers
v0000021ee5fccc20_0 .net "f", 0 0, v0000021ee5fd3a20_0;  alias, 1 drivers
v0000021ee5fcde40_0 .net "out", 0 0, L_0000021ee63e88c0;  alias, 1 drivers
v0000021ee5fcdc60_0 .net8 "out2", 0 0, RS_0000021ee5f7a348;  alias, 2 drivers
v0000021ee5fcd300_0 .net "reset", 0 0, v0000021ee5fd2120_0;  alias, 1 drivers
S_0000021ee5dde1b0 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5dde020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee5fd49c0 .functor AND 1, L_0000021ee5fd56e0, L_0000021ee5fd4950, C4<1>, C4<1>;
L_0000021ee5fd4aa0 .functor AND 1, L_0000021ee63e89a0, L_0000021ee5fd4b10, C4<1>, C4<1>;
L_0000021ee5fd4b10 .functor NOT 1, L_0000021ee5fd4950, C4<0>, C4<0>, C4<0>;
L_0000021ee63e88c0 .functor OR 1, L_0000021ee5fd49c0, L_0000021ee5fd4aa0, C4<0>, C4<0>;
v0000021ee5fcb9d0_0 .net *"_ivl_2", 0 0, L_0000021ee5fd4b10;  1 drivers
v0000021ee5fcae90_0 .net "a", 0 0, L_0000021ee5fd56e0;  alias, 1 drivers
v0000021ee5fccae0_0 .net "b", 0 0, L_0000021ee63e89a0;  alias, 1 drivers
v0000021ee5fcd260_0 .net "c1", 0 0, L_0000021ee5fd49c0;  1 drivers
v0000021ee5fcccc0_0 .net "c2", 0 0, L_0000021ee5fd4aa0;  1 drivers
v0000021ee5fcdda0_0 .net "f", 0 0, L_0000021ee5fd4950;  alias, 1 drivers
v0000021ee5fcc040_0 .net "out", 0 0, L_0000021ee63e88c0;  alias, 1 drivers
S_0000021ee5dde340 .scope module, "g2" "flip_flop" 2 35, 2 20 0, S_0000021ee5f3b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "f";
    .port_info 3 /INPUT 1 "reset";
L_0000021ee63e8cb0 .functor NOT 1, v0000021ee5fd3a20_0, C4<0>, C4<0>, C4<0>;
L_0000021ee63e80e0 .functor NOT 1, L_0000021ee63e8e70, C4<0>, C4<0>, C4<0>;
v0000021ee5fd1d30_0 .net "a", 0 0, L_0000021ee5fd37a0;  1 drivers
v0000021ee5fd0f70_0 .net "c1", 0 0, L_0000021ee63e8cb0;  1 drivers
v0000021ee5fd0610_0 .net "c2", 0 0, L_0000021ee63e8bd0;  1 drivers
v0000021ee5fd01b0_0 .net "c3", 0 0, L_0000021ee63e8e70;  1 drivers
v0000021ee5fd1470_0 .net "f", 0 0, v0000021ee5fd3a20_0;  alias, 1 drivers
v0000021ee5fd07f0_0 .net8 "out", 0 0, RS_0000021ee5f7ab88;  2 drivers
v0000021ee5fd1b50_0 .net "reset", 0 0, v0000021ee5fd2120_0;  alias, 1 drivers
S_0000021ee5fcedc0 .scope module, "g1" "latch" 2 25, 2 11 0, S_0000021ee5dde340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee63e8c40 .functor AND 1, L_0000021ee5fd37a0, L_0000021ee63e8a80, C4<1>, C4<1>;
L_0000021ee63a0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8a80 .functor NOT 1, L_0000021ee63a0118, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8af0 .functor OR 1, L_0000021ee63e8cb0, L_0000021ee63a0118, C4<0>, C4<0>;
L_0000021ee63e8bd0 .functor NOT 1, L_0000021ee63e83f0, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8930 .functor NOT 1, L_0000021ee63e8bd0, C4<0>, C4<0>, C4<0>;
v0000021ee5fcc0e0_0 .net *"_ivl_1", 0 0, L_0000021ee63e8a80;  1 drivers
v0000021ee5fcc220_0 .net "a", 0 0, L_0000021ee5fd37a0;  alias, 1 drivers
v0000021ee5fcc5e0_0 .net "c0", 0 0, L_0000021ee63e8af0;  1 drivers
v0000021ee5fcd080_0 .net "c1", 0 0, L_0000021ee63e8c40;  1 drivers
v0000021ee5fcd6c0_0 .net "c2", 0 0, L_0000021ee63e8930;  1 drivers
v0000021ee5fcd8a0_0 .net "f", 0 0, L_0000021ee63e8cb0;  alias, 1 drivers
v0000021ee5fcd760_0 .net "out", 0 0, L_0000021ee63e83f0;  1 drivers
v0000021ee5fcc360_0 .net "out2", 0 0, L_0000021ee63e8bd0;  alias, 1 drivers
v0000021ee5fcda80_0 .net "reset", 0 0, L_0000021ee63a0118;  1 drivers
S_0000021ee5fcec30 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5fcedc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee63e8620 .functor AND 1, L_0000021ee63e8c40, L_0000021ee63e8af0, C4<1>, C4<1>;
L_0000021ee63e8d20 .functor AND 1, L_0000021ee63e8930, L_0000021ee63e8e00, C4<1>, C4<1>;
L_0000021ee63e8e00 .functor NOT 1, L_0000021ee63e8af0, C4<0>, C4<0>, C4<0>;
L_0000021ee63e83f0 .functor OR 1, L_0000021ee63e8620, L_0000021ee63e8d20, C4<0>, C4<0>;
v0000021ee5fcbfa0_0 .net *"_ivl_2", 0 0, L_0000021ee63e8e00;  1 drivers
v0000021ee5fcd620_0 .net "a", 0 0, L_0000021ee63e8c40;  alias, 1 drivers
v0000021ee5fcd580_0 .net "b", 0 0, L_0000021ee63e8930;  alias, 1 drivers
v0000021ee5fccea0_0 .net "c1", 0 0, L_0000021ee63e8620;  1 drivers
v0000021ee5fccf40_0 .net "c2", 0 0, L_0000021ee63e8d20;  1 drivers
v0000021ee5fcd440_0 .net "f", 0 0, L_0000021ee63e8af0;  alias, 1 drivers
v0000021ee5fccfe0_0 .net "out", 0 0, L_0000021ee63e83f0;  alias, 1 drivers
S_0000021ee5fce5f0 .scope module, "g2" "latch" 2 26, 2 11 0, S_0000021ee5dde340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee63e8fc0 .functor AND 1, L_0000021ee63e8bd0, L_0000021ee63e8850, C4<1>, C4<1>;
L_0000021ee63e8850 .functor NOT 1, v0000021ee5fd2120_0, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8a10 .functor OR 1, v0000021ee5fd3a20_0, v0000021ee5fd2120_0, C4<0>, C4<0>;
L_0000021ee63e8150 .functor NOT 1, L_0000021ee63e8e70, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8b60 .functor NOT 1, RS_0000021ee5f7ab88, C4<0>, C4<0>, C4<0>;
v0000021ee5fcc680_0 .net *"_ivl_1", 0 0, L_0000021ee63e8850;  1 drivers
v0000021ee5fcc720_0 .net "a", 0 0, L_0000021ee63e8bd0;  alias, 1 drivers
v0000021ee5fcc860_0 .net "c0", 0 0, L_0000021ee63e8a10;  1 drivers
v0000021ee5fcc7c0_0 .net "c1", 0 0, L_0000021ee63e8fc0;  1 drivers
v0000021ee5fcc900_0 .net "c2", 0 0, L_0000021ee63e8b60;  1 drivers
v0000021ee5fcc9a0_0 .net "f", 0 0, v0000021ee5fd3a20_0;  alias, 1 drivers
v0000021ee5fd0430_0 .net "out", 0 0, L_0000021ee63e8e70;  alias, 1 drivers
v0000021ee5fd10b0_0 .net8 "out2", 0 0, RS_0000021ee5f7ab88;  alias, 2 drivers
v0000021ee5fd1830_0 .net "reset", 0 0, v0000021ee5fd2120_0;  alias, 1 drivers
S_0000021ee5fcdfb0 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5fce5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee63e8460 .functor AND 1, L_0000021ee63e8fc0, L_0000021ee63e8a10, C4<1>, C4<1>;
L_0000021ee63e8d90 .functor AND 1, L_0000021ee63e8b60, L_0000021ee63e8690, C4<1>, C4<1>;
L_0000021ee63e8690 .functor NOT 1, L_0000021ee63e8a10, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8e70 .functor OR 1, L_0000021ee63e8460, L_0000021ee63e8d90, C4<0>, C4<0>;
v0000021ee5fcd800_0 .net *"_ivl_2", 0 0, L_0000021ee63e8690;  1 drivers
v0000021ee5fcd940_0 .net "a", 0 0, L_0000021ee63e8fc0;  alias, 1 drivers
v0000021ee5fcdd00_0 .net "b", 0 0, L_0000021ee63e8b60;  alias, 1 drivers
v0000021ee5fcca40_0 .net "c1", 0 0, L_0000021ee63e8460;  1 drivers
v0000021ee5fcd9e0_0 .net "c2", 0 0, L_0000021ee63e8d90;  1 drivers
v0000021ee5fcc400_0 .net "f", 0 0, L_0000021ee63e8a10;  alias, 1 drivers
v0000021ee5fcc4a0_0 .net "out", 0 0, L_0000021ee63e8e70;  alias, 1 drivers
S_0000021ee5fce780 .scope module, "g3" "flip_flop" 2 36, 2 20 0, S_0000021ee5f3b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "f";
    .port_info 3 /INPUT 1 "reset";
L_0000021ee63e8ee0 .functor NOT 1, v0000021ee5fd3a20_0, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8f50 .functor NOT 1, L_0000021ee5fd9f30, C4<0>, C4<0>, C4<0>;
v0000021ee5fd0930_0 .net "a", 0 0, L_0000021ee5fd3840;  1 drivers
v0000021ee5fd18d0_0 .net "c1", 0 0, L_0000021ee63e8ee0;  1 drivers
v0000021ee5fd0070_0 .net "c2", 0 0, L_0000021ee63e8700;  1 drivers
v0000021ee5fd1970_0 .net "c3", 0 0, L_0000021ee5fd9f30;  1 drivers
v0000021ee5fd1a10_0 .net "f", 0 0, v0000021ee5fd3a20_0;  alias, 1 drivers
v0000021ee5fd0110_0 .net8 "out", 0 0, RS_0000021ee5f7b398;  2 drivers
v0000021ee5fd1ab0_0 .net "reset", 0 0, v0000021ee5fd2120_0;  alias, 1 drivers
S_0000021ee5fce910 .scope module, "g1" "latch" 2 25, 2 11 0, S_0000021ee5fce780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee63e81c0 .functor AND 1, L_0000021ee5fd3840, L_0000021ee63e8230, C4<1>, C4<1>;
L_0000021ee63a0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8230 .functor NOT 1, L_0000021ee63a0160, C4<0>, C4<0>, C4<0>;
L_0000021ee63e82a0 .functor OR 1, L_0000021ee63e8ee0, L_0000021ee63a0160, C4<0>, C4<0>;
L_0000021ee63e8700 .functor NOT 1, L_0000021ee63e8540, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8770 .functor NOT 1, L_0000021ee63e8700, C4<0>, C4<0>, C4<0>;
v0000021ee5fd0cf0_0 .net *"_ivl_1", 0 0, L_0000021ee63e8230;  1 drivers
v0000021ee5fd16f0_0 .net "a", 0 0, L_0000021ee5fd3840;  alias, 1 drivers
v0000021ee5fd0bb0_0 .net "c0", 0 0, L_0000021ee63e82a0;  1 drivers
v0000021ee5fd0d90_0 .net "c1", 0 0, L_0000021ee63e81c0;  1 drivers
v0000021ee5fd0e30_0 .net "c2", 0 0, L_0000021ee63e8770;  1 drivers
v0000021ee5fd1dd0_0 .net "f", 0 0, L_0000021ee63e8ee0;  alias, 1 drivers
v0000021ee5fd1bf0_0 .net "out", 0 0, L_0000021ee63e8540;  1 drivers
v0000021ee5fd0ed0_0 .net "out2", 0 0, L_0000021ee63e8700;  alias, 1 drivers
v0000021ee5fd0a70_0 .net "reset", 0 0, L_0000021ee63a0160;  1 drivers
S_0000021ee5fce140 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5fce910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee63e8310 .functor AND 1, L_0000021ee63e81c0, L_0000021ee63e82a0, C4<1>, C4<1>;
L_0000021ee63e8380 .functor AND 1, L_0000021ee63e8770, L_0000021ee63e84d0, C4<1>, C4<1>;
L_0000021ee63e84d0 .functor NOT 1, L_0000021ee63e82a0, C4<0>, C4<0>, C4<0>;
L_0000021ee63e8540 .functor OR 1, L_0000021ee63e8310, L_0000021ee63e8380, C4<0>, C4<0>;
v0000021ee5fd1010_0 .net *"_ivl_2", 0 0, L_0000021ee63e84d0;  1 drivers
v0000021ee5fd0c50_0 .net "a", 0 0, L_0000021ee63e81c0;  alias, 1 drivers
v0000021ee5fd1650_0 .net "b", 0 0, L_0000021ee63e8770;  alias, 1 drivers
v0000021ee5fd13d0_0 .net "c1", 0 0, L_0000021ee63e8310;  1 drivers
v0000021ee5fd1150_0 .net "c2", 0 0, L_0000021ee63e8380;  1 drivers
v0000021ee5fd04d0_0 .net "f", 0 0, L_0000021ee63e82a0;  alias, 1 drivers
v0000021ee5fd0b10_0 .net "out", 0 0, L_0000021ee63e8540;  alias, 1 drivers
S_0000021ee5fceaa0 .scope module, "g2" "latch" 2 26, 2 11 0, S_0000021ee5fce780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "f";
    .port_info 4 /INPUT 1 "reset";
L_0000021ee63e87e0 .functor AND 1, L_0000021ee63e8700, L_0000021ee5fda320, C4<1>, C4<1>;
L_0000021ee5fda320 .functor NOT 1, v0000021ee5fd2120_0, C4<0>, C4<0>, C4<0>;
L_0000021ee5fda710 .functor OR 1, v0000021ee5fd3a20_0, v0000021ee5fd2120_0, C4<0>, C4<0>;
L_0000021ee5fd9830 .functor NOT 1, L_0000021ee5fd9f30, C4<0>, C4<0>, C4<0>;
L_0000021ee5fda470 .functor NOT 1, RS_0000021ee5f7b398, C4<0>, C4<0>, C4<0>;
v0000021ee5fd0570_0 .net *"_ivl_1", 0 0, L_0000021ee5fda320;  1 drivers
v0000021ee5fd1290_0 .net "a", 0 0, L_0000021ee63e8700;  alias, 1 drivers
v0000021ee5fd06b0_0 .net "c0", 0 0, L_0000021ee5fda710;  1 drivers
v0000021ee5fd1c90_0 .net "c1", 0 0, L_0000021ee63e87e0;  1 drivers
v0000021ee5fd1790_0 .net "c2", 0 0, L_0000021ee5fda470;  1 drivers
v0000021ee5fd0750_0 .net "f", 0 0, v0000021ee5fd3a20_0;  alias, 1 drivers
v0000021ee5fd0890_0 .net "out", 0 0, L_0000021ee5fd9f30;  alias, 1 drivers
v0000021ee5fcffd0_0 .net8 "out2", 0 0, RS_0000021ee5f7b398;  alias, 2 drivers
v0000021ee5fd15b0_0 .net "reset", 0 0, v0000021ee5fd2120_0;  alias, 1 drivers
S_0000021ee5fce2d0 .scope module, "g1" "mux" 2 15, 2 1 0, S_0000021ee5fceaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "f";
L_0000021ee5fd9ec0 .functor AND 1, L_0000021ee63e87e0, L_0000021ee5fda710, C4<1>, C4<1>;
L_0000021ee5fd9fa0 .functor AND 1, L_0000021ee5fda470, L_0000021ee5fd9980, C4<1>, C4<1>;
L_0000021ee5fd9980 .functor NOT 1, L_0000021ee5fda710, C4<0>, C4<0>, C4<0>;
L_0000021ee5fd9f30 .functor OR 1, L_0000021ee5fd9ec0, L_0000021ee5fd9fa0, C4<0>, C4<0>;
v0000021ee5fd0390_0 .net *"_ivl_2", 0 0, L_0000021ee5fd9980;  1 drivers
v0000021ee5fd1330_0 .net "a", 0 0, L_0000021ee63e87e0;  alias, 1 drivers
v0000021ee5fd0250_0 .net "b", 0 0, L_0000021ee5fda470;  alias, 1 drivers
v0000021ee5fd1510_0 .net "c1", 0 0, L_0000021ee5fd9ec0;  1 drivers
v0000021ee5fd09d0_0 .net "c2", 0 0, L_0000021ee5fd9fa0;  1 drivers
v0000021ee5fd11f0_0 .net "f", 0 0, L_0000021ee5fda710;  alias, 1 drivers
v0000021ee5fd1e70_0 .net "out", 0 0, L_0000021ee5fd9f30;  alias, 1 drivers
    .scope S_0000021ee5f69490;
T_0 ;
    %vpi_call 2 65 "$dumpfile", "test_pseudo_random.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021ee5f69490 {0 0 0};
    %vpi_call 2 68 "$display", "\012test mux\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd23a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd23a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3480_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd23a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3480_0, 0, 1;
    %vpi_call 2 80 "$display", "\012test latch\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd35c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd35c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd24e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd24e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd35c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd24e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd24e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3700_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 94 "$display", "\012test flip_flop\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3340_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3340_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd2a80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3340_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd2a80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3340_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd2a80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3340_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd2a80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3340_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3020_0, 0, 1;
    %vpi_call 2 116 "$display", "\012test pseudo_random\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd2120_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd2120_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd2120_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd3a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee5fd2120_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee5fd2120_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000021ee5f69490;
T_1 ;
    %wait E_0000021ee5f66a60;
    %vpi_call 2 171 "$display", "a_mux = %b   b_mux = %b   f_mux = %b   out_mux = %b", v0000021ee5fd23a0_0, v0000021ee5fd3200_0, v0000021ee5fd3480_0, v0000021ee5fd2760_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021ee5f69490;
T_2 ;
    %wait E_0000021ee5f662e0;
    %vpi_call 2 175 "$display", "a_latch = %b   f_latch = %b   out_latch = %b   out_latch_n = %b   reset_latch = %b", v0000021ee5fd35c0_0, v0000021ee5fd24e0_0, v0000021ee5fd26c0_0, v0000021ee5fd3660_0, v0000021ee5fd3700_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021ee5f69490;
T_3 ;
    %wait E_0000021ee5f65e60;
    %delay 5, 0;
    %vpi_call 2 180 "$display", "<   clk>  clk_flip_flop = %b   a_flip_flop = %b   out_flip_flop = %b   reset_flip_flop = %b", v0000021ee5fd3340_0, v0000021ee5fd2a80_0, v0000021ee5fd2580_0, v0000021ee5fd3020_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021ee5f69490;
T_4 ;
    %wait E_0000021ee5f65e20;
    %delay 5, 0;
    %vpi_call 2 186 "$display", "<change>  clk_flip_flop = %b   a_flip_flop = %b   out_flip_flop = %b   reset_flip_flop = %b", v0000021ee5fd3340_0, v0000021ee5fd2a80_0, v0000021ee5fd2580_0, v0000021ee5fd3020_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021ee5f69490;
T_5 ;
    %wait E_0000021ee5f667e0;
    %vpi_call 2 194 "$display", "<posedge>  clk_pseudo_random = %b   out_pseudo_random = %b   reset_pseudo_random = %b", v0000021ee5fd3a20_0, v0000021ee5fd2f80_0, v0000021ee5fd2120_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_0000021ee5f69490;
T_6 ;
    %wait E_0000021ee5f67760;
    %vpi_call 2 198 "$display", "<reset>  clk_pseudo_random = %b   out_pseudo_random = %b   reset_pseudo_random = %b", v0000021ee5fd3a20_0, v0000021ee5fd2f80_0, v0000021ee5fd2120_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pseudo_random.v";
