{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542299993191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542299993202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 00:39:53 2018 " "Processing started: Fri Nov 16 00:39:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542299993202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542299993202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off class04_TLV5618A -c class04_TLV5618A " "Command: quartus_map --read_settings_files=on --write_settings_files=off class04_TLV5618A -c class04_TLV5618A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542299993202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542299993791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/voltmeter.v 1 1 " "Found 1 design units, including 1 entities, in source file module/voltmeter.v" { { "Info" "ISGN_ENTITY_NAME" "1 voltmeter " "Found entity 1: voltmeter" {  } { { "module/voltmeter.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/voltmeter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/key_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file module/key_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_Selector " "Found entity 1: KEY_Selector" {  } { { "module/KEY_Selector.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/KEY_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/inkey.v 1 1 " "Found 1 design units, including 1 entities, in source file module/inkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 inkey " "Found entity 1: inkey" {  } { { "module/inkey.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/inkey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file module/frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencydivider " "Found entity 1: frequencydivider" {  } { { "module/frequencydivider.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/frequencydivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/device_74hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file module/device_74hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 device_74hc595 " "Found entity 1: device_74hc595" {  } { { "module/device_74hc595.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/device_74hc595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/bcddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file module/bcddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDDisplay " "Found entity 1: BCDDisplay" {  } { { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/bcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file module/bcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDdecoder " "Found entity 1: BCDdecoder" {  } { { "module/BCDdecoder.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/adc128s022_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file module/adc128s022_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC128S022_interface " "Found entity 1: ADC128S022_interface" {  } { { "module/ADC128S022_interface.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/ADC128S022_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA tlv5618a_interface.v(12) " "Verilog HDL Declaration information at tlv5618a_interface.v(12): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "module/tlv5618a_interface.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542300002199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/tlv5618a_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file module/tlv5618a_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618a_interface " "Found entity 1: tlv5618a_interface" {  } { { "module/tlv5618a_interface.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/tlv5618a_interface_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/tlv5618a_interface_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618a_interface_tb " "Found entity 1: tlv5618a_interface_tb" {  } { { "testbench/tlv5618a_interface_tb.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench/tlv5618a_interface_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/tlv5618a_device.v 1 1 " "Found 1 design units, including 1 entities, in source file module/tlv5618a_device.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618a_device " "Found entity 1: tlv5618a_device" {  } { { "module/tlv5618a_device.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/tlv5618a_device_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/tlv5618a_device_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618a_device_tb " "Found entity 1: tlv5618a_device_tb" {  } { { "testbench/tlv5618a_device_tb.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench/tlv5618a_device_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542300002215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300002215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "voltmeter " "Elaborating entity \"voltmeter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542300002252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencydivider frequencydivider:frequencydivider1 " "Elaborating entity \"frequencydivider\" for hierarchy \"frequencydivider:frequencydivider1\"" {  } { { "module/voltmeter.v" "frequencydivider1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/voltmeter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_Selector KEY_Selector:KEY_Selector1 " "Elaborating entity \"KEY_Selector\" for hierarchy \"KEY_Selector:KEY_Selector1\"" {  } { { "module/voltmeter.v" "KEY_Selector1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/voltmeter.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 KEY_Selector.v(46) " "Verilog HDL assignment warning at KEY_Selector.v(46): truncated value with size 32 to match size of target (3)" {  } { { "module/KEY_Selector.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/KEY_Selector.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542300002271 "|voltmeter|KEY_Selector:KEY_Selector1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 KEY_Selector.v(48) " "Verilog HDL assignment warning at KEY_Selector.v(48): truncated value with size 32 to match size of target (3)" {  } { { "module/KEY_Selector.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/KEY_Selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542300002271 "|voltmeter|KEY_Selector:KEY_Selector1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inkey KEY_Selector:KEY_Selector1\|inkey:inkey1 " "Elaborating entity \"inkey\" for hierarchy \"KEY_Selector:KEY_Selector1\|inkey:inkey1\"" {  } { { "module/KEY_Selector.v" "inkey1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/KEY_Selector.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDDisplay BCDDisplay:BCDDisplay1 " "Elaborating entity \"BCDDisplay\" for hierarchy \"BCDDisplay:BCDDisplay1\"" {  } { { "module/voltmeter.v" "BCDDisplay1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/voltmeter.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BCDDisplay.v(61) " "Verilog HDL assignment warning at BCDDisplay.v(61): truncated value with size 32 to match size of target (8)" {  } { { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDDisplay.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542300002276 "|voltmeter|BCDDisplay:BCDDisplay1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BCDDisplay.v(69) " "Verilog HDL assignment warning at BCDDisplay.v(69): truncated value with size 32 to match size of target (8)" {  } { { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDDisplay.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542300002276 "|voltmeter|BCDDisplay:BCDDisplay1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDdecoder BCDDisplay:BCDDisplay1\|BCDdecoder:BCDdecoder_01 " "Elaborating entity \"BCDdecoder\" for hierarchy \"BCDDisplay:BCDDisplay1\|BCDdecoder:BCDdecoder_01\"" {  } { { "module/BCDDisplay.v" "BCDdecoder_01" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDDisplay.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device_74hc595 BCDDisplay:BCDDisplay1\|device_74hc595:device_74hc595_01 " "Elaborating entity \"device_74hc595\" for hierarchy \"BCDDisplay:BCDDisplay1\|device_74hc595:device_74hc595_01\"" {  } { { "module/BCDDisplay.v" "device_74hc595_01" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDDisplay.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC128S022_interface ADC128S022_interface:ADC128S022_interface1 " "Elaborating entity \"ADC128S022_interface\" for hierarchy \"ADC128S022_interface:ADC128S022_interface1\"" {  } { { "module/voltmeter.v" "ADC128S022_interface1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/voltmeter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlv5618a_device tlv5618a_device:tlv5618a_device1 " "Elaborating entity \"tlv5618a_device\" for hierarchy \"tlv5618a_device:tlv5618a_device1\"" {  } { { "module/voltmeter.v" "tlv5618a_device1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/voltmeter.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlv5618a_interface tlv5618a_device:tlv5618a_device1\|tlv5618a_interface:tlv5618a_interface1 " "Elaborating entity \"tlv5618a_interface\" for hierarchy \"tlv5618a_device:tlv5618a_device1\|tlv5618a_interface:tlv5618a_interface1\"" {  } { { "module/tlv5618a_device.v" "tlv5618a_interface1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300002285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542300002714 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "module/device_74hc595.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/device_74hc595.v" 14 -1 0 } } { "module/ADC128S022_interface.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/ADC128S022_interface.v" 20 -1 0 } } { "module/tlv5618a_interface.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v" 14 -1 0 } } { "module/tlv5618a_interface.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v" 19 -1 0 } } { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDDisplay.v" 58 -1 0 } } { "module/tlv5618a_device.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v" 18 -1 0 } } { "module/tlv5618a_device.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v" 19 -1 0 } } { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/BCDDisplay.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542300002723 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542300002723 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542300002841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542300003200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/output_files/class04_TLV5618A.map.smsg " "Generated suppressed messages file C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/output_files/class04_TLV5618A.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300003236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542300003371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542300003371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542300003501 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542300003501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542300003501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542300003501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542300003527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 00:40:03 2018 " "Processing ended: Fri Nov 16 00:40:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542300003527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542300003527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542300003527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542300003527 ""}
