// Seed: 347301833
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  tri1 id_2;
  assign id_1 = id_2;
  uwire id_4 = id_2;
  wire id_5;
  wire id_6 = id_4;
  supply1 id_7 = 1'b0 >= 1'b0, id_8;
  assign id_3[1'b0] = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  wor  id_2
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_1 = 1;
  assign id_1 = id_0;
  wire id_4;
  final $display;
  wire id_5;
endmodule
