Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  9 15:47:11 2023
| Host         : DESKTOP-LJ1PS58 running 64-bit major release  (build 9200)
| Command      : report_utilization -file Signal_Souce_Control_BD_wrapper_utilization_placed.rpt -pb Signal_Souce_Control_BD_wrapper_utilization_placed.pb
| Design       : Signal_Souce_Control_BD_wrapper
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1997 |     0 |          0 |    216960 |  0.92 |
|   LUT as Logic             | 1833 |     0 |          0 |    216960 |  0.84 |
|   LUT as Memory            |  164 |     0 |          0 |     99840 |  0.16 |
|     LUT as Distributed RAM |   80 |     0 |            |           |       |
|     LUT as Shift Register  |   84 |     0 |            |           |       |
| CLB Registers              | 2127 |     0 |          0 |    433920 |  0.49 |
|   Register as Flip Flop    | 2126 |     0 |          0 |    433920 |  0.49 |
|   Register as Latch        |    0 |     0 |          0 |    433920 |  0.00 |
|   Register as AND/OR       |    1 |     0 |          0 |    433920 | <0.01 |
| CARRY8                     |   21 |     0 |          0 |     27120 |  0.08 |
| F7 Muxes                   |  109 |     0 |          0 |    108480 |  0.10 |
| F8 Muxes                   |    0 |     0 |          0 |     54240 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 110   |          Yes |         Set |            - |
| 1975  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  434 |     0 |          0 |     27120 |  1.60 |
|   CLBL                                     |  245 |     0 |            |           |       |
|   CLBM                                     |  189 |     0 |            |           |       |
| LUT as Logic                               | 1833 |     0 |          0 |    216960 |  0.84 |
|   using O5 output only                     |   96 |       |            |           |       |
|   using O6 output only                     | 1249 |       |            |           |       |
|   using O5 and O6                          |  488 |       |            |           |       |
| LUT as Memory                              |  164 |     0 |          0 |     99840 |  0.16 |
|   LUT as Distributed RAM                   |   80 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   80 |       |            |           |       |
|   LUT as Shift Register                    |   84 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   50 |       |            |           |       |
|     using O5 and O6                        |   34 |       |            |           |       |
| CLB Registers                              | 2127 |     0 |          0 |    433920 |  0.49 |
|   Register driven from within the CLB      | 1148 |       |            |           |       |
|   Register driven from outside the CLB     |  979 |       |            |           |       |
|     LUT in front of the register is unused |  717 |       |            |           |       |
|     LUT in front of the register is used   |  262 |       |            |           |       |
| Unique Control Sets                        |  152 |       |          0 |     54240 |  0.28 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   32 |     0 |          0 |       480 |  6.67 |
|   RAMB36/FIFO*    |   32 |     0 |          0 |       480 |  6.67 |
|     RAMB36E2 only |   32 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       960 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1824 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   32 |    32 |          0 |       280 | 11.43 |
| HPIOB_M          |    9 |     9 |          0 |        96 |  9.38 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |        96 |  8.33 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    8 |     8 |          0 |        36 | 22.22 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    7 |     7 |          0 |        36 | 19.44 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    3 |     3 |          0 |      1248 |  0.24 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       256 |  1.56 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    1 |     0 |          0 |        32 |  3.13 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 1975 |            Register |
| LUT6       |  670 |                 CLB |
| LUT5       |  546 |                 CLB |
| LUT3       |  407 |                 CLB |
| LUT4       |  398 |                 CLB |
| LUT2       |  265 |                 CLB |
| RAMD32     |  124 |                 CLB |
| SRL16E     |  111 |                 CLB |
| FDSE       |  110 |            Register |
| MUXF7      |  109 |                 CLB |
| FDCE       |   38 |            Register |
| RAMS32     |   36 |                 CLB |
| LUT1       |   35 |                 CLB |
| RAMB36E2   |   32 |            BLOCKRAM |
| OBUF       |   23 |                 I/O |
| CARRY8     |   21 |                 CLB |
| IBUFCTRL   |    8 |              Others |
| SRLC16E    |    7 |                 CLB |
| INBUF      |    7 |                 I/O |
| FDPE       |    6 |            Register |
| BUFGCE     |    2 |               Clock |
| MMCME4_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BUFGCTRL   |    1 |               Clock |
| BSCANE2    |    1 |       Configuration |
| AND2B1L    |    1 |              Others |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------------+------+
|                   Ref Name                   | Used |
+----------------------------------------------+------+
| Signal_Souce_Control_BD_xbar_0               |    1 |
| Signal_Souce_Control_BD_rst_clk_wiz_1_100M_0 |    1 |
| Signal_Souce_Control_BD_microblaze_0_0       |    1 |
| Signal_Souce_Control_BD_mdm_1_0              |    1 |
| Signal_Souce_Control_BD_lmb_bram_0           |    1 |
| Signal_Souce_Control_BD_ilmb_v10_0           |    1 |
| Signal_Souce_Control_BD_ilmb_bram_if_cntlr_0 |    1 |
| Signal_Souce_Control_BD_dlmb_v10_0           |    1 |
| Signal_Souce_Control_BD_dlmb_bram_if_cntlr_0 |    1 |
| Signal_Souce_Control_BD_clk_wiz_1_0          |    1 |
| Signal_Souce_Control_BD_axi_uartlite_0_0     |    1 |
| Signal_Souce_Control_BD_axi_quad_spi_0_0     |    1 |
| Signal_Souce_Control_BD_axi_intc_0_0         |    1 |
| Signal_Souce_Control_BD_axi_gpio_2_0         |    1 |
| Signal_Souce_Control_BD_axi_gpio_1_0         |    1 |
| Signal_Souce_Control_BD_axi_gpio_0_0         |    1 |
+----------------------------------------------+------+


