git clone --depth 1 --no-tags https://github.com/subhradip096/eSim-Internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619933204
git clone --depth 1 --no-tags https://github.com/TharinduChamod/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619470428
git clone --depth 1 --no-tags https://github.com/liudmcscs/DLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621133328
git clone --depth 1 --no-tags https://github.com/1dNDN/simple-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624954221
git clone --depth 1 --no-tags https://github.com/codeheng7/ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625101275
git clone --depth 1 --no-tags https://github.com/Shaalan-omar/Carry_Select_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626418226
git clone --depth 1 --no-tags https://github.com/mostafa0001-me/RISC-v-Processor-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626666298
git clone --depth 1 --no-tags https://github.com/sudharaniinti/Synchronous-FIFO-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624519229
git clone --depth 1 --no-tags https://github.com/zhenianqingren/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625805986
git clone --depth 1 --no-tags https://github.com/1035406941/Project-exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625940245
git clone --depth 1 --no-tags https://github.com/Jsafraid/long.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625952038
git clone --depth 1 --no-tags https://github.com/debleena89/briscv_update_27_march.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619379094
git clone --depth 1 --no-tags https://github.com/aoao2002/MorseCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620401170
git clone --depth 1 --no-tags https://github.com/nalostta/fpga101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620532940
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-edgar_barba_jorge_velazquez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627629695
git clone --depth 1 --no-tags https://github.com/PotentLoaf/Prime_Generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621536644
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/Clock_freq_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622083174
git clone --depth 1 --no-tags https://github.com/zww12231/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623451781
git clone --depth 1 --no-tags https://github.com/QSHANSSS/axi_stream_header_insert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623258655
git clone --depth 1 --no-tags https://github.com/RiccardoCuccu/DLX-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623598563
git clone --depth 1 --no-tags https://github.com/asyouwishM/circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623792168
git clone --depth 1 --no-tags https://github.com/pratikbhuran/Memories.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625267317
git clone --depth 1 --no-tags https://github.com/xobs/gf180mcu-cpu-pizza.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625756954
git clone --depth 1 --no-tags https://github.com/IshanGProjects/Lab9-ECEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626644341
git clone --depth 1 --no-tags https://github.com/whilelan/mipsCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625070428
git clone --depth 1 --no-tags https://github.com/Ethan-Greenwald/FPGA-MIDI-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626947111
git clone --depth 1 --no-tags https://github.com/furkanklvz/Single-Port-Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627413775
git clone --depth 1 --no-tags https://github.com/TimmyPan29/HelloWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626442640
git clone --depth 1 --no-tags https://github.com/jestes15/CPE324_FInal_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626587488
git clone --depth 1 --no-tags https://github.com/MarininNS/GoertzelAlgorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623667082
git clone --depth 1 --no-tags https://github.com/Ogumo09/FPGA_HiL_ref.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623578395
git clone --depth 1 --no-tags https://github.com/isabellavittori/stopwatch-module_SD_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625624829
git clone --depth 1 --no-tags https://github.com/Dmitrryy/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625669269
git clone --depth 1 --no-tags https://github.com/ImEngineerDew/verilogFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624992293
git clone --depth 1 --no-tags https://github.com/3mr3c/corg2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624587518
git clone --depth 1 --no-tags https://github.com/SatyajitMondal27/Approximate-8x8-multiplier-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622737206
git clone --depth 1 --no-tags https://github.com/dddarkside/my_Cobra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621056239
git clone --depth 1 --no-tags https://github.com/RimoGuin/class_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619467253
git clone --depth 1 --no-tags https://github.com/AshishThakur2408/Adaptive-FIR-Filter-RTL-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620495134
git clone --depth 1 --no-tags https://github.com/Tyan-0978/IC_con_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620749534
git clone --depth 1 --no-tags https://github.com/IslamElsadek97/SkyWater130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621941010
git clone --depth 1 --no-tags https://github.com/Kskjordal/Caravel_Integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621921598
git clone --depth 1 --no-tags https://github.com/prajapati93/Round-robin-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621134066
git clone --depth 1 --no-tags https://github.com/Fearse/Traveling-Salesman-Problem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621494846
git clone --depth 1 --no-tags https://github.com/yathin017/CRYSTALS-Dilithium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622434831
git clone --depth 1 --no-tags https://github.com/JeffC25/fpga-digital-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623100284
git clone --depth 1 --no-tags https://github.com/EthanMatth/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623232031
git clone --depth 1 --no-tags https://github.com/pwel-logic-design/PWM_MOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623362436
git clone --depth 1 --no-tags https://github.com/Arya-Ayra/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623422892
git clone --depth 1 --no-tags https://github.com/rohanraaj2/Digital-Logic-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624126576
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621206570
git clone --depth 1 --no-tags https://github.com/ravirajchilka/HDL_Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623764231
git clone --depth 1 --no-tags https://github.com/Aman-Pani/PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626896152
git clone --depth 1 --no-tags https://github.com/addrices/keyboard-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625839161
git clone --depth 1 --no-tags https://github.com/rnibhriain/digital-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625625089
git clone --depth 1 --no-tags https://github.com/ykykzq/simpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625930659
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group-06-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621208899
git clone --depth 1 --no-tags https://github.com/shiuantsai/Verilog_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625956706
git clone --depth 1 --no-tags https://github.com/ankitrai123/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623147910
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-navarro_lopez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625926694
git clone --depth 1 --no-tags https://github.com/rakmok/ECE385_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626695786
git clone --depth 1 --no-tags https://github.com/FalconBreaker49/TugasAkhir_RTL_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627641053
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627374668
git clone --depth 1 --no-tags https://github.com/SamueleGerminiani/gmBenchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624010260
git clone --depth 1 --no-tags https://github.com/Harmony142/RLE-DE1_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624024456
git clone --depth 1 --no-tags https://github.com/SukanyaMore11/Automation-of-Synthesis-process-using-Genus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624903146
git clone --depth 1 --no-tags https://github.com/Patarimi/mpw2304c_mp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624318582
git clone --depth 1 --no-tags https://github.com/RedSpoonPotato/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619922630
git clone --depth 1 --no-tags https://github.com/yash-s-parikh/fpga-vga-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620062766
git clone --depth 1 --no-tags https://github.com/nuketuna1101/CA-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620937667
git clone --depth 1 --no-tags https://github.com/curious-tux/Simple_UART_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622224817
git clone --depth 1 --no-tags https://github.com/AlexandraSeceleanu/Transform-The-Number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622155406
git clone --depth 1 --no-tags https://github.com/VirtuContraFurore/SoundPlayer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622166484
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/vector_accelerator_unit_for_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620849702
git clone --depth 1 --no-tags https://github.com/ChubbsBunns/EE2026_FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621750647
git clone --depth 1 --no-tags https://github.com/andersontruong/CSM152A-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623362342
git clone --depth 1 --no-tags https://github.com/Shaalan-omar/8x8-Array-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625986171
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/UART_TO_APB_BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619963051
git clone --depth 1 --no-tags https://github.com/EE-noob/traineecode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620157177
git clone --depth 1 --no-tags https://github.com/srock0107/CPU_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621456310
git clone --depth 1 --no-tags https://github.com/prajapati93/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621134817
git clone --depth 1 --no-tags https://github.com/leocs5204/DIC_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621709900
git clone --depth 1 --no-tags https://github.com/Shreyasm22/Hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622534259
git clone --depth 1 --no-tags https://github.com/w-zhih/Pipeline-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622560793
git clone --depth 1 --no-tags https://github.com/ChirikaloVA/AT5351_FPGA_Lattice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622932729
git clone --depth 1 --no-tags https://github.com/ShiriKlein/calculator_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622929097
git clone --depth 1 --no-tags https://github.com/Oliver-Y/OOO_Parcv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622655802
git clone --depth 1 --no-tags https://github.com/kavanachidananda/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623573906
git clone --depth 1 --no-tags https://github.com/aswaniar/efab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623778079
git clone --depth 1 --no-tags https://github.com/santosh2407/FSM-Based-Up-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625322673
git clone --depth 1 --no-tags https://github.com/burakardaa/caraveldeneme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626126380
git clone --depth 1 --no-tags https://github.com/nipungoyal03/y86_64_pip_seq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625861018
git clone --depth 1 --no-tags https://github.com/ShreyasMaitreya/EE4363.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626729278
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/advanced_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627388265
git clone --depth 1 --no-tags https://github.com/Paolaaaaaa/RoadFighter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627082201
