
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000544  08005b68  08005b68  00006b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060ac  080060ac  00008090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080060ac  080060ac  000070ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060b4  080060b4  00008090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060b4  080060b4  000070b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060b8  080060b8  000070b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  080060bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  20000090  0800614c  00008090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  0800614c  00008394  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001179c  00000000  00000000  000080c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027c9  00000000  00000000  0001985c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  0001c028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c51  00000000  00000000  0001d008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027ac2  00000000  00000000  0001dc59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000142a4  00000000  00000000  0004571b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efe93  00000000  00000000  000599bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00149852  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d48  00000000  00000000  00149898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0014e5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005b50 	.word	0x08005b50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08005b50 	.word	0x08005b50

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005c4:	1d39      	adds	r1, r7, #4
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	2201      	movs	r2, #1
 80005cc:	4803      	ldr	r0, [pc, #12]	@ (80005dc <__io_putchar+0x20>)
 80005ce:	f003 fa82 	bl	8003ad6 <HAL_UART_Transmit>
	return ch;
 80005d2:	687b      	ldr	r3, [r7, #4]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000164 	.word	0x20000164

080005e0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 80005e6:	2300      	movs	r3, #0
 80005e8:	71fb      	strb	r3, [r7, #7]
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 80005ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000618 <__io_getchar+0x38>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2208      	movs	r2, #8
 80005f0:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005f2:	1df9      	adds	r1, r7, #7
 80005f4:	f04f 33ff 	mov.w	r3, #4294967295
 80005f8:	2201      	movs	r2, #1
 80005fa:	4807      	ldr	r0, [pc, #28]	@ (8000618 <__io_getchar+0x38>)
 80005fc:	f003 faf4 	bl	8003be8 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000600:	1df9      	adds	r1, r7, #7
 8000602:	f04f 33ff 	mov.w	r3, #4294967295
 8000606:	2201      	movs	r2, #1
 8000608:	4803      	ldr	r0, [pc, #12]	@ (8000618 <__io_getchar+0x38>)
 800060a:	f003 fa64 	bl	8003ad6 <HAL_UART_Transmit>
	return ch;
 800060e:	79fb      	ldrb	r3, [r7, #7]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000164 	.word	0x20000164

0800061c <HAL_GPIO_EXTI_Callback>:
    {0, 1, 0, 8},  // Bƒôben 1
    {0, 1, 0, 48}, // Bƒôben 2
    {0, 1, 0, 88}  // Bƒôben 3
};

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B1_Pin)
 8000626:	88fb      	ldrh	r3, [r7, #6]
 8000628:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800062c:	d15a      	bne.n	80006e4 <HAL_GPIO_EXTI_Callback+0xc8>
    {
        static uint32_t ostatni_click = 0;

        static uint8_t rng_zainicjowane = 0;

        if(HAL_GetTick() - ostatni_click < 500) return;
 800062e:	f000 ff5f 	bl	80014f0 <HAL_GetTick>
 8000632:	4602      	mov	r2, r0
 8000634:	4b2d      	ldr	r3, [pc, #180]	@ (80006ec <HAL_GPIO_EXTI_Callback+0xd0>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	1ad3      	subs	r3, r2, r3
 800063a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800063e:	d350      	bcc.n	80006e2 <HAL_GPIO_EXTI_Callback+0xc6>
        ostatni_click = HAL_GetTick();
 8000640:	f000 ff56 	bl	80014f0 <HAL_GetTick>
 8000644:	4603      	mov	r3, r0
 8000646:	4a29      	ldr	r2, [pc, #164]	@ (80006ec <HAL_GPIO_EXTI_Callback+0xd0>)
 8000648:	6013      	str	r3, [r2, #0]

        if(rng_zainicjowane == 0) {
 800064a:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <HAL_GPIO_EXTI_Callback+0xd4>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d108      	bne.n	8000664 <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 8000652:	f000 ff4d 	bl	80014f0 <HAL_GetTick>
 8000656:	4603      	mov	r3, r0
 8000658:	4618      	mov	r0, r3
 800065a:	f004 f863 	bl	8004724 <srand>
            rng_zainicjowane = 1;
 800065e:	4b24      	ldr	r3, [pc, #144]	@ (80006f0 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000660:	2201      	movs	r2, #1
 8000662:	701a      	strb	r2, [r3, #0]
        }

        if(gra_aktywna == 0){
 8000664:	4b23      	ldr	r3, [pc, #140]	@ (80006f4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	b2db      	uxtb	r3, r3
 800066a:	2b00      	cmp	r3, #0
 800066c:	d13a      	bne.n	80006e4 <HAL_GPIO_EXTI_Callback+0xc8>
            if(credits > 0){
 800066e:	4b22      	ldr	r3, [pc, #136]	@ (80006f8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	dd31      	ble.n	80006da <HAL_GPIO_EXTI_Callback+0xbe>
                credits--;
 8000676:	4b20      	ldr	r3, [pc, #128]	@ (80006f8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	3b01      	subs	r3, #1
 800067c:	4a1e      	ldr	r2, [pc, #120]	@ (80006f8 <HAL_GPIO_EXTI_Callback+0xdc>)
 800067e:	6013      	str	r3, [r2, #0]
                brak_kasy = 0;
 8000680:	4b1e      	ldr	r3, [pc, #120]	@ (80006fc <HAL_GPIO_EXTI_Callback+0xe0>)
 8000682:	2200      	movs	r2, #0
 8000684:	701a      	strb	r2, [r3, #0]
                gra_aktywna = 1;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000688:	2201      	movs	r2, #1
 800068a:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 800068c:	2300      	movs	r3, #0
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	e007      	b.n	80006a2 <HAL_GPIO_EXTI_Callback+0x86>
                    stan_bebna[i] = 1;
 8000692:	4a1b      	ldr	r2, [pc, #108]	@ (8000700 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	2101      	movs	r1, #1
 8000698:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	3301      	adds	r3, #1
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	ddf4      	ble.n	8000692 <HAL_GPIO_EXTI_Callback+0x76>
                }

                czas_startu = HAL_GetTick();
 80006a8:	f000 ff22 	bl	80014f0 <HAL_GetTick>
 80006ac:	4603      	mov	r3, r0
 80006ae:	4a15      	ldr	r2, [pc, #84]	@ (8000704 <HAL_GPIO_EXTI_Callback+0xe8>)
 80006b0:	6013      	str	r3, [r2, #0]

                czas_trwania = (rand() % 4000) + 3000;
 80006b2:	f004 f865 	bl	8004780 <rand>
 80006b6:	4602      	mov	r2, r0
 80006b8:	4b13      	ldr	r3, [pc, #76]	@ (8000708 <HAL_GPIO_EXTI_Callback+0xec>)
 80006ba:	fb83 1302 	smull	r1, r3, r3, r2
 80006be:	1219      	asrs	r1, r3, #8
 80006c0:	17d3      	asrs	r3, r2, #31
 80006c2:	1acb      	subs	r3, r1, r3
 80006c4:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80006c8:	fb01 f303 	mul.w	r3, r1, r3
 80006cc:	1ad3      	subs	r3, r2, r3
 80006ce:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 80006d2:	461a      	mov	r2, r3
 80006d4:	4b0d      	ldr	r3, [pc, #52]	@ (800070c <HAL_GPIO_EXTI_Callback+0xf0>)
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	e004      	b.n	80006e4 <HAL_GPIO_EXTI_Callback+0xc8>
            } else {
                brak_kasy = 1;
 80006da:	4b08      	ldr	r3, [pc, #32]	@ (80006fc <HAL_GPIO_EXTI_Callback+0xe0>)
 80006dc:	2201      	movs	r2, #1
 80006de:	701a      	strb	r2, [r3, #0]
 80006e0:	e000      	b.n	80006e4 <HAL_GPIO_EXTI_Callback+0xc8>
        if(HAL_GetTick() - ostatni_click < 500) return;
 80006e2:	bf00      	nop
            }
        }
    }
}
 80006e4:	3710      	adds	r7, #16
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	20000238 	.word	0x20000238
 80006f0:	2000023c 	.word	0x2000023c
 80006f4:	20000228 	.word	0x20000228
 80006f8:	20000004 	.word	0x20000004
 80006fc:	20000234 	.word	0x20000234
 8000700:	2000021c 	.word	0x2000021c
 8000704:	2000022c 	.word	0x2000022c
 8000708:	10624dd3 	.word	0x10624dd3
 800070c:	20000230 	.word	0x20000230

08000710 <Flash_WriteBalance>:
}

//@@

bool Flash_WriteBalance(uint32_t balance)
{
 8000710:	b5b0      	push	{r4, r5, r7, lr}
 8000712:	b08a      	sub	sp, #40	@ 0x28
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8000718:	f001 f898 	bl	800184c <HAL_FLASH_Unlock>

    // Wyma≈º stronƒô
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000720:	2300      	movs	r3, #0
 8000722:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Banks     = FLASH_BANK_1;
 8000724:	2301      	movs	r3, #1
 8000726:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Page      = FLASH_USER_START_PAGE;
 8000728:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800072c:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbPages   = FLASH_USER_NBPAGES;
 800072e:	2301      	movs	r3, #1
 8000730:	61fb      	str	r3, [r7, #28]

    if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 8000732:	f107 020c 	add.w	r2, r7, #12
 8000736:	f107 0310 	add.w	r3, r7, #16
 800073a:	4611      	mov	r1, r2
 800073c:	4618      	mov	r0, r3
 800073e:	f001 f969 	bl	8001a14 <HAL_FLASHEx_Erase>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d003      	beq.n	8000750 <Flash_WriteBalance+0x40>
    {
        HAL_FLASH_Lock();
 8000748:	f001 f8a2 	bl	8001890 <HAL_FLASH_Lock>
        return false;
 800074c:	2300      	movs	r3, #0
 800074e:	e015      	b.n	800077c <Flash_WriteBalance+0x6c>
    }

    // Flash wymaga zapisu double word = 64-bit
    uint64_t data64 = (uint64_t)balance; // dolne 32-bit = saldo, g√≥rne 32-bit = 0
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2200      	movs	r2, #0
 8000754:	461c      	mov	r4, r3
 8000756:	4615      	mov	r5, r2
 8000758:	e9c7 4508 	strd	r4, r5, [r7, #32]

    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_USER_START_ADDR, data64) != HAL_OK)
 800075c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000760:	4908      	ldr	r1, [pc, #32]	@ (8000784 <Flash_WriteBalance+0x74>)
 8000762:	2000      	movs	r0, #0
 8000764:	f001 f806 	bl	8001774 <HAL_FLASH_Program>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d003      	beq.n	8000776 <Flash_WriteBalance+0x66>
    {
        HAL_FLASH_Lock();
 800076e:	f001 f88f 	bl	8001890 <HAL_FLASH_Lock>
        return false;
 8000772:	2300      	movs	r3, #0
 8000774:	e002      	b.n	800077c <Flash_WriteBalance+0x6c>
    }

    HAL_FLASH_Lock();
 8000776:	f001 f88b 	bl	8001890 <HAL_FLASH_Lock>
    return true;
 800077a:	2301      	movs	r3, #1
}
 800077c:	4618      	mov	r0, r3
 800077e:	3728      	adds	r7, #40	@ 0x28
 8000780:	46bd      	mov	sp, r7
 8000782:	bdb0      	pop	{r4, r5, r7, pc}
 8000784:	080ff800 	.word	0x080ff800

08000788 <Flash_ReadBalance>:

uint32_t Flash_ReadBalance(void)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
    uint64_t value = *(uint64_t*)FLASH_USER_START_ADDR;
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <Flash_ReadBalance+0x34>)
 8000790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000794:	e9c7 2300 	strd	r2, r3, [r7]
    if(value == 0xFFFFFFFFFFFFFFFF) return 0; // Flash nie by≈Ça jeszcze zapisana
 8000798:	e9d7 2300 	ldrd	r2, r3, [r7]
 800079c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007a0:	bf08      	it	eq
 80007a2:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 80007a6:	d101      	bne.n	80007ac <Flash_ReadBalance+0x24>
 80007a8:	2300      	movs	r3, #0
 80007aa:	e000      	b.n	80007ae <Flash_ReadBalance+0x26>
    return (uint32_t)(value & 0xFFFFFFFF);   // bierzemy dolne 32-bit
 80007ac:	683b      	ldr	r3, [r7, #0]
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	080ff800 	.word	0x080ff800

080007c0 <GetCommand>:

void GetCommand(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
    uint8_t ch;
    cmd_index = 0;
 80007c6:	4b3a      	ldr	r3, [pc, #232]	@ (80008b0 <GetCommand+0xf0>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]
    memset(cmd_buffer, 0, sizeof(cmd_buffer));
 80007cc:	2229      	movs	r2, #41	@ 0x29
 80007ce:	2100      	movs	r1, #0
 80007d0:	4838      	ldr	r0, [pc, #224]	@ (80008b4 <GetCommand+0xf4>)
 80007d2:	f004 fc1d 	bl	8005010 <memset>
    while(1)
    {
        HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 80007d6:	1df9      	adds	r1, r7, #7
 80007d8:	f04f 33ff 	mov.w	r3, #4294967295
 80007dc:	2201      	movs	r2, #1
 80007de:	4836      	ldr	r0, [pc, #216]	@ (80008b8 <GetCommand+0xf8>)
 80007e0:	f003 fa02 	bl	8003be8 <HAL_UART_Receive>
        // ESC sequence (strza≈Çki)
        if(ch == 27) // ESC
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	2b1b      	cmp	r3, #27
 80007e8:	d10f      	bne.n	800080a <GetCommand+0x4a>
        {
        	uint8_t seq[2];
            HAL_UART_Receive(&huart2, &seq[0], 1, HAL_MAX_DELAY);
 80007ea:	1d39      	adds	r1, r7, #4
 80007ec:	f04f 33ff 	mov.w	r3, #4294967295
 80007f0:	2201      	movs	r2, #1
 80007f2:	4831      	ldr	r0, [pc, #196]	@ (80008b8 <GetCommand+0xf8>)
 80007f4:	f003 f9f8 	bl	8003be8 <HAL_UART_Receive>
            HAL_UART_Receive(&huart2, &seq[1], 1, HAL_MAX_DELAY);
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	1c59      	adds	r1, r3, #1
 80007fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000800:	2201      	movs	r2, #1
 8000802:	482d      	ldr	r0, [pc, #180]	@ (80008b8 <GetCommand+0xf8>)
 8000804:	f003 f9f0 	bl	8003be8 <HAL_UART_Receive>
            continue; // zignoruj escape
 8000808:	e04d      	b.n	80008a6 <GetCommand+0xe6>
        }
        //enter
        if(ch == '\r' || ch == '\n')
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	2b0d      	cmp	r3, #13
 800080e:	d002      	beq.n	8000816 <GetCommand+0x56>
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	2b0a      	cmp	r3, #10
 8000814:	d10f      	bne.n	8000836 <GetCommand+0x76>
        {
            printf("\r\n"); // przej≈õcie do nowej linii
 8000816:	4829      	ldr	r0, [pc, #164]	@ (80008bc <GetCommand+0xfc>)
 8000818:	f004 fa66 	bl	8004ce8 <puts>
            fflush(stdout);
 800081c:	4b28      	ldr	r3, [pc, #160]	@ (80008c0 <GetCommand+0x100>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	689b      	ldr	r3, [r3, #8]
 8000822:	4618      	mov	r0, r3
 8000824:	f004 f91a 	bl	8004a5c <fflush>
            cmd_buffer[cmd_index] = '\0'; // zako≈Ñcz string
 8000828:	4b21      	ldr	r3, [pc, #132]	@ (80008b0 <GetCommand+0xf0>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	461a      	mov	r2, r3
 800082e:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <GetCommand+0xf4>)
 8000830:	2100      	movs	r1, #0
 8000832:	5499      	strb	r1, [r3, r2]
            break;
 8000834:	e038      	b.n	80008a8 <GetCommand+0xe8>
        }
        else if(ch == 0x08 || ch == 127) // 0x08 = ASCII backspace, 127 = DEL
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2b08      	cmp	r3, #8
 800083a:	d002      	beq.n	8000842 <GetCommand+0x82>
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000840:	d119      	bne.n	8000876 <GetCommand+0xb6>
        {
            if(cmd_index > 0)
 8000842:	4b1b      	ldr	r3, [pc, #108]	@ (80008b0 <GetCommand+0xf0>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d02d      	beq.n	80008a6 <GetCommand+0xe6>
            {
                cmd_index--;
 800084a:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <GetCommand+0xf0>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	3b01      	subs	r3, #1
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <GetCommand+0xf0>)
 8000854:	701a      	strb	r2, [r3, #0]
                cmd_buffer[cmd_index] = '\0';
 8000856:	4b16      	ldr	r3, [pc, #88]	@ (80008b0 <GetCommand+0xf0>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	461a      	mov	r2, r3
 800085c:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <GetCommand+0xf4>)
 800085e:	2100      	movs	r1, #0
 8000860:	5499      	strb	r1, [r3, r2]
                printf("\b \b");
 8000862:	4818      	ldr	r0, [pc, #96]	@ (80008c4 <GetCommand+0x104>)
 8000864:	f004 f9d0 	bl	8004c08 <iprintf>
                fflush(stdout);
 8000868:	4b15      	ldr	r3, [pc, #84]	@ (80008c0 <GetCommand+0x100>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	4618      	mov	r0, r3
 8000870:	f004 f8f4 	bl	8004a5c <fflush>
            if(cmd_index > 0)
 8000874:	e017      	b.n	80008a6 <GetCommand+0xe6>
            }
        }
        else
        {
            if(cmd_index < CMD_BUF_SIZE)
 8000876:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <GetCommand+0xf0>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b27      	cmp	r3, #39	@ 0x27
 800087c:	d8ab      	bhi.n	80007d6 <GetCommand+0x16>
            {
                cmd_buffer[cmd_index++] = ch;
 800087e:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <GetCommand+0xf0>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	1c5a      	adds	r2, r3, #1
 8000884:	b2d1      	uxtb	r1, r2
 8000886:	4a0a      	ldr	r2, [pc, #40]	@ (80008b0 <GetCommand+0xf0>)
 8000888:	7011      	strb	r1, [r2, #0]
 800088a:	461a      	mov	r2, r3
 800088c:	79f9      	ldrb	r1, [r7, #7]
 800088e:	4b09      	ldr	r3, [pc, #36]	@ (80008b4 <GetCommand+0xf4>)
 8000890:	5499      	strb	r1, [r3, r2]
                printf("%c", ch);
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	4618      	mov	r0, r3
 8000896:	f004 f9c9 	bl	8004c2c <putchar>
                fflush(stdout);
 800089a:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <GetCommand+0x100>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f004 f8db 	bl	8004a5c <fflush>
        HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 80008a6:	e796      	b.n	80007d6 <GetCommand+0x16>
            {
                //
            }
        }
    }
}
 80008a8:	bf00      	nop
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	20000215 	.word	0x20000215
 80008b4:	200001ec 	.word	0x200001ec
 80008b8:	20000164 	.word	0x20000164
 80008bc:	08005b70 	.word	0x08005b70
 80008c0:	20000040 	.word	0x20000040
 80008c4:	08005b74 	.word	0x08005b74

080008c8 <CheckCommand>:

bool CheckCommand(const char* cmd)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	if ((strcmp(cmd, '\r') == 0) || (strcmp(cmd, '\n') == 0))
 80008d0:	210d      	movs	r1, #13
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff fc7c 	bl	80001d0 <strcmp>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d006      	beq.n	80008ec <CheckCommand+0x24>
 80008de:	210a      	movs	r1, #10
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	f7ff fc75 	bl	80001d0 <strcmp>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d101      	bne.n	80008f0 <CheckCommand+0x28>
	{
		//Skip
		return false;
 80008ec:	2300      	movs	r3, #0
 80008ee:	e09e      	b.n	8000a2e <CheckCommand+0x166>
	}
    if(strcmp(cmd, "help -h") == 0)
 80008f0:	4951      	ldr	r1, [pc, #324]	@ (8000a38 <CheckCommand+0x170>)
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f7ff fc6c 	bl	80001d0 <strcmp>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d11c      	bne.n	8000938 <CheckCommand+0x70>
    {
    	//Here display all usefull commands
        printf("Usefull commands:\r\n");
 80008fe:	484f      	ldr	r0, [pc, #316]	@ (8000a3c <CheckCommand+0x174>)
 8000900:	f004 f9f2 	bl	8004ce8 <puts>
        printf("\r\n");
 8000904:	484e      	ldr	r0, [pc, #312]	@ (8000a40 <CheckCommand+0x178>)
 8000906:	f004 f9ef 	bl	8004ce8 <puts>
        printf("help -h - print a list of commands used on software\r\n");
 800090a:	484e      	ldr	r0, [pc, #312]	@ (8000a44 <CheckCommand+0x17c>)
 800090c:	f004 f9ec 	bl	8004ce8 <puts>
        printf("balance - prints an actual cash stored in Flash memory\r\n");
 8000910:	484d      	ldr	r0, [pc, #308]	@ (8000a48 <CheckCommand+0x180>)
 8000912:	f004 f9e9 	bl	8004ce8 <puts>
        printf("deposit <num> - deposits an number of cash from user\r\n");
 8000916:	484d      	ldr	r0, [pc, #308]	@ (8000a4c <CheckCommand+0x184>)
 8000918:	f004 f9e6 	bl	8004ce8 <puts>
        printf("whoami - prints an user name\r\n");
 800091c:	484c      	ldr	r0, [pc, #304]	@ (8000a50 <CheckCommand+0x188>)
 800091e:	f004 f9e3 	bl	8004ce8 <puts>
        printf("setuser <name> - change and save username\r\n");
 8000922:	484c      	ldr	r0, [pc, #304]	@ (8000a54 <CheckCommand+0x18c>)
 8000924:	f004 f9e0 	bl	8004ce8 <puts>
        fflush(stdout);
 8000928:	4b4b      	ldr	r3, [pc, #300]	@ (8000a58 <CheckCommand+0x190>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	4618      	mov	r0, r3
 8000930:	f004 f894 	bl	8004a5c <fflush>
        return true;
 8000934:	2301      	movs	r3, #1
 8000936:	e07a      	b.n	8000a2e <CheckCommand+0x166>
    }
    if(strcmp(cmd, "balance") == 0)
 8000938:	4948      	ldr	r1, [pc, #288]	@ (8000a5c <CheckCommand+0x194>)
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff fc48 	bl	80001d0 <strcmp>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d10d      	bne.n	8000962 <CheckCommand+0x9a>
    {
    	printf("User cash balance: %u\r\n", credit_balance);
 8000946:	4b46      	ldr	r3, [pc, #280]	@ (8000a60 <CheckCommand+0x198>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4619      	mov	r1, r3
 800094c:	4845      	ldr	r0, [pc, #276]	@ (8000a64 <CheckCommand+0x19c>)
 800094e:	f004 f95b 	bl	8004c08 <iprintf>
    	fflush(stdout);
 8000952:	4b41      	ldr	r3, [pc, #260]	@ (8000a58 <CheckCommand+0x190>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	689b      	ldr	r3, [r3, #8]
 8000958:	4618      	mov	r0, r3
 800095a:	f004 f87f 	bl	8004a5c <fflush>
    	return true;
 800095e:	2301      	movs	r3, #1
 8000960:	e065      	b.n	8000a2e <CheckCommand+0x166>
    }
    if(strncmp(cmd, "deposit ", 8) == 0)
 8000962:	2208      	movs	r2, #8
 8000964:	4940      	ldr	r1, [pc, #256]	@ (8000a68 <CheckCommand+0x1a0>)
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f004 fb5a 	bl	8005020 <strncmp>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d13b      	bne.n	80009ea <CheckCommand+0x122>
    {
        const char* num_str = cmd + 8;//cut 8 characters
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	3308      	adds	r3, #8
 8000976:	617b      	str	r3, [r7, #20]
        char* endptr;
        long amount = strtol(num_str, &endptr, 10);
 8000978:	f107 030c 	add.w	r3, r7, #12
 800097c:	220a      	movs	r2, #10
 800097e:	4619      	mov	r1, r3
 8000980:	6978      	ldr	r0, [r7, #20]
 8000982:	f003 ffb5 	bl	80048f0 <strtol>
 8000986:	6138      	str	r0, [r7, #16]
        // numbler validation
        if(*endptr != '\0' || amount < 0)
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d102      	bne.n	8000996 <CheckCommand+0xce>
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	2b00      	cmp	r3, #0
 8000994:	da0b      	bge.n	80009ae <CheckCommand+0xe6>
        {
            printf("Invalid value: '%s'\r\n", num_str);
 8000996:	6979      	ldr	r1, [r7, #20]
 8000998:	4834      	ldr	r0, [pc, #208]	@ (8000a6c <CheckCommand+0x1a4>)
 800099a:	f004 f935 	bl	8004c08 <iprintf>
            fflush(stdout);
 800099e:	4b2e      	ldr	r3, [pc, #184]	@ (8000a58 <CheckCommand+0x190>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	689b      	ldr	r3, [r3, #8]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f004 f859 	bl	8004a5c <fflush>
            return false;
 80009aa:	2300      	movs	r3, #0
 80009ac:	e03f      	b.n	8000a2e <CheckCommand+0x166>
        }
        credit_balance += amount;
 80009ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000a60 <CheckCommand+0x198>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	4413      	add	r3, r2
 80009b6:	4a2a      	ldr	r2, [pc, #168]	@ (8000a60 <CheckCommand+0x198>)
 80009b8:	6013      	str	r3, [r2, #0]

        if (Flash_WriteBalance(credit_balance))
 80009ba:	4b29      	ldr	r3, [pc, #164]	@ (8000a60 <CheckCommand+0x198>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff fea6 	bl	8000710 <Flash_WriteBalance>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d004      	beq.n	80009d4 <CheckCommand+0x10c>
        {
            printf("Deposited: %ld\r\n", amount);
 80009ca:	6939      	ldr	r1, [r7, #16]
 80009cc:	4828      	ldr	r0, [pc, #160]	@ (8000a70 <CheckCommand+0x1a8>)
 80009ce:	f004 f91b 	bl	8004c08 <iprintf>
 80009d2:	e002      	b.n	80009da <CheckCommand+0x112>
        }
        else
        {
            printf("Flash write error!\r\n");
 80009d4:	4827      	ldr	r0, [pc, #156]	@ (8000a74 <CheckCommand+0x1ac>)
 80009d6:	f004 f987 	bl	8004ce8 <puts>
        }
        fflush(stdout);
 80009da:	4b1f      	ldr	r3, [pc, #124]	@ (8000a58 <CheckCommand+0x190>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f004 f83b 	bl	8004a5c <fflush>
        return true;
 80009e6:	2301      	movs	r3, #1
 80009e8:	e021      	b.n	8000a2e <CheckCommand+0x166>
    }
    if(strcmp(cmd, "whoami") == 0)
 80009ea:	4923      	ldr	r1, [pc, #140]	@ (8000a78 <CheckCommand+0x1b0>)
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f7ff fbef 	bl	80001d0 <strcmp>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d105      	bne.n	8000a04 <CheckCommand+0x13c>
    {
    	printf("%s\r\n", user);
 80009f8:	4920      	ldr	r1, [pc, #128]	@ (8000a7c <CheckCommand+0x1b4>)
 80009fa:	4821      	ldr	r0, [pc, #132]	@ (8000a80 <CheckCommand+0x1b8>)
 80009fc:	f004 f904 	bl	8004c08 <iprintf>
        return true;
 8000a00:	2301      	movs	r3, #1
 8000a02:	e014      	b.n	8000a2e <CheckCommand+0x166>
    }
    if (strncmp(cmd, "setuser ", 8) == 0)
 8000a04:	2208      	movs	r2, #8
 8000a06:	491f      	ldr	r1, [pc, #124]	@ (8000a84 <CheckCommand+0x1bc>)
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f004 fb09 	bl	8005020 <strncmp>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d101      	bne.n	8000a18 <CheckCommand+0x150>
        }
        else
        {
            printf("Flash write error!\r\n");
        }*/
        return true;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e00a      	b.n	8000a2e <CheckCommand+0x166>
    }

    printf("command not found : '%s'\r\n", cmd);
 8000a18:	6879      	ldr	r1, [r7, #4]
 8000a1a:	481b      	ldr	r0, [pc, #108]	@ (8000a88 <CheckCommand+0x1c0>)
 8000a1c:	f004 f8f4 	bl	8004c08 <iprintf>
    fflush(stdout);
 8000a20:	4b0d      	ldr	r3, [pc, #52]	@ (8000a58 <CheckCommand+0x190>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	689b      	ldr	r3, [r3, #8]
 8000a26:	4618      	mov	r0, r3
 8000a28:	f004 f818 	bl	8004a5c <fflush>
    return false;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	08005b78 	.word	0x08005b78
 8000a3c:	08005b80 	.word	0x08005b80
 8000a40:	08005b70 	.word	0x08005b70
 8000a44:	08005b94 	.word	0x08005b94
 8000a48:	08005bcc 	.word	0x08005bcc
 8000a4c:	08005c04 	.word	0x08005c04
 8000a50:	08005c3c 	.word	0x08005c3c
 8000a54:	08005c5c 	.word	0x08005c5c
 8000a58:	20000040 	.word	0x20000040
 8000a5c:	08005c88 	.word	0x08005c88
 8000a60:	20000218 	.word	0x20000218
 8000a64:	08005c90 	.word	0x08005c90
 8000a68:	08005ca8 	.word	0x08005ca8
 8000a6c:	08005cb4 	.word	0x08005cb4
 8000a70:	08005ccc 	.word	0x08005ccc
 8000a74:	08005ce0 	.word	0x08005ce0
 8000a78:	08005cf4 	.word	0x08005cf4
 8000a7c:	20000000 	.word	0x20000000
 8000a80:	08005cfc 	.word	0x08005cfc
 8000a84:	08005d04 	.word	0x08005d04
 8000a88:	08005d10 	.word	0x08005d10

08000a8c <DisplayTitle>:


void DisplayTitle()
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
	printf("                     CasinoOS Terminal v1.0.7 \r\n");
 8000a90:	4803      	ldr	r0, [pc, #12]	@ (8000aa0 <DisplayTitle+0x14>)
 8000a92:	f004 f929 	bl	8004ce8 <puts>
	printf("            In luck we trust, in probability we pray \r\n");
 8000a96:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <DisplayTitle+0x18>)
 8000a98:	f004 f926 	bl	8004ce8 <puts>
}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	08005d2c 	.word	0x08005d2c
 8000aa4:	08005d5c 	.word	0x08005d5c

08000aa8 <DisplaySeparationBorder>:
void DisplaySeparationBorder()
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
	printf("------------------------------------------------------- \r\n");
 8000aac:	4802      	ldr	r0, [pc, #8]	@ (8000ab8 <DisplaySeparationBorder+0x10>)
 8000aae:	f004 f91b 	bl	8004ce8 <puts>
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	08005d94 	.word	0x08005d94

08000abc <DisplayRequireInput>:
void DisplayRequireInput()
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	 printf("ùì¨ùì™ùìºùì≤ùì∑ùì∏@ùìíùì™ùìºùì≤ùì∑ùì∏ùìûùì¢:~$ ");
 8000ac0:	4805      	ldr	r0, [pc, #20]	@ (8000ad8 <DisplayRequireInput+0x1c>)
 8000ac2:	f004 f8a1 	bl	8004c08 <iprintf>
	 fflush(stdout);
 8000ac6:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <DisplayRequireInput+0x20>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	4618      	mov	r0, r3
 8000ace:	f003 ffc5 	bl	8004a5c <fflush>
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	08005dd0 	.word	0x08005dd0
 8000adc:	20000040 	.word	0x20000040

08000ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	@ 0x28
 8000ae4:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  //@@
  HAL_Init();
 8000ae6:	f000 fc93 	bl	8001410 <HAL_Init>
  setvbuf(stdin, NULL ,_IONBF, 0);
 8000aea:	4b22      	ldr	r3, [pc, #136]	@ (8000b74 <main+0x94>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	6858      	ldr	r0, [r3, #4]
 8000af0:	2300      	movs	r3, #0
 8000af2:	2202      	movs	r2, #2
 8000af4:	2100      	movs	r1, #0
 8000af6:	f004 f8ff 	bl	8004cf8 <setvbuf>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000afa:	f000 f84d 	bl	8000b98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000afe:	f000 f98f 	bl	8000e20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b02:	f000 f95d 	bl	8000dc0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000b06:	f000 f899 	bl	8000c3c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000b0a:	f000 f91b 	bl	8000d44 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  //@@
  srand(HAL_GetTick());//Random Generator
 8000b0e:	f000 fcef 	bl	80014f0 <HAL_GetTick>
 8000b12:	4603      	mov	r3, r0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f003 fe05 	bl	8004724 <srand>
  HAL_Delay(200);
 8000b1a:	20c8      	movs	r0, #200	@ 0xc8
 8000b1c:	f000 fcf4 	bl	8001508 <HAL_Delay>
  printf("\033[2J\033[H"); // Clear screen and move cursor to top-left
 8000b20:	4815      	ldr	r0, [pc, #84]	@ (8000b78 <main+0x98>)
 8000b22:	f004 f871 	bl	8004c08 <iprintf>
  HAL_Delay(200);
 8000b26:	20c8      	movs	r0, #200	@ 0xc8
 8000b28:	f000 fcee 	bl	8001508 <HAL_Delay>
  credit_balance = Flash_ReadBalance();
 8000b2c:	f7ff fe2c 	bl	8000788 <Flash_ReadBalance>
 8000b30:	4603      	mov	r3, r0
 8000b32:	4a12      	ldr	r2, [pc, #72]	@ (8000b7c <main+0x9c>)
 8000b34:	6013      	str	r3, [r2, #0]
  HAL_Delay(200);
 8000b36:	20c8      	movs	r0, #200	@ 0xc8
 8000b38:	f000 fce6 	bl	8001508 <HAL_Delay>
  DisplayTitle();
 8000b3c:	f7ff ffa6 	bl	8000a8c <DisplayTitle>
    DisplaySeparationBorder();
 8000b40:	f7ff ffb2 	bl	8000aa8 <DisplaySeparationBorder>
    printf("System status  : ONLINE \r\n");
 8000b44:	480e      	ldr	r0, [pc, #56]	@ (8000b80 <main+0xa0>)
 8000b46:	f004 f8cf 	bl	8004ce8 <puts>
    printf("RNG engine     : SEEDED \r\n");
 8000b4a:	480e      	ldr	r0, [pc, #56]	@ (8000b84 <main+0xa4>)
 8000b4c:	f004 f8cc 	bl	8004ce8 <puts>
    printf("Credit balance : 000000 \r\n");
 8000b50:	480d      	ldr	r0, [pc, #52]	@ (8000b88 <main+0xa8>)
 8000b52:	f004 f8c9 	bl	8004ce8 <puts>
    printf("User access    : %s \r\n",user);
 8000b56:	490d      	ldr	r1, [pc, #52]	@ (8000b8c <main+0xac>)
 8000b58:	480d      	ldr	r0, [pc, #52]	@ (8000b90 <main+0xb0>)
 8000b5a:	f004 f855 	bl	8004c08 <iprintf>
    DisplaySeparationBorder();
 8000b5e:	f7ff ffa3 	bl	8000aa8 <DisplaySeparationBorder>

    while(1)
      {
    	  DisplayRequireInput();
 8000b62:	f7ff ffab 	bl	8000abc <DisplayRequireInput>
    	  GetCommand();
 8000b66:	f7ff fe2b 	bl	80007c0 <GetCommand>
    	  if(CheckCommand(cmd_buffer))
 8000b6a:	480a      	ldr	r0, [pc, #40]	@ (8000b94 <main+0xb4>)
 8000b6c:	f7ff feac 	bl	80008c8 <CheckCommand>
    	  DisplayRequireInput();
 8000b70:	e7f7      	b.n	8000b62 <main+0x82>
 8000b72:	bf00      	nop
 8000b74:	20000040 	.word	0x20000040
 8000b78:	08005e10 	.word	0x08005e10
 8000b7c:	20000218 	.word	0x20000218
 8000b80:	08005e18 	.word	0x08005e18
 8000b84:	08005e34 	.word	0x08005e34
 8000b88:	08005e50 	.word	0x08005e50
 8000b8c:	20000000 	.word	0x20000000
 8000b90:	08005e6c 	.word	0x08005e6c
 8000b94:	200001ec 	.word	0x200001ec

08000b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b096      	sub	sp, #88	@ 0x58
 8000b9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b9e:	f107 0314 	add.w	r3, r7, #20
 8000ba2:	2244      	movs	r2, #68	@ 0x44
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f004 fa32 	bl	8005010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bac:	463b      	mov	r3, r7
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bba:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bbe:	f001 fb87 	bl	80022d0 <HAL_PWREx_ControlVoltageScaling>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000bc8:	f000 f9c2 	bl	8000f50 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bd4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bd6:	2310      	movs	r3, #16
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bde:	2302      	movs	r3, #2
 8000be0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000be2:	2301      	movs	r3, #1
 8000be4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000be6:	230a      	movs	r3, #10
 8000be8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bea:	2307      	movs	r3, #7
 8000bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f001 fbbe 	bl	800237c <HAL_RCC_OscConfig>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c06:	f000 f9a3 	bl	8000f50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0a:	230f      	movs	r3, #15
 8000c0c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c12:	2300      	movs	r3, #0
 8000c14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c16:	2300      	movs	r3, #0
 8000c18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c1e:	463b      	mov	r3, r7
 8000c20:	2104      	movs	r1, #4
 8000c22:	4618      	mov	r0, r3
 8000c24:	f001 ff86 	bl	8002b34 <HAL_RCC_ClockConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c2e:	f000 f98f 	bl	8000f50 <Error_Handler>
  }
}
 8000c32:	bf00      	nop
 8000c34:	3758      	adds	r7, #88	@ 0x58
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b0aa      	sub	sp, #168	@ 0xa8
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c42:	f107 030c 	add.w	r3, r7, #12
 8000c46:	2288      	movs	r2, #136	@ 0x88
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f004 f9e0 	bl	8005010 <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c50:	2340      	movs	r3, #64	@ 0x40
 8000c52:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f002 f98d 	bl	8002f7c <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8000c62:	4b33      	ldr	r3, [pc, #204]	@ (8000d30 <MX_I2C1_Init+0xf4>)
 8000c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c66:	4a32      	ldr	r2, [pc, #200]	@ (8000d30 <MX_I2C1_Init+0xf4>)
 8000c68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c6e:	4b30      	ldr	r3, [pc, #192]	@ (8000d30 <MX_I2C1_Init+0xf4>)
 8000c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000d30 <MX_I2C1_Init+0xf4>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7e:	4a2c      	ldr	r2, [pc, #176]	@ (8000d30 <MX_I2C1_Init+0xf4>)
 8000c80:	f043 0302 	orr.w	r3, r3, #2
 8000c84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c86:	4b2a      	ldr	r3, [pc, #168]	@ (8000d30 <MX_I2C1_Init+0xf4>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8a:	f003 0302 	and.w	r3, r3, #2
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000c92:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cac:	2304      	movs	r3, #4
 8000cae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	481e      	ldr	r0, [pc, #120]	@ (8000d34 <MX_I2C1_Init+0xf8>)
 8000cba:	f000 ffef 	bl	8001c9c <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cc0:	4a1e      	ldr	r2, [pc, #120]	@ (8000d3c <MX_I2C1_Init+0x100>)
 8000cc2:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8000d40 <MX_I2C1_Init+0x104>)
 8000cc8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cca:	4b1b      	ldr	r3, [pc, #108]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cd0:	4b19      	ldr	r3, [pc, #100]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cd6:	4b18      	ldr	r3, [pc, #96]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cdc:	4b16      	ldr	r3, [pc, #88]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ce8:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cee:	4b12      	ldr	r3, [pc, #72]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cf4:	4810      	ldr	r0, [pc, #64]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000cf6:	f001 f9ab 	bl	8002050 <HAL_I2C_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 8000d00:	f000 f926 	bl	8000f50 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d04:	2100      	movs	r1, #0
 8000d06:	480c      	ldr	r0, [pc, #48]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000d08:	f001 fa3d 	bl	8002186 <HAL_I2CEx_ConfigAnalogFilter>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 8000d12:	f000 f91d 	bl	8000f50 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d16:	2100      	movs	r1, #0
 8000d18:	4807      	ldr	r0, [pc, #28]	@ (8000d38 <MX_I2C1_Init+0xfc>)
 8000d1a:	f001 fa7f 	bl	800221c <HAL_I2CEx_ConfigDigitalFilter>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 8000d24:	f000 f914 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d28:	bf00      	nop
 8000d2a:	37a8      	adds	r7, #168	@ 0xa8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40021000 	.word	0x40021000
 8000d34:	48000400 	.word	0x48000400
 8000d38:	200000ac 	.word	0x200000ac
 8000d3c:	40005400 	.word	0x40005400
 8000d40:	10d19ce4 	.word	0x10d19ce4

08000d44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d48:	4b1b      	ldr	r3, [pc, #108]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8000dbc <MX_SPI1_Init+0x78>)
 8000d4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d56:	4b18      	ldr	r3, [pc, #96]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d5c:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d5e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d64:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d6a:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d70:	4b11      	ldr	r3, [pc, #68]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000d78:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d7a:	2210      	movs	r2, #16
 8000d7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d90:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d92:	2207      	movs	r2, #7
 8000d94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d96:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000d9e:	2208      	movs	r2, #8
 8000da0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000da2:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <MX_SPI1_Init+0x74>)
 8000da4:	f002 fda6 	bl	80038f4 <HAL_SPI_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000dae:	f000 f8cf 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000100 	.word	0x20000100
 8000dbc:	40013000 	.word	0x40013000

08000dc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dc4:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000dc6:	4a15      	ldr	r2, [pc, #84]	@ (8000e1c <MX_USART2_UART_Init+0x5c>)
 8000dc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dca:	4b13      	ldr	r3, [pc, #76]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000dcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd2:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000de6:	220c      	movs	r2, #12
 8000de8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df0:	4b09      	ldr	r3, [pc, #36]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	@ (8000e18 <MX_USART2_UART_Init+0x58>)
 8000e04:	f002 fe19 	bl	8003a3a <HAL_UART_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e0e:	f000 f89f 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000164 	.word	0x20000164
 8000e1c:	40004400 	.word	0x40004400

08000e20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	@ 0x28
 8000e24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e26:	f107 0314 	add.w	r3, r7, #20
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e36:	4b43      	ldr	r3, [pc, #268]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3a:	4a42      	ldr	r2, [pc, #264]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e3c:	f043 0304 	orr.w	r3, r3, #4
 8000e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e42:	4b40      	ldr	r3, [pc, #256]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e46:	f003 0304 	and.w	r3, r3, #4
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e4e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e52:	4a3c      	ldr	r2, [pc, #240]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e5a:	4b3a      	ldr	r3, [pc, #232]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e66:	4b37      	ldr	r3, [pc, #220]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6a:	4a36      	ldr	r2, [pc, #216]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e72:	4b34      	ldr	r3, [pc, #208]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7e:	4b31      	ldr	r3, [pc, #196]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	4a30      	ldr	r2, [pc, #192]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e8a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f44 <MX_GPIO_Init+0x124>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2180      	movs	r1, #128	@ 0x80
 8000e9a:	482b      	ldr	r0, [pc, #172]	@ (8000f48 <MX_GPIO_Init+0x128>)
 8000e9c:	f001 f8a8 	bl	8001ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eaa:	f001 f8a1 	bl	8001ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2140      	movs	r1, #64	@ 0x40
 8000eb2:	4826      	ldr	r0, [pc, #152]	@ (8000f4c <MX_GPIO_Init+0x12c>)
 8000eb4:	f001 f89c 	bl	8001ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000eb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ebe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	f107 0314 	add.w	r3, r7, #20
 8000ecc:	4619      	mov	r1, r3
 8000ece:	481e      	ldr	r0, [pc, #120]	@ (8000f48 <MX_GPIO_Init+0x128>)
 8000ed0:	f000 fee4 	bl	8001c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ed4:	2380      	movs	r3, #128	@ 0x80
 8000ed6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4817      	ldr	r0, [pc, #92]	@ (8000f48 <MX_GPIO_Init+0x128>)
 8000eec:	f000 fed6 	bl	8001c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ef0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ef4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	f107 0314 	add.w	r3, r7, #20
 8000f06:	4619      	mov	r1, r3
 8000f08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f0c:	f000 fec6 	bl	8001c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f10:	2340      	movs	r3, #64	@ 0x40
 8000f12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f14:	2301      	movs	r3, #1
 8000f16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	4619      	mov	r1, r3
 8000f26:	4809      	ldr	r0, [pc, #36]	@ (8000f4c <MX_GPIO_Init+0x12c>)
 8000f28:	f000 feb8 	bl	8001c9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	2028      	movs	r0, #40	@ 0x28
 8000f32:	f000 fbe8 	bl	8001706 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f36:	2028      	movs	r0, #40	@ 0x28
 8000f38:	f000 fc01 	bl	800173e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f3c:	bf00      	nop
 8000f3e:	3728      	adds	r7, #40	@ 0x28
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021000 	.word	0x40021000
 8000f48:	48000800 	.word	0x48000800
 8000f4c:	48000400 	.word	0x48000400

08000f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f54:	b672      	cpsid	i
}
 8000f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <Error_Handler+0x8>

08000f5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f62:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa0 <HAL_MspInit+0x44>)
 8000f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f66:	4a0e      	ldr	r2, [pc, #56]	@ (8000fa0 <HAL_MspInit+0x44>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <HAL_MspInit+0x44>)
 8000f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7a:	4b09      	ldr	r3, [pc, #36]	@ (8000fa0 <HAL_MspInit+0x44>)
 8000f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f7e:	4a08      	ldr	r2, [pc, #32]	@ (8000fa0 <HAL_MspInit+0x44>)
 8000f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f86:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <HAL_MspInit+0x44>)
 8000f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8e:	603b      	str	r3, [r7, #0]
 8000f90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b0ac      	sub	sp, #176	@ 0xb0
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	2288      	movs	r2, #136	@ 0x88
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f004 f823 	bl	8005010 <memset>
  if(hi2c->Instance==I2C1)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a21      	ldr	r2, [pc, #132]	@ (8001054 <HAL_I2C_MspInit+0xb0>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d13b      	bne.n	800104c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fd4:	2340      	movs	r3, #64	@ 0x40
 8000fd6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f001 ffcb 	bl	8002f7c <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000fec:	f7ff ffb0 	bl	8000f50 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff0:	4b19      	ldr	r3, [pc, #100]	@ (8001058 <HAL_I2C_MspInit+0xb4>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff4:	4a18      	ldr	r2, [pc, #96]	@ (8001058 <HAL_I2C_MspInit+0xb4>)
 8000ff6:	f043 0302 	orr.w	r3, r3, #2
 8000ffa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffc:	4b16      	ldr	r3, [pc, #88]	@ (8001058 <HAL_I2C_MspInit+0xb4>)
 8000ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	613b      	str	r3, [r7, #16]
 8001006:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001008:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800100c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001010:	2312      	movs	r3, #18
 8001012:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101c:	2303      	movs	r3, #3
 800101e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001022:	2304      	movs	r3, #4
 8001024:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001028:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800102c:	4619      	mov	r1, r3
 800102e:	480b      	ldr	r0, [pc, #44]	@ (800105c <HAL_I2C_MspInit+0xb8>)
 8001030:	f000 fe34 	bl	8001c9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001034:	4b08      	ldr	r3, [pc, #32]	@ (8001058 <HAL_I2C_MspInit+0xb4>)
 8001036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001038:	4a07      	ldr	r2, [pc, #28]	@ (8001058 <HAL_I2C_MspInit+0xb4>)
 800103a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800103e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001040:	4b05      	ldr	r3, [pc, #20]	@ (8001058 <HAL_I2C_MspInit+0xb4>)
 8001042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001044:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800104c:	bf00      	nop
 800104e:	37b0      	adds	r7, #176	@ 0xb0
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40005400 	.word	0x40005400
 8001058:	40021000 	.word	0x40021000
 800105c:	48000400 	.word	0x48000400

08001060 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08a      	sub	sp, #40	@ 0x28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a17      	ldr	r2, [pc, #92]	@ (80010dc <HAL_SPI_MspInit+0x7c>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d128      	bne.n	80010d4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001082:	4b17      	ldr	r3, [pc, #92]	@ (80010e0 <HAL_SPI_MspInit+0x80>)
 8001084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001086:	4a16      	ldr	r2, [pc, #88]	@ (80010e0 <HAL_SPI_MspInit+0x80>)
 8001088:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800108c:	6613      	str	r3, [r2, #96]	@ 0x60
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <HAL_SPI_MspInit+0x80>)
 8001090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001092:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001096:	613b      	str	r3, [r7, #16]
 8001098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <HAL_SPI_MspInit+0x80>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109e:	4a10      	ldr	r2, [pc, #64]	@ (80010e0 <HAL_SPI_MspInit+0x80>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <HAL_SPI_MspInit+0x80>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80010b2:	23e0      	movs	r3, #224	@ 0xe0
 80010b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	2302      	movs	r3, #2
 80010b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010be:	2303      	movs	r3, #3
 80010c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010c2:	2305      	movs	r3, #5
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d0:	f000 fde4 	bl	8001c9c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010d4:	bf00      	nop
 80010d6:	3728      	adds	r7, #40	@ 0x28
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40013000 	.word	0x40013000
 80010e0:	40021000 	.word	0x40021000

080010e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0ac      	sub	sp, #176	@ 0xb0
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2288      	movs	r2, #136	@ 0x88
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f003 ff83 	bl	8005010 <memset>
  if(huart->Instance==USART2)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a21      	ldr	r2, [pc, #132]	@ (8001194 <HAL_UART_MspInit+0xb0>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d13b      	bne.n	800118c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001114:	2302      	movs	r3, #2
 8001116:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001118:	2300      	movs	r3, #0
 800111a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4618      	mov	r0, r3
 8001122:	f001 ff2b 	bl	8002f7c <HAL_RCCEx_PeriphCLKConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800112c:	f7ff ff10 	bl	8000f50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001130:	4b19      	ldr	r3, [pc, #100]	@ (8001198 <HAL_UART_MspInit+0xb4>)
 8001132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001134:	4a18      	ldr	r2, [pc, #96]	@ (8001198 <HAL_UART_MspInit+0xb4>)
 8001136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800113a:	6593      	str	r3, [r2, #88]	@ 0x58
 800113c:	4b16      	ldr	r3, [pc, #88]	@ (8001198 <HAL_UART_MspInit+0xb4>)
 800113e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001148:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <HAL_UART_MspInit+0xb4>)
 800114a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114c:	4a12      	ldr	r2, [pc, #72]	@ (8001198 <HAL_UART_MspInit+0xb4>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001154:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <HAL_UART_MspInit+0xb4>)
 8001156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001160:	230c      	movs	r3, #12
 8001162:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001178:	2307      	movs	r3, #7
 800117a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001188:	f000 fd88 	bl	8001c9c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800118c:	bf00      	nop
 800118e:	37b0      	adds	r7, #176	@ 0xb0
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40004400 	.word	0x40004400
 8001198:	40021000 	.word	0x40021000

0800119c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <NMI_Handler+0x4>

080011a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <HardFault_Handler+0x4>

080011ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <MemManage_Handler+0x4>

080011b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <BusFault_Handler+0x4>

080011bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <UsageFault_Handler+0x4>

080011c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f2:	f000 f969 	bl	80014c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}

080011fa <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80011fe:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001202:	f000 ff0d 	bl	8002020 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}

0800120a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800120a:	b480      	push	{r7}
 800120c:	af00      	add	r7, sp, #0
  return 1;
 800120e:	2301      	movs	r3, #1
}
 8001210:	4618      	mov	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr

0800121a <_kill>:

int _kill(int pid, int sig)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
 8001222:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001224:	f003 ff54 	bl	80050d0 <__errno>
 8001228:	4603      	mov	r3, r0
 800122a:	2216      	movs	r2, #22
 800122c:	601a      	str	r2, [r3, #0]
  return -1;
 800122e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001232:	4618      	mov	r0, r3
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <_exit>:

void _exit (int status)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b082      	sub	sp, #8
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001242:	f04f 31ff 	mov.w	r1, #4294967295
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff ffe7 	bl	800121a <_kill>
  while (1) {}    /* Make sure we hang here */
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <_exit+0x12>

08001250 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	e00a      	b.n	8001278 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001262:	f7ff f9bd 	bl	80005e0 <__io_getchar>
 8001266:	4601      	mov	r1, r0
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	1c5a      	adds	r2, r3, #1
 800126c:	60ba      	str	r2, [r7, #8]
 800126e:	b2ca      	uxtb	r2, r1
 8001270:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	3301      	adds	r3, #1
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697a      	ldr	r2, [r7, #20]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	429a      	cmp	r2, r3
 800127e:	dbf0      	blt.n	8001262 <_read+0x12>
  }

  return len;
 8001280:	687b      	ldr	r3, [r7, #4]
}
 8001282:	4618      	mov	r0, r3
 8001284:	3718      	adds	r7, #24
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b086      	sub	sp, #24
 800128e:	af00      	add	r7, sp, #0
 8001290:	60f8      	str	r0, [r7, #12]
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
 800129a:	e009      	b.n	80012b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	60ba      	str	r2, [r7, #8]
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff f989 	bl	80005bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	3301      	adds	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dbf1      	blt.n	800129c <_write+0x12>
  }
  return len;
 80012b8:	687b      	ldr	r3, [r7, #4]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <_close>:

int _close(int file)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b083      	sub	sp, #12
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012da:	b480      	push	{r7}
 80012dc:	b083      	sub	sp, #12
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012ea:	605a      	str	r2, [r3, #4]
  return 0;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <_isatty>:

int _isatty(int file)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001302:	2301      	movs	r3, #1
}
 8001304:	4618      	mov	r0, r3
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001334:	4a14      	ldr	r2, [pc, #80]	@ (8001388 <_sbrk+0x5c>)
 8001336:	4b15      	ldr	r3, [pc, #84]	@ (800138c <_sbrk+0x60>)
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001340:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <_sbrk+0x64>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d102      	bne.n	800134e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <_sbrk+0x64>)
 800134a:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <_sbrk+0x68>)
 800134c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <_sbrk+0x64>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	429a      	cmp	r2, r3
 800135a:	d207      	bcs.n	800136c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800135c:	f003 feb8 	bl	80050d0 <__errno>
 8001360:	4603      	mov	r3, r0
 8001362:	220c      	movs	r2, #12
 8001364:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e009      	b.n	8001380 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800136c:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <_sbrk+0x64>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <_sbrk+0x64>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <_sbrk+0x64>)
 800137c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800137e:	68fb      	ldr	r3, [r7, #12]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20018000 	.word	0x20018000
 800138c:	00000400 	.word	0x00000400
 8001390:	20000240 	.word	0x20000240
 8001394:	20000398 	.word	0x20000398

08001398 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800139c:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <SystemInit+0x20>)
 800139e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013a2:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <SystemInit+0x20>)
 80013a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013f4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013c0:	f7ff ffea 	bl	8001398 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013c4:	480c      	ldr	r0, [pc, #48]	@ (80013f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80013c6:	490d      	ldr	r1, [pc, #52]	@ (80013fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80013c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001400 <LoopForever+0xe>)
  movs r3, #0
 80013ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013cc:	e002      	b.n	80013d4 <LoopCopyDataInit>

080013ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013d2:	3304      	adds	r3, #4

080013d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013d8:	d3f9      	bcc.n	80013ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013da:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001408 <LoopForever+0x16>)
  movs r3, #0
 80013de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e0:	e001      	b.n	80013e6 <LoopFillZerobss>

080013e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e4:	3204      	adds	r2, #4

080013e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013e8:	d3fb      	bcc.n	80013e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ea:	f003 fe77 	bl	80050dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013ee:	f7ff fb77 	bl	8000ae0 <main>

080013f2 <LoopForever>:

LoopForever:
    b LoopForever
 80013f2:	e7fe      	b.n	80013f2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013fc:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001400:	080060bc 	.word	0x080060bc
  ldr r2, =_sbss
 8001404:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001408:	20000394 	.word	0x20000394

0800140c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800140c:	e7fe      	b.n	800140c <ADC1_2_IRQHandler>
	...

08001410 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001416:	2300      	movs	r3, #0
 8001418:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800141a:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <HAL_Init+0x3c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a0b      	ldr	r2, [pc, #44]	@ (800144c <HAL_Init+0x3c>)
 8001420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001424:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001426:	2003      	movs	r0, #3
 8001428:	f000 f962 	bl	80016f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800142c:	2000      	movs	r0, #0
 800142e:	f000 f80f 	bl	8001450 <HAL_InitTick>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d002      	beq.n	800143e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	71fb      	strb	r3, [r7, #7]
 800143c:	e001      	b.n	8001442 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800143e:	f7ff fd8d 	bl	8000f5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001442:	79fb      	ldrb	r3, [r7, #7]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40022000 	.word	0x40022000

08001450 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001458:	2300      	movs	r3, #0
 800145a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800145c:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <HAL_InitTick+0x6c>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d023      	beq.n	80014ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001464:	4b16      	ldr	r3, [pc, #88]	@ (80014c0 <HAL_InitTick+0x70>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <HAL_InitTick+0x6c>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001472:	fbb3 f3f1 	udiv	r3, r3, r1
 8001476:	fbb2 f3f3 	udiv	r3, r2, r3
 800147a:	4618      	mov	r0, r3
 800147c:	f000 f96d 	bl	800175a <HAL_SYSTICK_Config>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d10f      	bne.n	80014a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2b0f      	cmp	r3, #15
 800148a:	d809      	bhi.n	80014a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800148c:	2200      	movs	r2, #0
 800148e:	6879      	ldr	r1, [r7, #4]
 8001490:	f04f 30ff 	mov.w	r0, #4294967295
 8001494:	f000 f937 	bl	8001706 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001498:	4a0a      	ldr	r2, [pc, #40]	@ (80014c4 <HAL_InitTick+0x74>)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	e007      	b.n	80014b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	73fb      	strb	r3, [r7, #15]
 80014a4:	e004      	b.n	80014b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	73fb      	strb	r3, [r7, #15]
 80014aa:	e001      	b.n	80014b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000010 	.word	0x20000010
 80014c0:	20000008 	.word	0x20000008
 80014c4:	2000000c 	.word	0x2000000c

080014c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_IncTick+0x20>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <HAL_IncTick+0x24>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4413      	add	r3, r2
 80014d8:	4a04      	ldr	r2, [pc, #16]	@ (80014ec <HAL_IncTick+0x24>)
 80014da:	6013      	str	r3, [r2, #0]
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000010 	.word	0x20000010
 80014ec:	20000244 	.word	0x20000244

080014f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return uwTick;
 80014f4:	4b03      	ldr	r3, [pc, #12]	@ (8001504 <HAL_GetTick+0x14>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	20000244 	.word	0x20000244

08001508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001510:	f7ff ffee 	bl	80014f0 <HAL_GetTick>
 8001514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001520:	d005      	beq.n	800152e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001522:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <HAL_Delay+0x44>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	461a      	mov	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4413      	add	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800152e:	bf00      	nop
 8001530:	f7ff ffde 	bl	80014f0 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	429a      	cmp	r2, r3
 800153e:	d8f7      	bhi.n	8001530 <HAL_Delay+0x28>
  {
  }
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000010 	.word	0x20000010

08001550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800156c:	4013      	ands	r3, r2
 800156e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001578:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800157c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	@ (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800159c:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <__NVIC_GetPriorityGrouping+0x18>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	0a1b      	lsrs	r3, r3, #8
 80015a2:	f003 0307 	and.w	r3, r3, #7
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db0b      	blt.n	80015de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	f003 021f 	and.w	r2, r3, #31
 80015cc:	4907      	ldr	r1, [pc, #28]	@ (80015ec <__NVIC_EnableIRQ+0x38>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	095b      	lsrs	r3, r3, #5
 80015d4:	2001      	movs	r0, #1
 80015d6:	fa00 f202 	lsl.w	r2, r0, r2
 80015da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000e100 	.word	0xe000e100

080015f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	6039      	str	r1, [r7, #0]
 80015fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001600:	2b00      	cmp	r3, #0
 8001602:	db0a      	blt.n	800161a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	b2da      	uxtb	r2, r3
 8001608:	490c      	ldr	r1, [pc, #48]	@ (800163c <__NVIC_SetPriority+0x4c>)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	0112      	lsls	r2, r2, #4
 8001610:	b2d2      	uxtb	r2, r2
 8001612:	440b      	add	r3, r1
 8001614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001618:	e00a      	b.n	8001630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	b2da      	uxtb	r2, r3
 800161e:	4908      	ldr	r1, [pc, #32]	@ (8001640 <__NVIC_SetPriority+0x50>)
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	f003 030f 	and.w	r3, r3, #15
 8001626:	3b04      	subs	r3, #4
 8001628:	0112      	lsls	r2, r2, #4
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	440b      	add	r3, r1
 800162e:	761a      	strb	r2, [r3, #24]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000e100 	.word	0xe000e100
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001644:	b480      	push	{r7}
 8001646:	b089      	sub	sp, #36	@ 0x24
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f1c3 0307 	rsb	r3, r3, #7
 800165e:	2b04      	cmp	r3, #4
 8001660:	bf28      	it	cs
 8001662:	2304      	movcs	r3, #4
 8001664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	3304      	adds	r3, #4
 800166a:	2b06      	cmp	r3, #6
 800166c:	d902      	bls.n	8001674 <NVIC_EncodePriority+0x30>
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	3b03      	subs	r3, #3
 8001672:	e000      	b.n	8001676 <NVIC_EncodePriority+0x32>
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001678:	f04f 32ff 	mov.w	r2, #4294967295
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	43da      	mvns	r2, r3
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	401a      	ands	r2, r3
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800168c:	f04f 31ff 	mov.w	r1, #4294967295
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	fa01 f303 	lsl.w	r3, r1, r3
 8001696:	43d9      	mvns	r1, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800169c:	4313      	orrs	r3, r2
         );
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3724      	adds	r7, #36	@ 0x24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3b01      	subs	r3, #1
 80016b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016bc:	d301      	bcc.n	80016c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016be:	2301      	movs	r3, #1
 80016c0:	e00f      	b.n	80016e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016c2:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <SysTick_Config+0x40>)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ca:	210f      	movs	r1, #15
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295
 80016d0:	f7ff ff8e 	bl	80015f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016d4:	4b05      	ldr	r3, [pc, #20]	@ (80016ec <SysTick_Config+0x40>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016da:	4b04      	ldr	r3, [pc, #16]	@ (80016ec <SysTick_Config+0x40>)
 80016dc:	2207      	movs	r2, #7
 80016de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	e000e010 	.word	0xe000e010

080016f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ff29 	bl	8001550 <__NVIC_SetPriorityGrouping>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b086      	sub	sp, #24
 800170a:	af00      	add	r7, sp, #0
 800170c:	4603      	mov	r3, r0
 800170e:	60b9      	str	r1, [r7, #8]
 8001710:	607a      	str	r2, [r7, #4]
 8001712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001718:	f7ff ff3e 	bl	8001598 <__NVIC_GetPriorityGrouping>
 800171c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	68b9      	ldr	r1, [r7, #8]
 8001722:	6978      	ldr	r0, [r7, #20]
 8001724:	f7ff ff8e 	bl	8001644 <NVIC_EncodePriority>
 8001728:	4602      	mov	r2, r0
 800172a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800172e:	4611      	mov	r1, r2
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff5d 	bl	80015f0 <__NVIC_SetPriority>
}
 8001736:	bf00      	nop
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff ff31 	bl	80015b4 <__NVIC_EnableIRQ>
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff ffa2 	bl	80016ac <SysTick_Config>
 8001768:	4603      	mov	r3, r0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001786:	4b2f      	ldr	r3, [pc, #188]	@ (8001844 <HAL_FLASH_Program+0xd0>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d101      	bne.n	8001792 <HAL_FLASH_Program+0x1e>
 800178e:	2302      	movs	r3, #2
 8001790:	e053      	b.n	800183a <HAL_FLASH_Program+0xc6>
 8001792:	4b2c      	ldr	r3, [pc, #176]	@ (8001844 <HAL_FLASH_Program+0xd0>)
 8001794:	2201      	movs	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001798:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800179c:	f000 f888 	bl	80018b0 <FLASH_WaitForLastOperation>
 80017a0:	4603      	mov	r3, r0
 80017a2:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80017a4:	7dfb      	ldrb	r3, [r7, #23]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d143      	bne.n	8001832 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80017aa:	4b26      	ldr	r3, [pc, #152]	@ (8001844 <HAL_FLASH_Program+0xd0>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80017b0:	4b25      	ldr	r3, [pc, #148]	@ (8001848 <HAL_FLASH_Program+0xd4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d009      	beq.n	80017d0 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80017bc:	4b22      	ldr	r3, [pc, #136]	@ (8001848 <HAL_FLASH_Program+0xd4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <HAL_FLASH_Program+0xd4>)
 80017c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80017c6:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80017c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001844 <HAL_FLASH_Program+0xd0>)
 80017ca:	2202      	movs	r2, #2
 80017cc:	771a      	strb	r2, [r3, #28]
 80017ce:	e002      	b.n	80017d6 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80017d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001844 <HAL_FLASH_Program+0xd0>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d107      	bne.n	80017ec <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80017dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80017e0:	68b8      	ldr	r0, [r7, #8]
 80017e2:	f000 f8bb 	bl	800195c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80017e6:	2301      	movs	r3, #1
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	e010      	b.n	800180e <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d002      	beq.n	80017f8 <HAL_FLASH_Program+0x84>
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d10a      	bne.n	800180e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	4619      	mov	r1, r3
 80017fc:	68b8      	ldr	r0, [r7, #8]
 80017fe:	f000 f8d3 	bl	80019a8 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b02      	cmp	r3, #2
 8001806:	d102      	bne.n	800180e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001808:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800180c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800180e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001812:	f000 f84d 	bl	80018b0 <FLASH_WaitForLastOperation>
 8001816:	4603      	mov	r3, r0
 8001818:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d006      	beq.n	800182e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001820:	4b09      	ldr	r3, [pc, #36]	@ (8001848 <HAL_FLASH_Program+0xd4>)
 8001822:	695a      	ldr	r2, [r3, #20]
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	43db      	mvns	r3, r3
 8001828:	4907      	ldr	r1, [pc, #28]	@ (8001848 <HAL_FLASH_Program+0xd4>)
 800182a:	4013      	ands	r3, r2
 800182c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800182e:	f000 f9eb 	bl	8001c08 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001832:	4b04      	ldr	r3, [pc, #16]	@ (8001844 <HAL_FLASH_Program+0xd0>)
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]

  return status;
 8001838:	7dfb      	ldrb	r3, [r7, #23]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000014 	.word	0x20000014
 8001848:	40022000 	.word	0x40022000

0800184c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001852:	2300      	movs	r3, #0
 8001854:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <HAL_FLASH_Unlock+0x38>)
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	2b00      	cmp	r3, #0
 800185c:	da0b      	bge.n	8001876 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <HAL_FLASH_Unlock+0x38>)
 8001860:	4a09      	ldr	r2, [pc, #36]	@ (8001888 <HAL_FLASH_Unlock+0x3c>)
 8001862:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001864:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <HAL_FLASH_Unlock+0x38>)
 8001866:	4a09      	ldr	r2, [pc, #36]	@ (800188c <HAL_FLASH_Unlock+0x40>)
 8001868:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800186a:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <HAL_FLASH_Unlock+0x38>)
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	2b00      	cmp	r3, #0
 8001870:	da01      	bge.n	8001876 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001876:	79fb      	ldrb	r3, [r7, #7]
}
 8001878:	4618      	mov	r0, r3
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	40022000 	.word	0x40022000
 8001888:	45670123 	.word	0x45670123
 800188c:	cdef89ab 	.word	0xcdef89ab

08001890 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001894:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <HAL_FLASH_Lock+0x1c>)
 8001896:	695b      	ldr	r3, [r3, #20]
 8001898:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <HAL_FLASH_Lock+0x1c>)
 800189a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800189e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40022000 	.word	0x40022000

080018b0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80018b8:	f7ff fe1a 	bl	80014f0 <HAL_GetTick>
 80018bc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80018be:	e00d      	b.n	80018dc <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c6:	d009      	beq.n	80018dc <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 80018c8:	f7ff fe12 	bl	80014f0 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d801      	bhi.n	80018dc <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e036      	b.n	800194a <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80018dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001954 <FLASH_WaitForLastOperation+0xa4>)
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d1eb      	bne.n	80018c0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80018e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001954 <FLASH_WaitForLastOperation+0xa4>)
 80018ea:	691a      	ldr	r2, [r3, #16]
 80018ec:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80018f0:	4013      	ands	r3, r2
 80018f2:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d01d      	beq.n	8001936 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80018fa:	4b17      	ldr	r3, [pc, #92]	@ (8001958 <FLASH_WaitForLastOperation+0xa8>)
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	4313      	orrs	r3, r2
 8001902:	4a15      	ldr	r2, [pc, #84]	@ (8001958 <FLASH_WaitForLastOperation+0xa8>)
 8001904:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800190c:	d307      	bcc.n	800191e <FLASH_WaitForLastOperation+0x6e>
 800190e:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <FLASH_WaitForLastOperation+0xa4>)
 8001910:	699a      	ldr	r2, [r3, #24]
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8001918:	490e      	ldr	r1, [pc, #56]	@ (8001954 <FLASH_WaitForLastOperation+0xa4>)
 800191a:	4313      	orrs	r3, r2
 800191c:	618b      	str	r3, [r1, #24]
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d004      	beq.n	8001932 <FLASH_WaitForLastOperation+0x82>
 8001928:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <FLASH_WaitForLastOperation+0xa4>)
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001930:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e009      	b.n	800194a <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001936:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <FLASH_WaitForLastOperation+0xa4>)
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b00      	cmp	r3, #0
 8001940:	d002      	beq.n	8001948 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001942:	4b04      	ldr	r3, [pc, #16]	@ (8001954 <FLASH_WaitForLastOperation+0xa4>)
 8001944:	2201      	movs	r2, #1
 8001946:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40022000 	.word	0x40022000
 8001958:	20000014 	.word	0x20000014

0800195c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001968:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <FLASH_Program_DoubleWord+0x48>)
 800196a:	695b      	ldr	r3, [r3, #20]
 800196c:	4a0d      	ldr	r2, [pc, #52]	@ (80019a4 <FLASH_Program_DoubleWord+0x48>)
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	683a      	ldr	r2, [r7, #0]
 8001978:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800197a:	f3bf 8f6f 	isb	sy
}
 800197e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8001980:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f04f 0300 	mov.w	r3, #0
 800198c:	000a      	movs	r2, r1
 800198e:	2300      	movs	r3, #0
 8001990:	68f9      	ldr	r1, [r7, #12]
 8001992:	3104      	adds	r1, #4
 8001994:	4613      	mov	r3, r2
 8001996:	600b      	str	r3, [r1, #0]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	40022000 	.word	0x40022000

080019a8 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b089      	sub	sp, #36	@ 0x24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80019b2:	2340      	movs	r3, #64	@ 0x40
 80019b4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80019be:	4b14      	ldr	r3, [pc, #80]	@ (8001a10 <FLASH_Program_Fast+0x68>)
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	4a13      	ldr	r2, [pc, #76]	@ (8001a10 <FLASH_Program_Fast+0x68>)
 80019c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019c8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019ca:	f3ef 8310 	mrs	r3, PRIMASK
 80019ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80019d0:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80019d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80019d4:	b672      	cpsid	i
}
 80019d6:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	3304      	adds	r3, #4
 80019e4:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	3304      	adds	r3, #4
 80019ea:	617b      	str	r3, [r7, #20]
    row_index--;
 80019ec:	7ffb      	ldrb	r3, [r7, #31]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80019f2:	7ffb      	ldrb	r3, [r7, #31]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1ef      	bne.n	80019d8 <FLASH_Program_Fast+0x30>
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	f383 8810 	msr	PRIMASK, r3
}
 8001a02:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8001a04:	bf00      	nop
 8001a06:	3724      	adds	r7, #36	@ 0x24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	40022000 	.word	0x40022000

08001a14 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001a1e:	4b49      	ldr	r3, [pc, #292]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d101      	bne.n	8001a2a <HAL_FLASHEx_Erase+0x16>
 8001a26:	2302      	movs	r3, #2
 8001a28:	e087      	b.n	8001b3a <HAL_FLASHEx_Erase+0x126>
 8001a2a:	4b46      	ldr	r3, [pc, #280]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a30:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001a34:	f7ff ff3c 	bl	80018b0 <FLASH_WaitForLastOperation>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d177      	bne.n	8001b32 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a42:	4b40      	ldr	r3, [pc, #256]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001a48:	4b3f      	ldr	r3, [pc, #252]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d013      	beq.n	8001a7c <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001a54:	4b3c      	ldr	r3, [pc, #240]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d009      	beq.n	8001a74 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8001a60:	4b39      	ldr	r3, [pc, #228]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a38      	ldr	r2, [pc, #224]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001a66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001a6a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001a6c:	4b35      	ldr	r3, [pc, #212]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001a6e:	2203      	movs	r2, #3
 8001a70:	771a      	strb	r2, [r3, #28]
 8001a72:	e016      	b.n	8001aa2 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8001a74:	4b33      	ldr	r3, [pc, #204]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	771a      	strb	r2, [r3, #28]
 8001a7a:	e012      	b.n	8001aa2 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001a7c:	4b32      	ldr	r3, [pc, #200]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d009      	beq.n	8001a9c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001a88:	4b2f      	ldr	r3, [pc, #188]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001a8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001a92:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001a94:	4b2b      	ldr	r3, [pc, #172]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001a96:	2202      	movs	r2, #2
 8001a98:	771a      	strb	r2, [r3, #28]
 8001a9a:	e002      	b.n	8001aa2 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001a9c:	4b29      	ldr	r3, [pc, #164]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d113      	bne.n	8001ad2 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 f84c 	bl	8001b4c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ab4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001ab8:	f7ff fefa 	bl	80018b0 <FLASH_WaitForLastOperation>
 8001abc:	4603      	mov	r3, r0
 8001abe:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8001ac0:	4b21      	ldr	r3, [pc, #132]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001ac2:	695b      	ldr	r3, [r3, #20]
 8001ac4:	4a20      	ldr	r2, [pc, #128]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001ac6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001aca:	f023 0304 	bic.w	r3, r3, #4
 8001ace:	6153      	str	r3, [r2, #20]
 8001ad0:	e02d      	b.n	8001b2e <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad8:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	e01d      	b.n	8001b1e <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	68b8      	ldr	r0, [r7, #8]
 8001aea:	f000 f857 	bl	8001b9c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001aee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001af2:	f7ff fedd 	bl	80018b0 <FLASH_WaitForLastOperation>
 8001af6:	4603      	mov	r3, r0
 8001af8:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001afa:	4b13      	ldr	r3, [pc, #76]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	4a12      	ldr	r2, [pc, #72]	@ (8001b48 <HAL_FLASHEx_Erase+0x134>)
 8001b00:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001b04:	f023 0302 	bic.w	r3, r3, #2
 8001b08:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	601a      	str	r2, [r3, #0]
          break;
 8001b16:	e00a      	b.n	8001b2e <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	4413      	add	r3, r2
 8001b28:	68ba      	ldr	r2, [r7, #8]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d3d9      	bcc.n	8001ae2 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001b2e:	f000 f86b 	bl	8001c08 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001b32:	4b04      	ldr	r3, [pc, #16]	@ (8001b44 <HAL_FLASHEx_Erase+0x130>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]

  return status;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000014 	.word	0x20000014
 8001b48:	40022000 	.word	0x40022000

08001b4c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d005      	beq.n	8001b6a <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <FLASH_MassErase+0x4c>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	4a0d      	ldr	r2, [pc, #52]	@ (8001b98 <FLASH_MassErase+0x4c>)
 8001b64:	f043 0304 	orr.w	r3, r3, #4
 8001b68:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d005      	beq.n	8001b80 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8001b74:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <FLASH_MassErase+0x4c>)
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	4a07      	ldr	r2, [pc, #28]	@ (8001b98 <FLASH_MassErase+0x4c>)
 8001b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b7e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <FLASH_MassErase+0x4c>)
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	4a04      	ldr	r2, [pc, #16]	@ (8001b98 <FLASH_MassErase+0x4c>)
 8001b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b8a:	6153      	str	r3, [r2, #20]
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	40022000 	.word	0x40022000

08001b9c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bb2:	695b      	ldr	r3, [r3, #20]
 8001bb4:	4a13      	ldr	r2, [pc, #76]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001bba:	6153      	str	r3, [r2, #20]
 8001bbc:	e005      	b.n	8001bca <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8001bbe:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	4a10      	ldr	r2, [pc, #64]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bc4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bc8:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8001bda:	490a      	ldr	r1, [pc, #40]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001be2:	695b      	ldr	r3, [r3, #20]
 8001be4:	4a07      	ldr	r2, [pc, #28]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001be6:	f043 0302 	orr.w	r3, r3, #2
 8001bea:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bee:	695b      	ldr	r3, [r3, #20]
 8001bf0:	4a04      	ldr	r2, [pc, #16]	@ (8001c04 <FLASH_PageErase+0x68>)
 8001bf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf6:	6153      	str	r3, [r2, #20]
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	40022000 	.word	0x40022000

08001c08 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001c0e:	4b21      	ldr	r3, [pc, #132]	@ (8001c94 <FLASH_FlushCaches+0x8c>)
 8001c10:	7f1b      	ldrb	r3, [r3, #28]
 8001c12:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d002      	beq.n	8001c20 <FLASH_FlushCaches+0x18>
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d117      	bne.n	8001c50 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001c20:	4b1d      	ldr	r3, [pc, #116]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a1c      	ldr	r2, [pc, #112]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c26:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001c2a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a19      	ldr	r2, [pc, #100]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c32:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c36:	6013      	str	r3, [r2, #0]
 8001c38:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a16      	ldr	r2, [pc, #88]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001c42:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c44:	4b14      	ldr	r3, [pc, #80]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a13      	ldr	r2, [pc, #76]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c4e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d002      	beq.n	8001c5c <FLASH_FlushCaches+0x54>
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	d111      	bne.n	8001c80 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0d      	ldr	r2, [pc, #52]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c62:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c66:	6013      	str	r3, [r2, #0]
 8001c68:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c72:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c74:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a07      	ldr	r2, [pc, #28]	@ (8001c98 <FLASH_FlushCaches+0x90>)
 8001c7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c7e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001c80:	4b04      	ldr	r3, [pc, #16]	@ (8001c94 <FLASH_FlushCaches+0x8c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	771a      	strb	r2, [r3, #28]
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	20000014 	.word	0x20000014
 8001c98:	40022000 	.word	0x40022000

08001c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b087      	sub	sp, #28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001caa:	e17f      	b.n	8001fac <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f000 8171 	beq.w	8001fa6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d005      	beq.n	8001cdc <HAL_GPIO_Init+0x40>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f003 0303 	and.w	r3, r3, #3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d130      	bne.n	8001d3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68da      	ldr	r2, [r3, #12]
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d12:	2201      	movs	r2, #1
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	091b      	lsrs	r3, r3, #4
 8001d28:	f003 0201 	and.w	r2, r3, #1
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	2b03      	cmp	r3, #3
 8001d48:	d118      	bne.n	8001d7c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d50:	2201      	movs	r2, #1
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	08db      	lsrs	r3, r3, #3
 8001d66:	f003 0201 	and.w	r2, r3, #1
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d017      	beq.n	8001db8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d123      	bne.n	8001e0c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	08da      	lsrs	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3208      	adds	r2, #8
 8001dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	220f      	movs	r2, #15
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	08da      	lsrs	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3208      	adds	r2, #8
 8001e06:	6939      	ldr	r1, [r7, #16]
 8001e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	4013      	ands	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0203 	and.w	r2, r3, #3
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 80ac 	beq.w	8001fa6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	4b5f      	ldr	r3, [pc, #380]	@ (8001fcc <HAL_GPIO_Init+0x330>)
 8001e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e52:	4a5e      	ldr	r2, [pc, #376]	@ (8001fcc <HAL_GPIO_Init+0x330>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e5a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fcc <HAL_GPIO_Init+0x330>)
 8001e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e66:	4a5a      	ldr	r2, [pc, #360]	@ (8001fd0 <HAL_GPIO_Init+0x334>)
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	089b      	lsrs	r3, r3, #2
 8001e6c:	3302      	adds	r3, #2
 8001e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e72:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 0303 	and.w	r3, r3, #3
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	220f      	movs	r2, #15
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43db      	mvns	r3, r3
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4013      	ands	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e90:	d025      	beq.n	8001ede <HAL_GPIO_Init+0x242>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd4 <HAL_GPIO_Init+0x338>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d01f      	beq.n	8001eda <HAL_GPIO_Init+0x23e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001fd8 <HAL_GPIO_Init+0x33c>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d019      	beq.n	8001ed6 <HAL_GPIO_Init+0x23a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a4d      	ldr	r2, [pc, #308]	@ (8001fdc <HAL_GPIO_Init+0x340>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d013      	beq.n	8001ed2 <HAL_GPIO_Init+0x236>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a4c      	ldr	r2, [pc, #304]	@ (8001fe0 <HAL_GPIO_Init+0x344>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d00d      	beq.n	8001ece <HAL_GPIO_Init+0x232>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a4b      	ldr	r2, [pc, #300]	@ (8001fe4 <HAL_GPIO_Init+0x348>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d007      	beq.n	8001eca <HAL_GPIO_Init+0x22e>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe8 <HAL_GPIO_Init+0x34c>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d101      	bne.n	8001ec6 <HAL_GPIO_Init+0x22a>
 8001ec2:	2306      	movs	r3, #6
 8001ec4:	e00c      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	e00a      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001eca:	2305      	movs	r3, #5
 8001ecc:	e008      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ece:	2304      	movs	r3, #4
 8001ed0:	e006      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e004      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	e002      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001eda:	2301      	movs	r3, #1
 8001edc:	e000      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ede:	2300      	movs	r3, #0
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	f002 0203 	and.w	r2, r2, #3
 8001ee6:	0092      	lsls	r2, r2, #2
 8001ee8:	4093      	lsls	r3, r2
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ef0:	4937      	ldr	r1, [pc, #220]	@ (8001fd0 <HAL_GPIO_Init+0x334>)
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	089b      	lsrs	r3, r3, #2
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001efe:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	43db      	mvns	r3, r3
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f22:	4a32      	ldr	r2, [pc, #200]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f28:	4b30      	ldr	r3, [pc, #192]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	43db      	mvns	r3, r3
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4013      	ands	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f4c:	4a27      	ldr	r2, [pc, #156]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f52:	4b26      	ldr	r3, [pc, #152]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f76:	4a1d      	ldr	r2, [pc, #116]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fa0:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f47f ae78 	bne.w	8001cac <HAL_GPIO_Init+0x10>
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	371c      	adds	r7, #28
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	40010000 	.word	0x40010000
 8001fd4:	48000400 	.word	0x48000400
 8001fd8:	48000800 	.word	0x48000800
 8001fdc:	48000c00 	.word	0x48000c00
 8001fe0:	48001000 	.word	0x48001000
 8001fe4:	48001400 	.word	0x48001400
 8001fe8:	48001800 	.word	0x48001800
 8001fec:	40010400 	.word	0x40010400

08001ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	807b      	strh	r3, [r7, #2]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002000:	787b      	ldrb	r3, [r7, #1]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002006:	887a      	ldrh	r2, [r7, #2]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800200c:	e002      	b.n	8002014 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800200e:	887a      	ldrh	r2, [r7, #2]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800202a:	4b08      	ldr	r3, [pc, #32]	@ (800204c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800202c:	695a      	ldr	r2, [r3, #20]
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	4013      	ands	r3, r2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d006      	beq.n	8002044 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002036:	4a05      	ldr	r2, [pc, #20]	@ (800204c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002038:	88fb      	ldrh	r3, [r7, #6]
 800203a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800203c:	88fb      	ldrh	r3, [r7, #6]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe faec 	bl	800061c <HAL_GPIO_EXTI_Callback>
  }
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40010400 	.word	0x40010400

08002050 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e08d      	b.n	800217e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d106      	bne.n	800207c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7fe ff94 	bl	8000fa4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2224      	movs	r2, #36	@ 0x24
 8002080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0201 	bic.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d107      	bne.n	80020ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	e006      	b.n	80020d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80020d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d108      	bne.n	80020f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	685a      	ldr	r2, [r3, #4]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	e007      	b.n	8002102 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002100:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	6812      	ldr	r2, [r2, #0]
 800210c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002114:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002124:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691a      	ldr	r2, [r3, #16]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	695b      	ldr	r3, [r3, #20]
 800212e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	430a      	orrs	r2, r1
 800213e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69d9      	ldr	r1, [r3, #28]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a1a      	ldr	r2, [r3, #32]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	430a      	orrs	r2, r1
 800214e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f042 0201 	orr.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2220      	movs	r2, #32
 800216a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002186:	b480      	push	{r7}
 8002188:	b083      	sub	sp, #12
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
 800218e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b20      	cmp	r3, #32
 800219a:	d138      	bne.n	800220e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e032      	b.n	8002210 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2224      	movs	r2, #36	@ 0x24
 80021b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 0201 	bic.w	r2, r2, #1
 80021c8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80021d8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6819      	ldr	r1, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f042 0201 	orr.w	r2, r2, #1
 80021f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2220      	movs	r2, #32
 80021fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	e000      	b.n	8002210 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800220e:	2302      	movs	r3, #2
  }
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b20      	cmp	r3, #32
 8002230:	d139      	bne.n	80022a6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002238:	2b01      	cmp	r3, #1
 800223a:	d101      	bne.n	8002240 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800223c:	2302      	movs	r3, #2
 800223e:	e033      	b.n	80022a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2224      	movs	r2, #36	@ 0x24
 800224c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f022 0201 	bic.w	r2, r2, #1
 800225e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800226e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	021b      	lsls	r3, r3, #8
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	4313      	orrs	r3, r2
 8002278:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f042 0201 	orr.w	r2, r2, #1
 8002290:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2220      	movs	r2, #32
 8002296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	e000      	b.n	80022a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022a6:	2302      	movs	r3, #2
  }
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80022b8:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <HAL_PWREx_GetVoltageRange+0x18>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	40007000 	.word	0x40007000

080022d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022de:	d130      	bne.n	8002342 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80022e0:	4b23      	ldr	r3, [pc, #140]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022ec:	d038      	beq.n	8002360 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022ee:	4b20      	ldr	r3, [pc, #128]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002374 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2232      	movs	r2, #50	@ 0x32
 8002304:	fb02 f303 	mul.w	r3, r2, r3
 8002308:	4a1b      	ldr	r2, [pc, #108]	@ (8002378 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	0c9b      	lsrs	r3, r3, #18
 8002310:	3301      	adds	r3, #1
 8002312:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002314:	e002      	b.n	800231c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	3b01      	subs	r3, #1
 800231a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800231c:	4b14      	ldr	r3, [pc, #80]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002324:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002328:	d102      	bne.n	8002330 <HAL_PWREx_ControlVoltageScaling+0x60>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1f2      	bne.n	8002316 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002330:	4b0f      	ldr	r3, [pc, #60]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002338:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800233c:	d110      	bne.n	8002360 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e00f      	b.n	8002362 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002342:	4b0b      	ldr	r3, [pc, #44]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800234a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800234e:	d007      	beq.n	8002360 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002350:	4b07      	ldr	r3, [pc, #28]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002358:	4a05      	ldr	r2, [pc, #20]	@ (8002370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800235a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800235e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40007000 	.word	0x40007000
 8002374:	20000008 	.word	0x20000008
 8002378:	431bde83 	.word	0x431bde83

0800237c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e3ca      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800238e:	4b97      	ldr	r3, [pc, #604]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 030c 	and.w	r3, r3, #12
 8002396:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002398:	4b94      	ldr	r3, [pc, #592]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	f003 0303 	and.w	r3, r3, #3
 80023a0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0310 	and.w	r3, r3, #16
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 80e4 	beq.w	8002578 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d007      	beq.n	80023c6 <HAL_RCC_OscConfig+0x4a>
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	2b0c      	cmp	r3, #12
 80023ba:	f040 808b 	bne.w	80024d4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	f040 8087 	bne.w	80024d4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023c6:	4b89      	ldr	r3, [pc, #548]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d005      	beq.n	80023de <HAL_RCC_OscConfig+0x62>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e3a2      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a1a      	ldr	r2, [r3, #32]
 80023e2:	4b82      	ldr	r3, [pc, #520]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0308 	and.w	r3, r3, #8
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d004      	beq.n	80023f8 <HAL_RCC_OscConfig+0x7c>
 80023ee:	4b7f      	ldr	r3, [pc, #508]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023f6:	e005      	b.n	8002404 <HAL_RCC_OscConfig+0x88>
 80023f8:	4b7c      	ldr	r3, [pc, #496]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80023fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023fe:	091b      	lsrs	r3, r3, #4
 8002400:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002404:	4293      	cmp	r3, r2
 8002406:	d223      	bcs.n	8002450 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4618      	mov	r0, r3
 800240e:	f000 fd55 	bl	8002ebc <RCC_SetFlashLatencyFromMSIRange>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e383      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800241c:	4b73      	ldr	r3, [pc, #460]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a72      	ldr	r2, [pc, #456]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b70      	ldr	r3, [pc, #448]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	496d      	ldr	r1, [pc, #436]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800243a:	4b6c      	ldr	r3, [pc, #432]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	021b      	lsls	r3, r3, #8
 8002448:	4968      	ldr	r1, [pc, #416]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
 800244e:	e025      	b.n	800249c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002450:	4b66      	ldr	r3, [pc, #408]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a65      	ldr	r2, [pc, #404]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002456:	f043 0308 	orr.w	r3, r3, #8
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	4b63      	ldr	r3, [pc, #396]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a1b      	ldr	r3, [r3, #32]
 8002468:	4960      	ldr	r1, [pc, #384]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800246a:	4313      	orrs	r3, r2
 800246c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800246e:	4b5f      	ldr	r3, [pc, #380]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	495b      	ldr	r1, [pc, #364]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800247e:	4313      	orrs	r3, r2
 8002480:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d109      	bne.n	800249c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	4618      	mov	r0, r3
 800248e:	f000 fd15 	bl	8002ebc <RCC_SetFlashLatencyFromMSIRange>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e343      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800249c:	f000 fc4a 	bl	8002d34 <HAL_RCC_GetSysClockFreq>
 80024a0:	4602      	mov	r2, r0
 80024a2:	4b52      	ldr	r3, [pc, #328]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	091b      	lsrs	r3, r3, #4
 80024a8:	f003 030f 	and.w	r3, r3, #15
 80024ac:	4950      	ldr	r1, [pc, #320]	@ (80025f0 <HAL_RCC_OscConfig+0x274>)
 80024ae:	5ccb      	ldrb	r3, [r1, r3]
 80024b0:	f003 031f 	and.w	r3, r3, #31
 80024b4:	fa22 f303 	lsr.w	r3, r2, r3
 80024b8:	4a4e      	ldr	r2, [pc, #312]	@ (80025f4 <HAL_RCC_OscConfig+0x278>)
 80024ba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80024bc:	4b4e      	ldr	r3, [pc, #312]	@ (80025f8 <HAL_RCC_OscConfig+0x27c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe ffc5 	bl	8001450 <HAL_InitTick>
 80024c6:	4603      	mov	r3, r0
 80024c8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d052      	beq.n	8002576 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
 80024d2:	e327      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d032      	beq.n	8002542 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024dc:	4b43      	ldr	r3, [pc, #268]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a42      	ldr	r2, [pc, #264]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024e8:	f7ff f802 	bl	80014f0 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024f0:	f7fe fffe 	bl	80014f0 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e310      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002502:	4b3a      	ldr	r3, [pc, #232]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0f0      	beq.n	80024f0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800250e:	4b37      	ldr	r3, [pc, #220]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a36      	ldr	r2, [pc, #216]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002514:	f043 0308 	orr.w	r3, r3, #8
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	4b34      	ldr	r3, [pc, #208]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	4931      	ldr	r1, [pc, #196]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002528:	4313      	orrs	r3, r2
 800252a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800252c:	4b2f      	ldr	r3, [pc, #188]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	021b      	lsls	r3, r3, #8
 800253a:	492c      	ldr	r1, [pc, #176]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800253c:	4313      	orrs	r3, r2
 800253e:	604b      	str	r3, [r1, #4]
 8002540:	e01a      	b.n	8002578 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002542:	4b2a      	ldr	r3, [pc, #168]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a29      	ldr	r2, [pc, #164]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002548:	f023 0301 	bic.w	r3, r3, #1
 800254c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800254e:	f7fe ffcf 	bl	80014f0 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002556:	f7fe ffcb 	bl	80014f0 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e2dd      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002568:	4b20      	ldr	r3, [pc, #128]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1f0      	bne.n	8002556 <HAL_RCC_OscConfig+0x1da>
 8002574:	e000      	b.n	8002578 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002576:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d074      	beq.n	800266e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	2b08      	cmp	r3, #8
 8002588:	d005      	beq.n	8002596 <HAL_RCC_OscConfig+0x21a>
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	2b0c      	cmp	r3, #12
 800258e:	d10e      	bne.n	80025ae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b03      	cmp	r3, #3
 8002594:	d10b      	bne.n	80025ae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002596:	4b15      	ldr	r3, [pc, #84]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d064      	beq.n	800266c <HAL_RCC_OscConfig+0x2f0>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d160      	bne.n	800266c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e2ba      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025b6:	d106      	bne.n	80025c6 <HAL_RCC_OscConfig+0x24a>
 80025b8:	4b0c      	ldr	r3, [pc, #48]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a0b      	ldr	r2, [pc, #44]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80025be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c2:	6013      	str	r3, [r2, #0]
 80025c4:	e026      	b.n	8002614 <HAL_RCC_OscConfig+0x298>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025ce:	d115      	bne.n	80025fc <HAL_RCC_OscConfig+0x280>
 80025d0:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a05      	ldr	r2, [pc, #20]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80025d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025da:	6013      	str	r3, [r2, #0]
 80025dc:	4b03      	ldr	r3, [pc, #12]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a02      	ldr	r2, [pc, #8]	@ (80025ec <HAL_RCC_OscConfig+0x270>)
 80025e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025e6:	6013      	str	r3, [r2, #0]
 80025e8:	e014      	b.n	8002614 <HAL_RCC_OscConfig+0x298>
 80025ea:	bf00      	nop
 80025ec:	40021000 	.word	0x40021000
 80025f0:	08005e84 	.word	0x08005e84
 80025f4:	20000008 	.word	0x20000008
 80025f8:	2000000c 	.word	0x2000000c
 80025fc:	4ba0      	ldr	r3, [pc, #640]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a9f      	ldr	r2, [pc, #636]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	4b9d      	ldr	r3, [pc, #628]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a9c      	ldr	r2, [pc, #624]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800260e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261c:	f7fe ff68 	bl	80014f0 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002624:	f7fe ff64 	bl	80014f0 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b64      	cmp	r3, #100	@ 0x64
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e276      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002636:	4b92      	ldr	r3, [pc, #584]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0x2a8>
 8002642:	e014      	b.n	800266e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7fe ff54 	bl	80014f0 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7fe ff50 	bl	80014f0 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	@ 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e262      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800265e:	4b88      	ldr	r3, [pc, #544]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x2d0>
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800266c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d060      	beq.n	800273c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	2b04      	cmp	r3, #4
 800267e:	d005      	beq.n	800268c <HAL_RCC_OscConfig+0x310>
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2b0c      	cmp	r3, #12
 8002684:	d119      	bne.n	80026ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2b02      	cmp	r3, #2
 800268a:	d116      	bne.n	80026ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800268c:	4b7c      	ldr	r3, [pc, #496]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_RCC_OscConfig+0x328>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e23f      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a4:	4b76      	ldr	r3, [pc, #472]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	061b      	lsls	r3, r3, #24
 80026b2:	4973      	ldr	r1, [pc, #460]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026b8:	e040      	b.n	800273c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d023      	beq.n	800270a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026c2:	4b6f      	ldr	r3, [pc, #444]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a6e      	ldr	r2, [pc, #440]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80026c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ce:	f7fe ff0f 	bl	80014f0 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026d6:	f7fe ff0b 	bl	80014f0 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e21d      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026e8:	4b65      	ldr	r3, [pc, #404]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0f0      	beq.n	80026d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f4:	4b62      	ldr	r3, [pc, #392]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	061b      	lsls	r3, r3, #24
 8002702:	495f      	ldr	r1, [pc, #380]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002704:	4313      	orrs	r3, r2
 8002706:	604b      	str	r3, [r1, #4]
 8002708:	e018      	b.n	800273c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800270a:	4b5d      	ldr	r3, [pc, #372]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a5c      	ldr	r2, [pc, #368]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002710:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002716:	f7fe feeb 	bl	80014f0 <HAL_GetTick>
 800271a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800271c:	e008      	b.n	8002730 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800271e:	f7fe fee7 	bl	80014f0 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d901      	bls.n	8002730 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e1f9      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002730:	4b53      	ldr	r3, [pc, #332]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1f0      	bne.n	800271e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	2b00      	cmp	r3, #0
 8002746:	d03c      	beq.n	80027c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d01c      	beq.n	800278a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002750:	4b4b      	ldr	r3, [pc, #300]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002756:	4a4a      	ldr	r2, [pc, #296]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002760:	f7fe fec6 	bl	80014f0 <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002768:	f7fe fec2 	bl	80014f0 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e1d4      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800277a:	4b41      	ldr	r3, [pc, #260]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800277c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0ef      	beq.n	8002768 <HAL_RCC_OscConfig+0x3ec>
 8002788:	e01b      	b.n	80027c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800278a:	4b3d      	ldr	r3, [pc, #244]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800278c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002790:	4a3b      	ldr	r2, [pc, #236]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002792:	f023 0301 	bic.w	r3, r3, #1
 8002796:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279a:	f7fe fea9 	bl	80014f0 <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027a2:	f7fe fea5 	bl	80014f0 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e1b7      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027b4:	4b32      	ldr	r3, [pc, #200]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80027b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1ef      	bne.n	80027a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0304 	and.w	r3, r3, #4
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 80a6 	beq.w	800291c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027d0:	2300      	movs	r3, #0
 80027d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80027d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10d      	bne.n	80027fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e0:	4b27      	ldr	r3, [pc, #156]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80027e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e4:	4a26      	ldr	r2, [pc, #152]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80027e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80027ec:	4b24      	ldr	r3, [pc, #144]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 80027ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f4:	60bb      	str	r3, [r7, #8]
 80027f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027f8:	2301      	movs	r3, #1
 80027fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027fc:	4b21      	ldr	r3, [pc, #132]	@ (8002884 <HAL_RCC_OscConfig+0x508>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002804:	2b00      	cmp	r3, #0
 8002806:	d118      	bne.n	800283a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002808:	4b1e      	ldr	r3, [pc, #120]	@ (8002884 <HAL_RCC_OscConfig+0x508>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a1d      	ldr	r2, [pc, #116]	@ (8002884 <HAL_RCC_OscConfig+0x508>)
 800280e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002812:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002814:	f7fe fe6c 	bl	80014f0 <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800281c:	f7fe fe68 	bl	80014f0 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e17a      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800282e:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <HAL_RCC_OscConfig+0x508>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0f0      	beq.n	800281c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d108      	bne.n	8002854 <HAL_RCC_OscConfig+0x4d8>
 8002842:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002848:	4a0d      	ldr	r2, [pc, #52]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002852:	e029      	b.n	80028a8 <HAL_RCC_OscConfig+0x52c>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	2b05      	cmp	r3, #5
 800285a:	d115      	bne.n	8002888 <HAL_RCC_OscConfig+0x50c>
 800285c:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800285e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002862:	4a07      	ldr	r2, [pc, #28]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002864:	f043 0304 	orr.w	r3, r3, #4
 8002868:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800286c:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 800286e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002872:	4a03      	ldr	r2, [pc, #12]	@ (8002880 <HAL_RCC_OscConfig+0x504>)
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800287c:	e014      	b.n	80028a8 <HAL_RCC_OscConfig+0x52c>
 800287e:	bf00      	nop
 8002880:	40021000 	.word	0x40021000
 8002884:	40007000 	.word	0x40007000
 8002888:	4b9c      	ldr	r3, [pc, #624]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 800288a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288e:	4a9b      	ldr	r2, [pc, #620]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002898:	4b98      	ldr	r3, [pc, #608]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 800289a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800289e:	4a97      	ldr	r2, [pc, #604]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80028a0:	f023 0304 	bic.w	r3, r3, #4
 80028a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d016      	beq.n	80028de <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b0:	f7fe fe1e 	bl	80014f0 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028b6:	e00a      	b.n	80028ce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028b8:	f7fe fe1a 	bl	80014f0 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e12a      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ce:	4b8b      	ldr	r3, [pc, #556]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80028d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d0ed      	beq.n	80028b8 <HAL_RCC_OscConfig+0x53c>
 80028dc:	e015      	b.n	800290a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028de:	f7fe fe07 	bl	80014f0 <HAL_GetTick>
 80028e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028e4:	e00a      	b.n	80028fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e6:	f7fe fe03 	bl	80014f0 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e113      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028fc:	4b7f      	ldr	r3, [pc, #508]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80028fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1ed      	bne.n	80028e6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800290a:	7ffb      	ldrb	r3, [r7, #31]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d105      	bne.n	800291c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002910:	4b7a      	ldr	r3, [pc, #488]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002914:	4a79      	ldr	r2, [pc, #484]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002916:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800291a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 80fe 	beq.w	8002b22 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292a:	2b02      	cmp	r3, #2
 800292c:	f040 80d0 	bne.w	8002ad0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002930:	4b72      	ldr	r3, [pc, #456]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f003 0203 	and.w	r2, r3, #3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002940:	429a      	cmp	r2, r3
 8002942:	d130      	bne.n	80029a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294e:	3b01      	subs	r3, #1
 8002950:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002952:	429a      	cmp	r2, r3
 8002954:	d127      	bne.n	80029a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002960:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002962:	429a      	cmp	r2, r3
 8002964:	d11f      	bne.n	80029a6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002970:	2a07      	cmp	r2, #7
 8002972:	bf14      	ite	ne
 8002974:	2201      	movne	r2, #1
 8002976:	2200      	moveq	r2, #0
 8002978:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800297a:	4293      	cmp	r3, r2
 800297c:	d113      	bne.n	80029a6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002988:	085b      	lsrs	r3, r3, #1
 800298a:	3b01      	subs	r3, #1
 800298c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800298e:	429a      	cmp	r2, r3
 8002990:	d109      	bne.n	80029a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299c:	085b      	lsrs	r3, r3, #1
 800299e:	3b01      	subs	r3, #1
 80029a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d06e      	beq.n	8002a84 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2b0c      	cmp	r3, #12
 80029aa:	d069      	beq.n	8002a80 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80029ac:	4b53      	ldr	r3, [pc, #332]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d105      	bne.n	80029c4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80029b8:	4b50      	ldr	r3, [pc, #320]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0ad      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029c8:	4b4c      	ldr	r3, [pc, #304]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a4b      	ldr	r2, [pc, #300]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80029ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029d2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029d4:	f7fe fd8c 	bl	80014f0 <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029dc:	f7fe fd88 	bl	80014f0 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e09a      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029ee:	4b43      	ldr	r3, [pc, #268]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1f0      	bne.n	80029dc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029fa:	4b40      	ldr	r3, [pc, #256]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	4b40      	ldr	r3, [pc, #256]	@ (8002b00 <HAL_RCC_OscConfig+0x784>)
 8002a00:	4013      	ands	r3, r2
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a0a:	3a01      	subs	r2, #1
 8002a0c:	0112      	lsls	r2, r2, #4
 8002a0e:	4311      	orrs	r1, r2
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a14:	0212      	lsls	r2, r2, #8
 8002a16:	4311      	orrs	r1, r2
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a1c:	0852      	lsrs	r2, r2, #1
 8002a1e:	3a01      	subs	r2, #1
 8002a20:	0552      	lsls	r2, r2, #21
 8002a22:	4311      	orrs	r1, r2
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a28:	0852      	lsrs	r2, r2, #1
 8002a2a:	3a01      	subs	r2, #1
 8002a2c:	0652      	lsls	r2, r2, #25
 8002a2e:	4311      	orrs	r1, r2
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a34:	0912      	lsrs	r2, r2, #4
 8002a36:	0452      	lsls	r2, r2, #17
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	4930      	ldr	r1, [pc, #192]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a40:	4b2e      	ldr	r3, [pc, #184]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a2d      	ldr	r2, [pc, #180]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	4a2a      	ldr	r2, [pc, #168]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a58:	f7fe fd4a 	bl	80014f0 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a60:	f7fe fd46 	bl	80014f0 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e058      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a72:	4b22      	ldr	r3, [pc, #136]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0f0      	beq.n	8002a60 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a7e:	e050      	b.n	8002b22 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e04f      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a84:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d148      	bne.n	8002b22 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a90:	4b1a      	ldr	r3, [pc, #104]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a19      	ldr	r2, [pc, #100]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a9a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a9c:	4b17      	ldr	r3, [pc, #92]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	4a16      	ldr	r2, [pc, #88]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002aa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aa6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002aa8:	f7fe fd22 	bl	80014f0 <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab0:	f7fe fd1e 	bl	80014f0 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e030      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d0f0      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x734>
 8002ace:	e028      	b.n	8002b22 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	2b0c      	cmp	r3, #12
 8002ad4:	d023      	beq.n	8002b1e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad6:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a08      	ldr	r2, [pc, #32]	@ (8002afc <HAL_RCC_OscConfig+0x780>)
 8002adc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ae0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fd05 	bl	80014f0 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ae8:	e00c      	b.n	8002b04 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aea:	f7fe fd01 	bl	80014f0 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d905      	bls.n	8002b04 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e013      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
 8002afc:	40021000 	.word	0x40021000
 8002b00:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b04:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <HAL_RCC_OscConfig+0x7b0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1ec      	bne.n	8002aea <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002b10:	4b06      	ldr	r3, [pc, #24]	@ (8002b2c <HAL_RCC_OscConfig+0x7b0>)
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	4905      	ldr	r1, [pc, #20]	@ (8002b2c <HAL_RCC_OscConfig+0x7b0>)
 8002b16:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <HAL_RCC_OscConfig+0x7b4>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	60cb      	str	r3, [r1, #12]
 8002b1c:	e001      	b.n	8002b22 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e000      	b.n	8002b24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3720      	adds	r7, #32
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	feeefffc 	.word	0xfeeefffc

08002b34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e0e7      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b48:	4b75      	ldr	r3, [pc, #468]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d910      	bls.n	8002b78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b56:	4b72      	ldr	r3, [pc, #456]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f023 0207 	bic.w	r2, r3, #7
 8002b5e:	4970      	ldr	r1, [pc, #448]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b66:	4b6e      	ldr	r3, [pc, #440]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d001      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0cf      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d010      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	4b66      	ldr	r3, [pc, #408]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d908      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b94:	4b63      	ldr	r3, [pc, #396]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	4960      	ldr	r1, [pc, #384]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d04c      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b03      	cmp	r3, #3
 8002bb8:	d107      	bne.n	8002bca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bba:	4b5a      	ldr	r3, [pc, #360]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d121      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e0a6      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d107      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bd2:	4b54      	ldr	r3, [pc, #336]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d115      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e09a      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d107      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bea:	4b4e      	ldr	r3, [pc, #312]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d109      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e08e      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e086      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c0a:	4b46      	ldr	r3, [pc, #280]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f023 0203 	bic.w	r2, r3, #3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	4943      	ldr	r1, [pc, #268]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c1c:	f7fe fc68 	bl	80014f0 <HAL_GetTick>
 8002c20:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c22:	e00a      	b.n	8002c3a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c24:	f7fe fc64 	bl	80014f0 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e06e      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 020c 	and.w	r2, r3, #12
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d1eb      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d010      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	4b31      	ldr	r3, [pc, #196]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d208      	bcs.n	8002c7a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c68:	4b2e      	ldr	r3, [pc, #184]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	492b      	ldr	r1, [pc, #172]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c7a:	4b29      	ldr	r3, [pc, #164]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d210      	bcs.n	8002caa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c88:	4b25      	ldr	r3, [pc, #148]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f023 0207 	bic.w	r2, r3, #7
 8002c90:	4923      	ldr	r1, [pc, #140]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c98:	4b21      	ldr	r3, [pc, #132]	@ (8002d20 <HAL_RCC_ClockConfig+0x1ec>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0307 	and.w	r3, r3, #7
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d001      	beq.n	8002caa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e036      	b.n	8002d18 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0304 	and.w	r3, r3, #4
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d008      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	4918      	ldr	r1, [pc, #96]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0308 	and.w	r3, r3, #8
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d009      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cd4:	4b13      	ldr	r3, [pc, #76]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	4910      	ldr	r1, [pc, #64]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ce8:	f000 f824 	bl	8002d34 <HAL_RCC_GetSysClockFreq>
 8002cec:	4602      	mov	r2, r0
 8002cee:	4b0d      	ldr	r3, [pc, #52]	@ (8002d24 <HAL_RCC_ClockConfig+0x1f0>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	091b      	lsrs	r3, r3, #4
 8002cf4:	f003 030f 	and.w	r3, r3, #15
 8002cf8:	490b      	ldr	r1, [pc, #44]	@ (8002d28 <HAL_RCC_ClockConfig+0x1f4>)
 8002cfa:	5ccb      	ldrb	r3, [r1, r3]
 8002cfc:	f003 031f 	and.w	r3, r3, #31
 8002d00:	fa22 f303 	lsr.w	r3, r2, r3
 8002d04:	4a09      	ldr	r2, [pc, #36]	@ (8002d2c <HAL_RCC_ClockConfig+0x1f8>)
 8002d06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d08:	4b09      	ldr	r3, [pc, #36]	@ (8002d30 <HAL_RCC_ClockConfig+0x1fc>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fe fb9f 	bl	8001450 <HAL_InitTick>
 8002d12:	4603      	mov	r3, r0
 8002d14:	72fb      	strb	r3, [r7, #11]

  return status;
 8002d16:	7afb      	ldrb	r3, [r7, #11]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40022000 	.word	0x40022000
 8002d24:	40021000 	.word	0x40021000
 8002d28:	08005e84 	.word	0x08005e84
 8002d2c:	20000008 	.word	0x20000008
 8002d30:	2000000c 	.word	0x2000000c

08002d34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b089      	sub	sp, #36	@ 0x24
 8002d38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d42:	4b3e      	ldr	r3, [pc, #248]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 030c 	and.w	r3, r3, #12
 8002d4a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	f003 0303 	and.w	r3, r3, #3
 8002d54:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_RCC_GetSysClockFreq+0x34>
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	2b0c      	cmp	r3, #12
 8002d60:	d121      	bne.n	8002da6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d11e      	bne.n	8002da6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d68:	4b34      	ldr	r3, [pc, #208]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d74:	4b31      	ldr	r3, [pc, #196]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d7a:	0a1b      	lsrs	r3, r3, #8
 8002d7c:	f003 030f 	and.w	r3, r3, #15
 8002d80:	61fb      	str	r3, [r7, #28]
 8002d82:	e005      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d84:	4b2d      	ldr	r3, [pc, #180]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d90:	4a2b      	ldr	r2, [pc, #172]	@ (8002e40 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d98:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d10d      	bne.n	8002dbc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002da4:	e00a      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	2b04      	cmp	r3, #4
 8002daa:	d102      	bne.n	8002db2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002dac:	4b25      	ldr	r3, [pc, #148]	@ (8002e44 <HAL_RCC_GetSysClockFreq+0x110>)
 8002dae:	61bb      	str	r3, [r7, #24]
 8002db0:	e004      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	2b08      	cmp	r3, #8
 8002db6:	d101      	bne.n	8002dbc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002db8:	4b23      	ldr	r3, [pc, #140]	@ (8002e48 <HAL_RCC_GetSysClockFreq+0x114>)
 8002dba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	2b0c      	cmp	r3, #12
 8002dc0:	d134      	bne.n	8002e2c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f003 0303 	and.w	r3, r3, #3
 8002dca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d003      	beq.n	8002dda <HAL_RCC_GetSysClockFreq+0xa6>
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d003      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0xac>
 8002dd8:	e005      	b.n	8002de6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002dda:	4b1a      	ldr	r3, [pc, #104]	@ (8002e44 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ddc:	617b      	str	r3, [r7, #20]
      break;
 8002dde:	e005      	b.n	8002dec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002de0:	4b19      	ldr	r3, [pc, #100]	@ (8002e48 <HAL_RCC_GetSysClockFreq+0x114>)
 8002de2:	617b      	str	r3, [r7, #20]
      break;
 8002de4:	e002      	b.n	8002dec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	617b      	str	r3, [r7, #20]
      break;
 8002dea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dec:	4b13      	ldr	r3, [pc, #76]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	091b      	lsrs	r3, r3, #4
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	3301      	adds	r3, #1
 8002df8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dfa:	4b10      	ldr	r3, [pc, #64]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	0a1b      	lsrs	r3, r3, #8
 8002e00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	fb03 f202 	mul.w	r2, r3, r2
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e10:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e12:	4b0a      	ldr	r3, [pc, #40]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	0e5b      	lsrs	r3, r3, #25
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e2c:	69bb      	ldr	r3, [r7, #24]
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3724      	adds	r7, #36	@ 0x24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	08005e9c 	.word	0x08005e9c
 8002e44:	00f42400 	.word	0x00f42400
 8002e48:	007a1200 	.word	0x007a1200

08002e4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e50:	4b03      	ldr	r3, [pc, #12]	@ (8002e60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e52:	681b      	ldr	r3, [r3, #0]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	20000008 	.word	0x20000008

08002e64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e68:	f7ff fff0 	bl	8002e4c <HAL_RCC_GetHCLKFreq>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	4b06      	ldr	r3, [pc, #24]	@ (8002e88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	0a1b      	lsrs	r3, r3, #8
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	4904      	ldr	r1, [pc, #16]	@ (8002e8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e7a:	5ccb      	ldrb	r3, [r1, r3]
 8002e7c:	f003 031f 	and.w	r3, r3, #31
 8002e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	08005e94 	.word	0x08005e94

08002e90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e94:	f7ff ffda 	bl	8002e4c <HAL_RCC_GetHCLKFreq>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	4b06      	ldr	r3, [pc, #24]	@ (8002eb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	0adb      	lsrs	r3, r3, #11
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	4904      	ldr	r1, [pc, #16]	@ (8002eb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ea6:	5ccb      	ldrb	r3, [r1, r3]
 8002ea8:	f003 031f 	and.w	r3, r3, #31
 8002eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	08005e94 	.word	0x08005e94

08002ebc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ed4:	f7ff f9ee 	bl	80022b4 <HAL_PWREx_GetVoltageRange>
 8002ed8:	6178      	str	r0, [r7, #20]
 8002eda:	e014      	b.n	8002f06 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002edc:	4b25      	ldr	r3, [pc, #148]	@ (8002f74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee0:	4a24      	ldr	r2, [pc, #144]	@ (8002f74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ee6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ee8:	4b22      	ldr	r3, [pc, #136]	@ (8002f74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef0:	60fb      	str	r3, [r7, #12]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ef4:	f7ff f9de 	bl	80022b4 <HAL_PWREx_GetVoltageRange>
 8002ef8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002efa:	4b1e      	ldr	r3, [pc, #120]	@ (8002f74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efe:	4a1d      	ldr	r2, [pc, #116]	@ (8002f74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f04:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f0c:	d10b      	bne.n	8002f26 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b80      	cmp	r3, #128	@ 0x80
 8002f12:	d919      	bls.n	8002f48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f18:	d902      	bls.n	8002f20 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	613b      	str	r3, [r7, #16]
 8002f1e:	e013      	b.n	8002f48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f20:	2301      	movs	r3, #1
 8002f22:	613b      	str	r3, [r7, #16]
 8002f24:	e010      	b.n	8002f48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2b80      	cmp	r3, #128	@ 0x80
 8002f2a:	d902      	bls.n	8002f32 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	613b      	str	r3, [r7, #16]
 8002f30:	e00a      	b.n	8002f48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b80      	cmp	r3, #128	@ 0x80
 8002f36:	d102      	bne.n	8002f3e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f38:	2302      	movs	r3, #2
 8002f3a:	613b      	str	r3, [r7, #16]
 8002f3c:	e004      	b.n	8002f48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b70      	cmp	r3, #112	@ 0x70
 8002f42:	d101      	bne.n	8002f48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f44:	2301      	movs	r3, #1
 8002f46:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f48:	4b0b      	ldr	r3, [pc, #44]	@ (8002f78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f023 0207 	bic.w	r2, r3, #7
 8002f50:	4909      	ldr	r1, [pc, #36]	@ (8002f78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f58:	4b07      	ldr	r3, [pc, #28]	@ (8002f78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0307 	and.w	r3, r3, #7
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d001      	beq.n	8002f6a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40021000 	.word	0x40021000
 8002f78:	40022000 	.word	0x40022000

08002f7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f84:	2300      	movs	r3, #0
 8002f86:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f88:	2300      	movs	r3, #0
 8002f8a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d041      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f9c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fa0:	d02a      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002fa2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fa6:	d824      	bhi.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fa8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fac:	d008      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002fae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fb2:	d81e      	bhi.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002fb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fbc:	d010      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002fbe:	e018      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fc0:	4b86      	ldr	r3, [pc, #536]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	4a85      	ldr	r2, [pc, #532]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fcc:	e015      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3304      	adds	r3, #4
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f000 fabb 	bl	8003550 <RCCEx_PLLSAI1_Config>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fde:	e00c      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3320      	adds	r3, #32
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 fba6 	bl	8003738 <RCCEx_PLLSAI2_Config>
 8002fec:	4603      	mov	r3, r0
 8002fee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ff0:	e003      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	74fb      	strb	r3, [r7, #19]
      break;
 8002ff6:	e000      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002ff8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ffa:	7cfb      	ldrb	r3, [r7, #19]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10b      	bne.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003000:	4b76      	ldr	r3, [pc, #472]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003006:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800300e:	4973      	ldr	r1, [pc, #460]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003016:	e001      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003018:	7cfb      	ldrb	r3, [r7, #19]
 800301a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d041      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800302c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003030:	d02a      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003032:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003036:	d824      	bhi.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003038:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800303c:	d008      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800303e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003042:	d81e      	bhi.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00a      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003048:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800304c:	d010      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800304e:	e018      	b.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003050:	4b62      	ldr	r3, [pc, #392]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	4a61      	ldr	r2, [pc, #388]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003056:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800305a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800305c:	e015      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	3304      	adds	r3, #4
 8003062:	2100      	movs	r1, #0
 8003064:	4618      	mov	r0, r3
 8003066:	f000 fa73 	bl	8003550 <RCCEx_PLLSAI1_Config>
 800306a:	4603      	mov	r3, r0
 800306c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800306e:	e00c      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3320      	adds	r3, #32
 8003074:	2100      	movs	r1, #0
 8003076:	4618      	mov	r0, r3
 8003078:	f000 fb5e 	bl	8003738 <RCCEx_PLLSAI2_Config>
 800307c:	4603      	mov	r3, r0
 800307e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003080:	e003      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	74fb      	strb	r3, [r7, #19]
      break;
 8003086:	e000      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003088:	bf00      	nop
    }

    if(ret == HAL_OK)
 800308a:	7cfb      	ldrb	r3, [r7, #19]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10b      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003090:	4b52      	ldr	r3, [pc, #328]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003096:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800309e:	494f      	ldr	r1, [pc, #316]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80030a6:	e001      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030a8:	7cfb      	ldrb	r3, [r7, #19]
 80030aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 80a0 	beq.w	80031fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ba:	2300      	movs	r3, #0
 80030bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030be:	4b47      	ldr	r3, [pc, #284]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80030ce:	2300      	movs	r3, #0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00d      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030d4:	4b41      	ldr	r3, [pc, #260]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d8:	4a40      	ldr	r2, [pc, #256]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030de:	6593      	str	r3, [r2, #88]	@ 0x58
 80030e0:	4b3e      	ldr	r3, [pc, #248]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e8:	60bb      	str	r3, [r7, #8]
 80030ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ec:	2301      	movs	r3, #1
 80030ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030f0:	4b3b      	ldr	r3, [pc, #236]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a3a      	ldr	r2, [pc, #232]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030fc:	f7fe f9f8 	bl	80014f0 <HAL_GetTick>
 8003100:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003102:	e009      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003104:	f7fe f9f4 	bl	80014f0 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d902      	bls.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	74fb      	strb	r3, [r7, #19]
        break;
 8003116:	e005      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003118:	4b31      	ldr	r3, [pc, #196]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0ef      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003124:	7cfb      	ldrb	r3, [r7, #19]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d15c      	bne.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800312a:	4b2c      	ldr	r3, [pc, #176]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800312c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003130:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003134:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d01f      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	429a      	cmp	r2, r3
 8003146:	d019      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003148:	4b24      	ldr	r3, [pc, #144]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800314a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800314e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003152:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003154:	4b21      	ldr	r3, [pc, #132]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800315a:	4a20      	ldr	r2, [pc, #128]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800315c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003160:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003164:	4b1d      	ldr	r3, [pc, #116]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800316a:	4a1c      	ldr	r2, [pc, #112]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800316c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003170:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003174:	4a19      	ldr	r2, [pc, #100]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d016      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003186:	f7fe f9b3 	bl	80014f0 <HAL_GetTick>
 800318a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800318c:	e00b      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fe f9af 	bl	80014f0 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319c:	4293      	cmp	r3, r2
 800319e:	d902      	bls.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	74fb      	strb	r3, [r7, #19]
            break;
 80031a4:	e006      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031a6:	4b0d      	ldr	r3, [pc, #52]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0ec      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80031b4:	7cfb      	ldrb	r3, [r7, #19]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031ba:	4b08      	ldr	r3, [pc, #32]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031ca:	4904      	ldr	r1, [pc, #16]	@ (80031dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031d2:	e009      	b.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031d4:	7cfb      	ldrb	r3, [r7, #19]
 80031d6:	74bb      	strb	r3, [r7, #18]
 80031d8:	e006      	b.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e4:	7cfb      	ldrb	r3, [r7, #19]
 80031e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031e8:	7c7b      	ldrb	r3, [r7, #17]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d105      	bne.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ee:	4b9e      	ldr	r3, [pc, #632]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f2:	4a9d      	ldr	r2, [pc, #628]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00a      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003206:	4b98      	ldr	r3, [pc, #608]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320c:	f023 0203 	bic.w	r2, r3, #3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003214:	4994      	ldr	r1, [pc, #592]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003216:	4313      	orrs	r3, r2
 8003218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00a      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003228:	4b8f      	ldr	r3, [pc, #572]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800322a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800322e:	f023 020c 	bic.w	r2, r3, #12
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003236:	498c      	ldr	r1, [pc, #560]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003238:	4313      	orrs	r3, r2
 800323a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0304 	and.w	r3, r3, #4
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800324a:	4b87      	ldr	r3, [pc, #540]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003250:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003258:	4983      	ldr	r1, [pc, #524]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325a:	4313      	orrs	r3, r2
 800325c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00a      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800326c:	4b7e      	ldr	r3, [pc, #504]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003272:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327a:	497b      	ldr	r1, [pc, #492]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327c:	4313      	orrs	r3, r2
 800327e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0310 	and.w	r3, r3, #16
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800328e:	4b76      	ldr	r3, [pc, #472]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003294:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800329c:	4972      	ldr	r1, [pc, #456]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0320 	and.w	r3, r3, #32
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00a      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032b0:	4b6d      	ldr	r3, [pc, #436]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032be:	496a      	ldr	r1, [pc, #424]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032d2:	4b65      	ldr	r3, [pc, #404]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e0:	4961      	ldr	r1, [pc, #388]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00a      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032f4:	4b5c      	ldr	r3, [pc, #368]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003302:	4959      	ldr	r1, [pc, #356]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00a      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003316:	4b54      	ldr	r3, [pc, #336]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003324:	4950      	ldr	r1, [pc, #320]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003326:	4313      	orrs	r3, r2
 8003328:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00a      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003338:	4b4b      	ldr	r3, [pc, #300]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003346:	4948      	ldr	r1, [pc, #288]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800335a:	4b43      	ldr	r3, [pc, #268]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800335c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003360:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003368:	493f      	ldr	r1, [pc, #252]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800336a:	4313      	orrs	r3, r2
 800336c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d028      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800337c:	4b3a      	ldr	r3, [pc, #232]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800337e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003382:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800338a:	4937      	ldr	r1, [pc, #220]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003396:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800339a:	d106      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800339c:	4b32      	ldr	r3, [pc, #200]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	4a31      	ldr	r2, [pc, #196]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033a6:	60d3      	str	r3, [r2, #12]
 80033a8:	e011      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033b2:	d10c      	bne.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3304      	adds	r3, #4
 80033b8:	2101      	movs	r1, #1
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 f8c8 	bl	8003550 <RCCEx_PLLSAI1_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80033c4:	7cfb      	ldrb	r3, [r7, #19]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80033ca:	7cfb      	ldrb	r3, [r7, #19]
 80033cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d028      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033da:	4b23      	ldr	r3, [pc, #140]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e8:	491f      	ldr	r1, [pc, #124]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033f8:	d106      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003400:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003404:	60d3      	str	r3, [r2, #12]
 8003406:	e011      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003410:	d10c      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	3304      	adds	r3, #4
 8003416:	2101      	movs	r1, #1
 8003418:	4618      	mov	r0, r3
 800341a:	f000 f899 	bl	8003550 <RCCEx_PLLSAI1_Config>
 800341e:	4603      	mov	r3, r0
 8003420:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003422:	7cfb      	ldrb	r3, [r7, #19]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003428:	7cfb      	ldrb	r3, [r7, #19]
 800342a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d02b      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003438:	4b0b      	ldr	r3, [pc, #44]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003446:	4908      	ldr	r1, [pc, #32]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003448:	4313      	orrs	r3, r2
 800344a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003452:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003456:	d109      	bne.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003458:	4b03      	ldr	r3, [pc, #12]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	4a02      	ldr	r2, [pc, #8]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800345e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003462:	60d3      	str	r3, [r2, #12]
 8003464:	e014      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003466:	bf00      	nop
 8003468:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003470:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003474:	d10c      	bne.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3304      	adds	r3, #4
 800347a:	2101      	movs	r1, #1
 800347c:	4618      	mov	r0, r3
 800347e:	f000 f867 	bl	8003550 <RCCEx_PLLSAI1_Config>
 8003482:	4603      	mov	r3, r0
 8003484:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003486:	7cfb      	ldrb	r3, [r7, #19]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800348c:	7cfb      	ldrb	r3, [r7, #19]
 800348e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d02f      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800349c:	4b2b      	ldr	r3, [pc, #172]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800349e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034aa:	4928      	ldr	r1, [pc, #160]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034ba:	d10d      	bne.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	3304      	adds	r3, #4
 80034c0:	2102      	movs	r1, #2
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 f844 	bl	8003550 <RCCEx_PLLSAI1_Config>
 80034c8:	4603      	mov	r3, r0
 80034ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034cc:	7cfb      	ldrb	r3, [r7, #19]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d014      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80034d2:	7cfb      	ldrb	r3, [r7, #19]
 80034d4:	74bb      	strb	r3, [r7, #18]
 80034d6:	e011      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034e0:	d10c      	bne.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	3320      	adds	r3, #32
 80034e6:	2102      	movs	r1, #2
 80034e8:	4618      	mov	r0, r3
 80034ea:	f000 f925 	bl	8003738 <RCCEx_PLLSAI2_Config>
 80034ee:	4603      	mov	r3, r0
 80034f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034f2:	7cfb      	ldrb	r3, [r7, #19]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80034f8:	7cfb      	ldrb	r3, [r7, #19]
 80034fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003508:	4b10      	ldr	r3, [pc, #64]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003516:	490d      	ldr	r1, [pc, #52]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00b      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800352a:	4b08      	ldr	r3, [pc, #32]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003530:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800353a:	4904      	ldr	r1, [pc, #16]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800353c:	4313      	orrs	r3, r2
 800353e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003542:	7cbb      	ldrb	r3, [r7, #18]
}
 8003544:	4618      	mov	r0, r3
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40021000 	.word	0x40021000

08003550 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800355e:	4b75      	ldr	r3, [pc, #468]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d018      	beq.n	800359c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800356a:	4b72      	ldr	r3, [pc, #456]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	f003 0203 	and.w	r2, r3, #3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d10d      	bne.n	8003596 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
       ||
 800357e:	2b00      	cmp	r3, #0
 8003580:	d009      	beq.n	8003596 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003582:	4b6c      	ldr	r3, [pc, #432]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	091b      	lsrs	r3, r3, #4
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
       ||
 8003592:	429a      	cmp	r2, r3
 8003594:	d047      	beq.n	8003626 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	73fb      	strb	r3, [r7, #15]
 800359a:	e044      	b.n	8003626 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b03      	cmp	r3, #3
 80035a2:	d018      	beq.n	80035d6 <RCCEx_PLLSAI1_Config+0x86>
 80035a4:	2b03      	cmp	r3, #3
 80035a6:	d825      	bhi.n	80035f4 <RCCEx_PLLSAI1_Config+0xa4>
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d002      	beq.n	80035b2 <RCCEx_PLLSAI1_Config+0x62>
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d009      	beq.n	80035c4 <RCCEx_PLLSAI1_Config+0x74>
 80035b0:	e020      	b.n	80035f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035b2:	4b60      	ldr	r3, [pc, #384]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d11d      	bne.n	80035fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035c2:	e01a      	b.n	80035fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035c4:	4b5b      	ldr	r3, [pc, #364]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d116      	bne.n	80035fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d4:	e013      	b.n	80035fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035d6:	4b57      	ldr	r3, [pc, #348]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10f      	bne.n	8003602 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035e2:	4b54      	ldr	r3, [pc, #336]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035f2:	e006      	b.n	8003602 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	73fb      	strb	r3, [r7, #15]
      break;
 80035f8:	e004      	b.n	8003604 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80035fa:	bf00      	nop
 80035fc:	e002      	b.n	8003604 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80035fe:	bf00      	nop
 8003600:	e000      	b.n	8003604 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003602:	bf00      	nop
    }

    if(status == HAL_OK)
 8003604:	7bfb      	ldrb	r3, [r7, #15]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10d      	bne.n	8003626 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800360a:	4b4a      	ldr	r3, [pc, #296]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6819      	ldr	r1, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	3b01      	subs	r3, #1
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	430b      	orrs	r3, r1
 8003620:	4944      	ldr	r1, [pc, #272]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003622:	4313      	orrs	r3, r2
 8003624:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003626:	7bfb      	ldrb	r3, [r7, #15]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d17d      	bne.n	8003728 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800362c:	4b41      	ldr	r3, [pc, #260]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a40      	ldr	r2, [pc, #256]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003632:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003638:	f7fd ff5a 	bl	80014f0 <HAL_GetTick>
 800363c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800363e:	e009      	b.n	8003654 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003640:	f7fd ff56 	bl	80014f0 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d902      	bls.n	8003654 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	73fb      	strb	r3, [r7, #15]
        break;
 8003652:	e005      	b.n	8003660 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003654:	4b37      	ldr	r3, [pc, #220]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1ef      	bne.n	8003640 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d160      	bne.n	8003728 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d111      	bne.n	8003690 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800366c:	4b31      	ldr	r3, [pc, #196]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003674:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6892      	ldr	r2, [r2, #8]
 800367c:	0211      	lsls	r1, r2, #8
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	68d2      	ldr	r2, [r2, #12]
 8003682:	0912      	lsrs	r2, r2, #4
 8003684:	0452      	lsls	r2, r2, #17
 8003686:	430a      	orrs	r2, r1
 8003688:	492a      	ldr	r1, [pc, #168]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 800368a:	4313      	orrs	r3, r2
 800368c:	610b      	str	r3, [r1, #16]
 800368e:	e027      	b.n	80036e0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d112      	bne.n	80036bc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003696:	4b27      	ldr	r3, [pc, #156]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800369e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6892      	ldr	r2, [r2, #8]
 80036a6:	0211      	lsls	r1, r2, #8
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6912      	ldr	r2, [r2, #16]
 80036ac:	0852      	lsrs	r2, r2, #1
 80036ae:	3a01      	subs	r2, #1
 80036b0:	0552      	lsls	r2, r2, #21
 80036b2:	430a      	orrs	r2, r1
 80036b4:	491f      	ldr	r1, [pc, #124]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	610b      	str	r3, [r1, #16]
 80036ba:	e011      	b.n	80036e0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6892      	ldr	r2, [r2, #8]
 80036cc:	0211      	lsls	r1, r2, #8
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	6952      	ldr	r2, [r2, #20]
 80036d2:	0852      	lsrs	r2, r2, #1
 80036d4:	3a01      	subs	r2, #1
 80036d6:	0652      	lsls	r2, r2, #25
 80036d8:	430a      	orrs	r2, r1
 80036da:	4916      	ldr	r1, [pc, #88]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80036e0:	4b14      	ldr	r3, [pc, #80]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a13      	ldr	r2, [pc, #76]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80036ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ec:	f7fd ff00 	bl	80014f0 <HAL_GetTick>
 80036f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80036f2:	e009      	b.n	8003708 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036f4:	f7fd fefc 	bl	80014f0 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d902      	bls.n	8003708 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	73fb      	strb	r3, [r7, #15]
          break;
 8003706:	e005      	b.n	8003714 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003708:	4b0a      	ldr	r3, [pc, #40]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0ef      	beq.n	80036f4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003714:	7bfb      	ldrb	r3, [r7, #15]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d106      	bne.n	8003728 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800371a:	4b06      	ldr	r3, [pc, #24]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 800371c:	691a      	ldr	r2, [r3, #16]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	4904      	ldr	r1, [pc, #16]	@ (8003734 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003724:	4313      	orrs	r3, r2
 8003726:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003728:	7bfb      	ldrb	r3, [r7, #15]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40021000 	.word	0x40021000

08003738 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003742:	2300      	movs	r3, #0
 8003744:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003746:	4b6a      	ldr	r3, [pc, #424]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d018      	beq.n	8003784 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003752:	4b67      	ldr	r3, [pc, #412]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f003 0203 	and.w	r2, r3, #3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	429a      	cmp	r2, r3
 8003760:	d10d      	bne.n	800377e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
       ||
 8003766:	2b00      	cmp	r3, #0
 8003768:	d009      	beq.n	800377e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800376a:	4b61      	ldr	r3, [pc, #388]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	091b      	lsrs	r3, r3, #4
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	1c5a      	adds	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
       ||
 800377a:	429a      	cmp	r2, r3
 800377c:	d047      	beq.n	800380e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	73fb      	strb	r3, [r7, #15]
 8003782:	e044      	b.n	800380e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d018      	beq.n	80037be <RCCEx_PLLSAI2_Config+0x86>
 800378c:	2b03      	cmp	r3, #3
 800378e:	d825      	bhi.n	80037dc <RCCEx_PLLSAI2_Config+0xa4>
 8003790:	2b01      	cmp	r3, #1
 8003792:	d002      	beq.n	800379a <RCCEx_PLLSAI2_Config+0x62>
 8003794:	2b02      	cmp	r3, #2
 8003796:	d009      	beq.n	80037ac <RCCEx_PLLSAI2_Config+0x74>
 8003798:	e020      	b.n	80037dc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800379a:	4b55      	ldr	r3, [pc, #340]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d11d      	bne.n	80037e2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037aa:	e01a      	b.n	80037e2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037ac:	4b50      	ldr	r3, [pc, #320]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d116      	bne.n	80037e6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037bc:	e013      	b.n	80037e6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037be:	4b4c      	ldr	r3, [pc, #304]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10f      	bne.n	80037ea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037ca:	4b49      	ldr	r3, [pc, #292]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d109      	bne.n	80037ea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80037da:	e006      	b.n	80037ea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
      break;
 80037e0:	e004      	b.n	80037ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037e2:	bf00      	nop
 80037e4:	e002      	b.n	80037ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037e6:	bf00      	nop
 80037e8:	e000      	b.n	80037ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80037ec:	7bfb      	ldrb	r3, [r7, #15]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10d      	bne.n	800380e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80037f2:	4b3f      	ldr	r3, [pc, #252]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6819      	ldr	r1, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	3b01      	subs	r3, #1
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	430b      	orrs	r3, r1
 8003808:	4939      	ldr	r1, [pc, #228]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800380a:	4313      	orrs	r3, r2
 800380c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800380e:	7bfb      	ldrb	r3, [r7, #15]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d167      	bne.n	80038e4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003814:	4b36      	ldr	r3, [pc, #216]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a35      	ldr	r2, [pc, #212]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800381a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800381e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003820:	f7fd fe66 	bl	80014f0 <HAL_GetTick>
 8003824:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003826:	e009      	b.n	800383c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003828:	f7fd fe62 	bl	80014f0 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d902      	bls.n	800383c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	73fb      	strb	r3, [r7, #15]
        break;
 800383a:	e005      	b.n	8003848 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800383c:	4b2c      	ldr	r3, [pc, #176]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1ef      	bne.n	8003828 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003848:	7bfb      	ldrb	r3, [r7, #15]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d14a      	bne.n	80038e4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d111      	bne.n	8003878 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003854:	4b26      	ldr	r3, [pc, #152]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800385c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6892      	ldr	r2, [r2, #8]
 8003864:	0211      	lsls	r1, r2, #8
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	68d2      	ldr	r2, [r2, #12]
 800386a:	0912      	lsrs	r2, r2, #4
 800386c:	0452      	lsls	r2, r2, #17
 800386e:	430a      	orrs	r2, r1
 8003870:	491f      	ldr	r1, [pc, #124]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003872:	4313      	orrs	r3, r2
 8003874:	614b      	str	r3, [r1, #20]
 8003876:	e011      	b.n	800389c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003878:	4b1d      	ldr	r3, [pc, #116]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003880:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	6892      	ldr	r2, [r2, #8]
 8003888:	0211      	lsls	r1, r2, #8
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6912      	ldr	r2, [r2, #16]
 800388e:	0852      	lsrs	r2, r2, #1
 8003890:	3a01      	subs	r2, #1
 8003892:	0652      	lsls	r2, r2, #25
 8003894:	430a      	orrs	r2, r1
 8003896:	4916      	ldr	r1, [pc, #88]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003898:	4313      	orrs	r3, r2
 800389a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800389c:	4b14      	ldr	r3, [pc, #80]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a13      	ldr	r2, [pc, #76]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a8:	f7fd fe22 	bl	80014f0 <HAL_GetTick>
 80038ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038ae:	e009      	b.n	80038c4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038b0:	f7fd fe1e 	bl	80014f0 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d902      	bls.n	80038c4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	73fb      	strb	r3, [r7, #15]
          break;
 80038c2:	e005      	b.n	80038d0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038c4:	4b0a      	ldr	r3, [pc, #40]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d0ef      	beq.n	80038b0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d106      	bne.n	80038e4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80038d6:	4b06      	ldr	r3, [pc, #24]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038d8:	695a      	ldr	r2, [r3, #20]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	4904      	ldr	r1, [pc, #16]	@ (80038f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	40021000 	.word	0x40021000

080038f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e095      	b.n	8003a32 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390a:	2b00      	cmp	r3, #0
 800390c:	d108      	bne.n	8003920 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003916:	d009      	beq.n	800392c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	61da      	str	r2, [r3, #28]
 800391e:	e005      	b.n	800392c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7fd fb8a 	bl	8001060 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003962:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800396c:	d902      	bls.n	8003974 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800396e:	2300      	movs	r3, #0
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	e002      	b.n	800397a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003974:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003978:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003982:	d007      	beq.n	8003994 <HAL_SPI_Init+0xa0>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800398c:	d002      	beq.n	8003994 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039a4:	431a      	orrs	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	431a      	orrs	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	69db      	ldr	r3, [r3, #28]
 80039c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d6:	ea42 0103 	orr.w	r1, r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039de:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	0c1b      	lsrs	r3, r3, #16
 80039f0:	f003 0204 	and.w	r2, r3, #4
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f8:	f003 0310 	and.w	r3, r3, #16
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a10:	ea42 0103 	orr.w	r1, r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b082      	sub	sp, #8
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d101      	bne.n	8003a4c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e040      	b.n	8003ace <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d106      	bne.n	8003a62 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f7fd fb41 	bl	80010e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2224      	movs	r2, #36	@ 0x24
 8003a66:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0201 	bic.w	r2, r2, #1
 8003a76:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d002      	beq.n	8003a86 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f000 fc33 	bl	80042ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f978 	bl	8003d7c <UART_SetConfig>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e01b      	b.n	8003ace <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003aa4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ab4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f042 0201 	orr.w	r2, r2, #1
 8003ac4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 fcb2 	bl	8004430 <UART_CheckIdleState>
 8003acc:	4603      	mov	r3, r0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b08a      	sub	sp, #40	@ 0x28
 8003ada:	af02      	add	r7, sp, #8
 8003adc:	60f8      	str	r0, [r7, #12]
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	603b      	str	r3, [r7, #0]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003aea:	2b20      	cmp	r3, #32
 8003aec:	d177      	bne.n	8003bde <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d002      	beq.n	8003afa <HAL_UART_Transmit+0x24>
 8003af4:	88fb      	ldrh	r3, [r7, #6]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e070      	b.n	8003be0 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2221      	movs	r2, #33	@ 0x21
 8003b0a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b0c:	f7fd fcf0 	bl	80014f0 <HAL_GetTick>
 8003b10:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	88fa      	ldrh	r2, [r7, #6]
 8003b16:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	88fa      	ldrh	r2, [r7, #6]
 8003b1e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b2a:	d108      	bne.n	8003b3e <HAL_UART_Transmit+0x68>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d104      	bne.n	8003b3e <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	61bb      	str	r3, [r7, #24]
 8003b3c:	e003      	b.n	8003b46 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b46:	e02f      	b.n	8003ba8 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2180      	movs	r1, #128	@ 0x80
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 fd14 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d004      	beq.n	8003b68 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2220      	movs	r2, #32
 8003b62:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e03b      	b.n	8003be0 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10b      	bne.n	8003b86 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	881a      	ldrh	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b7a:	b292      	uxth	r2, r2
 8003b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	3302      	adds	r3, #2
 8003b82:	61bb      	str	r3, [r7, #24]
 8003b84:	e007      	b.n	8003b96 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	781a      	ldrb	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	3301      	adds	r3, #1
 8003b94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1c9      	bne.n	8003b48 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	2140      	movs	r1, #64	@ 0x40
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 fcde 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d004      	beq.n	8003bd4 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e005      	b.n	8003be0 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	e000      	b.n	8003be0 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003bde:	2302      	movs	r3, #2
  }
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3720      	adds	r7, #32
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	@ 0x28
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	603b      	str	r3, [r7, #0]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	f040 80b6 	bne.w	8003d70 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d002      	beq.n	8003c10 <HAL_UART_Receive+0x28>
 8003c0a:	88fb      	ldrh	r3, [r7, #6]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e0ae      	b.n	8003d72 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2222      	movs	r2, #34	@ 0x22
 8003c20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c2a:	f7fd fc61 	bl	80014f0 <HAL_GetTick>
 8003c2e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	88fa      	ldrh	r2, [r7, #6]
 8003c34:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	88fa      	ldrh	r2, [r7, #6]
 8003c3c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c48:	d10e      	bne.n	8003c68 <HAL_UART_Receive+0x80>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d105      	bne.n	8003c5e <HAL_UART_Receive+0x76>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003c58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003c5c:	e02d      	b.n	8003cba <HAL_UART_Receive+0xd2>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	22ff      	movs	r2, #255	@ 0xff
 8003c62:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003c66:	e028      	b.n	8003cba <HAL_UART_Receive+0xd2>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10d      	bne.n	8003c8c <HAL_UART_Receive+0xa4>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d104      	bne.n	8003c82 <HAL_UART_Receive+0x9a>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	22ff      	movs	r2, #255	@ 0xff
 8003c7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003c80:	e01b      	b.n	8003cba <HAL_UART_Receive+0xd2>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	227f      	movs	r2, #127	@ 0x7f
 8003c86:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003c8a:	e016      	b.n	8003cba <HAL_UART_Receive+0xd2>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c94:	d10d      	bne.n	8003cb2 <HAL_UART_Receive+0xca>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d104      	bne.n	8003ca8 <HAL_UART_Receive+0xc0>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	227f      	movs	r2, #127	@ 0x7f
 8003ca2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003ca6:	e008      	b.n	8003cba <HAL_UART_Receive+0xd2>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	223f      	movs	r2, #63	@ 0x3f
 8003cac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003cb0:	e003      	b.n	8003cba <HAL_UART_Receive+0xd2>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003cc0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cca:	d108      	bne.n	8003cde <HAL_UART_Receive+0xf6>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d104      	bne.n	8003cde <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	61bb      	str	r3, [r7, #24]
 8003cdc:	e003      	b.n	8003ce6 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003ce6:	e037      	b.n	8003d58 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	2120      	movs	r1, #32
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 fc44 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d005      	beq.n	8003d0a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e033      	b.n	8003d72 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10c      	bne.n	8003d2a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	8a7b      	ldrh	r3, [r7, #18]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	3302      	adds	r3, #2
 8003d26:	61bb      	str	r3, [r7, #24]
 8003d28:	e00d      	b.n	8003d46 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	8a7b      	ldrh	r3, [r7, #18]
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	4013      	ands	r3, r2
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	3301      	adds	r3, #1
 8003d44:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1c1      	bne.n	8003ce8 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	e000      	b.n	8003d72 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003d70:	2302      	movs	r3, #2
  }
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3720      	adds	r7, #32
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
	...

08003d7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d80:	b08a      	sub	sp, #40	@ 0x28
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d86:	2300      	movs	r3, #0
 8003d88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	431a      	orrs	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	69db      	ldr	r3, [r3, #28]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	4ba4      	ldr	r3, [pc, #656]	@ (800403c <UART_SetConfig+0x2c0>)
 8003dac:	4013      	ands	r3, r2
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	6812      	ldr	r2, [r2, #0]
 8003db2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003db4:	430b      	orrs	r3, r1
 8003db6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a99      	ldr	r2, [pc, #612]	@ (8004040 <UART_SetConfig+0x2c4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d004      	beq.n	8003de8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003de4:	4313      	orrs	r3, r2
 8003de6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a90      	ldr	r2, [pc, #576]	@ (8004044 <UART_SetConfig+0x2c8>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d126      	bne.n	8003e54 <UART_SetConfig+0xd8>
 8003e06:	4b90      	ldr	r3, [pc, #576]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d81b      	bhi.n	8003e4c <UART_SetConfig+0xd0>
 8003e14:	a201      	add	r2, pc, #4	@ (adr r2, 8003e1c <UART_SetConfig+0xa0>)
 8003e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1a:	bf00      	nop
 8003e1c:	08003e2d 	.word	0x08003e2d
 8003e20:	08003e3d 	.word	0x08003e3d
 8003e24:	08003e35 	.word	0x08003e35
 8003e28:	08003e45 	.word	0x08003e45
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e32:	e116      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e34:	2302      	movs	r3, #2
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e3a:	e112      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e3c:	2304      	movs	r3, #4
 8003e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e42:	e10e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e44:	2308      	movs	r3, #8
 8003e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4a:	e10a      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e4c:	2310      	movs	r3, #16
 8003e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e52:	e106      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a7c      	ldr	r2, [pc, #496]	@ (800404c <UART_SetConfig+0x2d0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d138      	bne.n	8003ed0 <UART_SetConfig+0x154>
 8003e5e:	4b7a      	ldr	r3, [pc, #488]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e64:	f003 030c 	and.w	r3, r3, #12
 8003e68:	2b0c      	cmp	r3, #12
 8003e6a:	d82d      	bhi.n	8003ec8 <UART_SetConfig+0x14c>
 8003e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e74 <UART_SetConfig+0xf8>)
 8003e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e72:	bf00      	nop
 8003e74:	08003ea9 	.word	0x08003ea9
 8003e78:	08003ec9 	.word	0x08003ec9
 8003e7c:	08003ec9 	.word	0x08003ec9
 8003e80:	08003ec9 	.word	0x08003ec9
 8003e84:	08003eb9 	.word	0x08003eb9
 8003e88:	08003ec9 	.word	0x08003ec9
 8003e8c:	08003ec9 	.word	0x08003ec9
 8003e90:	08003ec9 	.word	0x08003ec9
 8003e94:	08003eb1 	.word	0x08003eb1
 8003e98:	08003ec9 	.word	0x08003ec9
 8003e9c:	08003ec9 	.word	0x08003ec9
 8003ea0:	08003ec9 	.word	0x08003ec9
 8003ea4:	08003ec1 	.word	0x08003ec1
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eae:	e0d8      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb6:	e0d4      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003eb8:	2304      	movs	r3, #4
 8003eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ebe:	e0d0      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003ec0:	2308      	movs	r3, #8
 8003ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ec6:	e0cc      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003ec8:	2310      	movs	r3, #16
 8003eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ece:	e0c8      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a5e      	ldr	r2, [pc, #376]	@ (8004050 <UART_SetConfig+0x2d4>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d125      	bne.n	8003f26 <UART_SetConfig+0x1aa>
 8003eda:	4b5b      	ldr	r3, [pc, #364]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ee4:	2b30      	cmp	r3, #48	@ 0x30
 8003ee6:	d016      	beq.n	8003f16 <UART_SetConfig+0x19a>
 8003ee8:	2b30      	cmp	r3, #48	@ 0x30
 8003eea:	d818      	bhi.n	8003f1e <UART_SetConfig+0x1a2>
 8003eec:	2b20      	cmp	r3, #32
 8003eee:	d00a      	beq.n	8003f06 <UART_SetConfig+0x18a>
 8003ef0:	2b20      	cmp	r3, #32
 8003ef2:	d814      	bhi.n	8003f1e <UART_SetConfig+0x1a2>
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <UART_SetConfig+0x182>
 8003ef8:	2b10      	cmp	r3, #16
 8003efa:	d008      	beq.n	8003f0e <UART_SetConfig+0x192>
 8003efc:	e00f      	b.n	8003f1e <UART_SetConfig+0x1a2>
 8003efe:	2300      	movs	r3, #0
 8003f00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f04:	e0ad      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f06:	2302      	movs	r3, #2
 8003f08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0c:	e0a9      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f0e:	2304      	movs	r3, #4
 8003f10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f14:	e0a5      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f16:	2308      	movs	r3, #8
 8003f18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f1c:	e0a1      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f1e:	2310      	movs	r3, #16
 8003f20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f24:	e09d      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a4a      	ldr	r2, [pc, #296]	@ (8004054 <UART_SetConfig+0x2d8>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d125      	bne.n	8003f7c <UART_SetConfig+0x200>
 8003f30:	4b45      	ldr	r3, [pc, #276]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f36:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f3c:	d016      	beq.n	8003f6c <UART_SetConfig+0x1f0>
 8003f3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f40:	d818      	bhi.n	8003f74 <UART_SetConfig+0x1f8>
 8003f42:	2b80      	cmp	r3, #128	@ 0x80
 8003f44:	d00a      	beq.n	8003f5c <UART_SetConfig+0x1e0>
 8003f46:	2b80      	cmp	r3, #128	@ 0x80
 8003f48:	d814      	bhi.n	8003f74 <UART_SetConfig+0x1f8>
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <UART_SetConfig+0x1d8>
 8003f4e:	2b40      	cmp	r3, #64	@ 0x40
 8003f50:	d008      	beq.n	8003f64 <UART_SetConfig+0x1e8>
 8003f52:	e00f      	b.n	8003f74 <UART_SetConfig+0x1f8>
 8003f54:	2300      	movs	r3, #0
 8003f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f5a:	e082      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f62:	e07e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f64:	2304      	movs	r3, #4
 8003f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f6a:	e07a      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f6c:	2308      	movs	r3, #8
 8003f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f72:	e076      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f74:	2310      	movs	r3, #16
 8003f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f7a:	e072      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a35      	ldr	r2, [pc, #212]	@ (8004058 <UART_SetConfig+0x2dc>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d12a      	bne.n	8003fdc <UART_SetConfig+0x260>
 8003f86:	4b30      	ldr	r3, [pc, #192]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f94:	d01a      	beq.n	8003fcc <UART_SetConfig+0x250>
 8003f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f9a:	d81b      	bhi.n	8003fd4 <UART_SetConfig+0x258>
 8003f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa0:	d00c      	beq.n	8003fbc <UART_SetConfig+0x240>
 8003fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa6:	d815      	bhi.n	8003fd4 <UART_SetConfig+0x258>
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <UART_SetConfig+0x238>
 8003fac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fb0:	d008      	beq.n	8003fc4 <UART_SetConfig+0x248>
 8003fb2:	e00f      	b.n	8003fd4 <UART_SetConfig+0x258>
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fba:	e052      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fc2:	e04e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fc4:	2304      	movs	r3, #4
 8003fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fca:	e04a      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fcc:	2308      	movs	r3, #8
 8003fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fd2:	e046      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fd4:	2310      	movs	r3, #16
 8003fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fda:	e042      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a17      	ldr	r2, [pc, #92]	@ (8004040 <UART_SetConfig+0x2c4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d13a      	bne.n	800405c <UART_SetConfig+0x2e0>
 8003fe6:	4b18      	ldr	r3, [pc, #96]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ff0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ff4:	d01a      	beq.n	800402c <UART_SetConfig+0x2b0>
 8003ff6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ffa:	d81b      	bhi.n	8004034 <UART_SetConfig+0x2b8>
 8003ffc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004000:	d00c      	beq.n	800401c <UART_SetConfig+0x2a0>
 8004002:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004006:	d815      	bhi.n	8004034 <UART_SetConfig+0x2b8>
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <UART_SetConfig+0x298>
 800400c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004010:	d008      	beq.n	8004024 <UART_SetConfig+0x2a8>
 8004012:	e00f      	b.n	8004034 <UART_SetConfig+0x2b8>
 8004014:	2300      	movs	r3, #0
 8004016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800401a:	e022      	b.n	8004062 <UART_SetConfig+0x2e6>
 800401c:	2302      	movs	r3, #2
 800401e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004022:	e01e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8004024:	2304      	movs	r3, #4
 8004026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800402a:	e01a      	b.n	8004062 <UART_SetConfig+0x2e6>
 800402c:	2308      	movs	r3, #8
 800402e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004032:	e016      	b.n	8004062 <UART_SetConfig+0x2e6>
 8004034:	2310      	movs	r3, #16
 8004036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800403a:	e012      	b.n	8004062 <UART_SetConfig+0x2e6>
 800403c:	efff69f3 	.word	0xefff69f3
 8004040:	40008000 	.word	0x40008000
 8004044:	40013800 	.word	0x40013800
 8004048:	40021000 	.word	0x40021000
 800404c:	40004400 	.word	0x40004400
 8004050:	40004800 	.word	0x40004800
 8004054:	40004c00 	.word	0x40004c00
 8004058:	40005000 	.word	0x40005000
 800405c:	2310      	movs	r3, #16
 800405e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a9f      	ldr	r2, [pc, #636]	@ (80042e4 <UART_SetConfig+0x568>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d17a      	bne.n	8004162 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800406c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004070:	2b08      	cmp	r3, #8
 8004072:	d824      	bhi.n	80040be <UART_SetConfig+0x342>
 8004074:	a201      	add	r2, pc, #4	@ (adr r2, 800407c <UART_SetConfig+0x300>)
 8004076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407a:	bf00      	nop
 800407c:	080040a1 	.word	0x080040a1
 8004080:	080040bf 	.word	0x080040bf
 8004084:	080040a9 	.word	0x080040a9
 8004088:	080040bf 	.word	0x080040bf
 800408c:	080040af 	.word	0x080040af
 8004090:	080040bf 	.word	0x080040bf
 8004094:	080040bf 	.word	0x080040bf
 8004098:	080040bf 	.word	0x080040bf
 800409c:	080040b7 	.word	0x080040b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040a0:	f7fe fee0 	bl	8002e64 <HAL_RCC_GetPCLK1Freq>
 80040a4:	61f8      	str	r0, [r7, #28]
        break;
 80040a6:	e010      	b.n	80040ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040a8:	4b8f      	ldr	r3, [pc, #572]	@ (80042e8 <UART_SetConfig+0x56c>)
 80040aa:	61fb      	str	r3, [r7, #28]
        break;
 80040ac:	e00d      	b.n	80040ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ae:	f7fe fe41 	bl	8002d34 <HAL_RCC_GetSysClockFreq>
 80040b2:	61f8      	str	r0, [r7, #28]
        break;
 80040b4:	e009      	b.n	80040ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040ba:	61fb      	str	r3, [r7, #28]
        break;
 80040bc:	e005      	b.n	80040ca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80040c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 80fb 	beq.w	80042c8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	4613      	mov	r3, r2
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	4413      	add	r3, r2
 80040dc:	69fa      	ldr	r2, [r7, #28]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d305      	bcc.n	80040ee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80040e8:	69fa      	ldr	r2, [r7, #28]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d903      	bls.n	80040f6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040f4:	e0e8      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	2200      	movs	r2, #0
 80040fa:	461c      	mov	r4, r3
 80040fc:	4615      	mov	r5, r2
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	022b      	lsls	r3, r5, #8
 8004108:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800410c:	0222      	lsls	r2, r4, #8
 800410e:	68f9      	ldr	r1, [r7, #12]
 8004110:	6849      	ldr	r1, [r1, #4]
 8004112:	0849      	lsrs	r1, r1, #1
 8004114:	2000      	movs	r0, #0
 8004116:	4688      	mov	r8, r1
 8004118:	4681      	mov	r9, r0
 800411a:	eb12 0a08 	adds.w	sl, r2, r8
 800411e:	eb43 0b09 	adc.w	fp, r3, r9
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	603b      	str	r3, [r7, #0]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004130:	4650      	mov	r0, sl
 8004132:	4659      	mov	r1, fp
 8004134:	f7fc f8ac 	bl	8000290 <__aeabi_uldivmod>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4613      	mov	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004146:	d308      	bcc.n	800415a <UART_SetConfig+0x3de>
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800414e:	d204      	bcs.n	800415a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	60da      	str	r2, [r3, #12]
 8004158:	e0b6      	b.n	80042c8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004160:	e0b2      	b.n	80042c8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800416a:	d15e      	bne.n	800422a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800416c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004170:	2b08      	cmp	r3, #8
 8004172:	d828      	bhi.n	80041c6 <UART_SetConfig+0x44a>
 8004174:	a201      	add	r2, pc, #4	@ (adr r2, 800417c <UART_SetConfig+0x400>)
 8004176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417a:	bf00      	nop
 800417c:	080041a1 	.word	0x080041a1
 8004180:	080041a9 	.word	0x080041a9
 8004184:	080041b1 	.word	0x080041b1
 8004188:	080041c7 	.word	0x080041c7
 800418c:	080041b7 	.word	0x080041b7
 8004190:	080041c7 	.word	0x080041c7
 8004194:	080041c7 	.word	0x080041c7
 8004198:	080041c7 	.word	0x080041c7
 800419c:	080041bf 	.word	0x080041bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a0:	f7fe fe60 	bl	8002e64 <HAL_RCC_GetPCLK1Freq>
 80041a4:	61f8      	str	r0, [r7, #28]
        break;
 80041a6:	e014      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a8:	f7fe fe72 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 80041ac:	61f8      	str	r0, [r7, #28]
        break;
 80041ae:	e010      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b0:	4b4d      	ldr	r3, [pc, #308]	@ (80042e8 <UART_SetConfig+0x56c>)
 80041b2:	61fb      	str	r3, [r7, #28]
        break;
 80041b4:	e00d      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b6:	f7fe fdbd 	bl	8002d34 <HAL_RCC_GetSysClockFreq>
 80041ba:	61f8      	str	r0, [r7, #28]
        break;
 80041bc:	e009      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041c2:	61fb      	str	r3, [r7, #28]
        break;
 80041c4:	e005      	b.n	80041d2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d077      	beq.n	80042c8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	005a      	lsls	r2, r3, #1
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	085b      	lsrs	r3, r3, #1
 80041e2:	441a      	add	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	2b0f      	cmp	r3, #15
 80041f2:	d916      	bls.n	8004222 <UART_SetConfig+0x4a6>
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041fa:	d212      	bcs.n	8004222 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	b29b      	uxth	r3, r3
 8004200:	f023 030f 	bic.w	r3, r3, #15
 8004204:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	085b      	lsrs	r3, r3, #1
 800420a:	b29b      	uxth	r3, r3
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	b29a      	uxth	r2, r3
 8004212:	8afb      	ldrh	r3, [r7, #22]
 8004214:	4313      	orrs	r3, r2
 8004216:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	8afa      	ldrh	r2, [r7, #22]
 800421e:	60da      	str	r2, [r3, #12]
 8004220:	e052      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004228:	e04e      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800422a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800422e:	2b08      	cmp	r3, #8
 8004230:	d827      	bhi.n	8004282 <UART_SetConfig+0x506>
 8004232:	a201      	add	r2, pc, #4	@ (adr r2, 8004238 <UART_SetConfig+0x4bc>)
 8004234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004238:	0800425d 	.word	0x0800425d
 800423c:	08004265 	.word	0x08004265
 8004240:	0800426d 	.word	0x0800426d
 8004244:	08004283 	.word	0x08004283
 8004248:	08004273 	.word	0x08004273
 800424c:	08004283 	.word	0x08004283
 8004250:	08004283 	.word	0x08004283
 8004254:	08004283 	.word	0x08004283
 8004258:	0800427b 	.word	0x0800427b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800425c:	f7fe fe02 	bl	8002e64 <HAL_RCC_GetPCLK1Freq>
 8004260:	61f8      	str	r0, [r7, #28]
        break;
 8004262:	e014      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004264:	f7fe fe14 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 8004268:	61f8      	str	r0, [r7, #28]
        break;
 800426a:	e010      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800426c:	4b1e      	ldr	r3, [pc, #120]	@ (80042e8 <UART_SetConfig+0x56c>)
 800426e:	61fb      	str	r3, [r7, #28]
        break;
 8004270:	e00d      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004272:	f7fe fd5f 	bl	8002d34 <HAL_RCC_GetSysClockFreq>
 8004276:	61f8      	str	r0, [r7, #28]
        break;
 8004278:	e009      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800427a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800427e:	61fb      	str	r3, [r7, #28]
        break;
 8004280:	e005      	b.n	800428e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004282:	2300      	movs	r3, #0
 8004284:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800428c:	bf00      	nop
    }

    if (pclk != 0U)
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d019      	beq.n	80042c8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	085a      	lsrs	r2, r3, #1
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	441a      	add	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b0f      	cmp	r3, #15
 80042ac:	d909      	bls.n	80042c2 <UART_SetConfig+0x546>
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042b4:	d205      	bcs.n	80042c2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	60da      	str	r2, [r3, #12]
 80042c0:	e002      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80042d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3728      	adds	r7, #40	@ 0x28
 80042dc:	46bd      	mov	sp, r7
 80042de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042e2:	bf00      	nop
 80042e4:	40008000 	.word	0x40008000
 80042e8:	00f42400 	.word	0x00f42400

080042ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00a      	beq.n	8004316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004380:	f003 0310 	and.w	r3, r3, #16
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00a      	beq.n	800439e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	f003 0320 	and.w	r3, r3, #32
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01a      	beq.n	8004402 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	430a      	orrs	r2, r1
 80043e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043ea:	d10a      	bne.n	8004402 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00a      	beq.n	8004424 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	605a      	str	r2, [r3, #4]
  }
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b098      	sub	sp, #96	@ 0x60
 8004434:	af02      	add	r7, sp, #8
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004440:	f7fd f856 	bl	80014f0 <HAL_GetTick>
 8004444:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	2b08      	cmp	r3, #8
 8004452:	d12e      	bne.n	80044b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004454:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800445c:	2200      	movs	r2, #0
 800445e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f88c 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d021      	beq.n	80044b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004476:	e853 3f00 	ldrex	r3, [r3]
 800447a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800447c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800447e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004482:	653b      	str	r3, [r7, #80]	@ 0x50
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	461a      	mov	r2, r3
 800448a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800448c:	647b      	str	r3, [r7, #68]	@ 0x44
 800448e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800449a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e6      	bne.n	800446e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2220      	movs	r2, #32
 80044a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e062      	b.n	8004578 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b04      	cmp	r3, #4
 80044be:	d149      	bne.n	8004554 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80044c4:	9300      	str	r3, [sp, #0]
 80044c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044c8:	2200      	movs	r2, #0
 80044ca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f856 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d03c      	beq.n	8004554 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	e853 3f00 	ldrex	r3, [r3]
 80044e6:	623b      	str	r3, [r7, #32]
   return(result);
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	461a      	mov	r2, r3
 80044f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004500:	e841 2300 	strex	r3, r2, [r1]
 8004504:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1e6      	bne.n	80044da <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	3308      	adds	r3, #8
 8004512:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	e853 3f00 	ldrex	r3, [r3]
 800451a:	60fb      	str	r3, [r7, #12]
   return(result);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f023 0301 	bic.w	r3, r3, #1
 8004522:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	3308      	adds	r3, #8
 800452a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800452c:	61fa      	str	r2, [r7, #28]
 800452e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004530:	69b9      	ldr	r1, [r7, #24]
 8004532:	69fa      	ldr	r2, [r7, #28]
 8004534:	e841 2300 	strex	r3, r2, [r1]
 8004538:	617b      	str	r3, [r7, #20]
   return(result);
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1e5      	bne.n	800450c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e011      	b.n	8004578 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2220      	movs	r2, #32
 8004558:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2220      	movs	r2, #32
 800455e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3758      	adds	r7, #88	@ 0x58
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	4613      	mov	r3, r2
 800458e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004590:	e04f      	b.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d04b      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800459a:	f7fc ffa9 	bl	80014f0 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d302      	bcc.n	80045b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e04e      	b.n	8004652 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0304 	and.w	r3, r3, #4
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d037      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b80      	cmp	r3, #128	@ 0x80
 80045c6:	d034      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	2b40      	cmp	r3, #64	@ 0x40
 80045cc:	d031      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69db      	ldr	r3, [r3, #28]
 80045d4:	f003 0308 	and.w	r3, r3, #8
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d110      	bne.n	80045fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2208      	movs	r2, #8
 80045e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 f838 	bl	800465a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2208      	movs	r2, #8
 80045ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e029      	b.n	8004652 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800460c:	d111      	bne.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004616:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f81e 	bl	800465a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2220      	movs	r2, #32
 8004622:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e00f      	b.n	8004652 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69da      	ldr	r2, [r3, #28]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4013      	ands	r3, r2
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	429a      	cmp	r2, r3
 8004640:	bf0c      	ite	eq
 8004642:	2301      	moveq	r3, #1
 8004644:	2300      	movne	r3, #0
 8004646:	b2db      	uxtb	r3, r3
 8004648:	461a      	mov	r2, r3
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	429a      	cmp	r2, r3
 800464e:	d0a0      	beq.n	8004592 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800465a:	b480      	push	{r7}
 800465c:	b095      	sub	sp, #84	@ 0x54
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800466a:	e853 3f00 	ldrex	r3, [r3]
 800466e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004672:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	461a      	mov	r2, r3
 800467e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004680:	643b      	str	r3, [r7, #64]	@ 0x40
 8004682:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004684:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004686:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004688:	e841 2300 	strex	r3, r2, [r1]
 800468c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800468e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1e6      	bne.n	8004662 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	3308      	adds	r3, #8
 800469a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800469c:	6a3b      	ldr	r3, [r7, #32]
 800469e:	e853 3f00 	ldrex	r3, [r3]
 80046a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f023 0301 	bic.w	r3, r3, #1
 80046aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	3308      	adds	r3, #8
 80046b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046bc:	e841 2300 	strex	r3, r2, [r1]
 80046c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1e5      	bne.n	8004694 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d118      	bne.n	8004702 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	e853 3f00 	ldrex	r3, [r3]
 80046dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f023 0310 	bic.w	r3, r3, #16
 80046e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	461a      	mov	r2, r3
 80046ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046ee:	61bb      	str	r3, [r7, #24]
 80046f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f2:	6979      	ldr	r1, [r7, #20]
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	e841 2300 	strex	r3, r2, [r1]
 80046fa:	613b      	str	r3, [r7, #16]
   return(result);
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1e6      	bne.n	80046d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2220      	movs	r2, #32
 8004706:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004716:	bf00      	nop
 8004718:	3754      	adds	r7, #84	@ 0x54
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
	...

08004724 <srand>:
 8004724:	b538      	push	{r3, r4, r5, lr}
 8004726:	4b10      	ldr	r3, [pc, #64]	@ (8004768 <srand+0x44>)
 8004728:	681d      	ldr	r5, [r3, #0]
 800472a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800472c:	4604      	mov	r4, r0
 800472e:	b9b3      	cbnz	r3, 800475e <srand+0x3a>
 8004730:	2018      	movs	r0, #24
 8004732:	f000 fd63 	bl	80051fc <malloc>
 8004736:	4602      	mov	r2, r0
 8004738:	6328      	str	r0, [r5, #48]	@ 0x30
 800473a:	b920      	cbnz	r0, 8004746 <srand+0x22>
 800473c:	4b0b      	ldr	r3, [pc, #44]	@ (800476c <srand+0x48>)
 800473e:	480c      	ldr	r0, [pc, #48]	@ (8004770 <srand+0x4c>)
 8004740:	2146      	movs	r1, #70	@ 0x46
 8004742:	f000 fcf3 	bl	800512c <__assert_func>
 8004746:	490b      	ldr	r1, [pc, #44]	@ (8004774 <srand+0x50>)
 8004748:	4b0b      	ldr	r3, [pc, #44]	@ (8004778 <srand+0x54>)
 800474a:	e9c0 1300 	strd	r1, r3, [r0]
 800474e:	4b0b      	ldr	r3, [pc, #44]	@ (800477c <srand+0x58>)
 8004750:	6083      	str	r3, [r0, #8]
 8004752:	230b      	movs	r3, #11
 8004754:	8183      	strh	r3, [r0, #12]
 8004756:	2100      	movs	r1, #0
 8004758:	2001      	movs	r0, #1
 800475a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800475e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004760:	2200      	movs	r2, #0
 8004762:	611c      	str	r4, [r3, #16]
 8004764:	615a      	str	r2, [r3, #20]
 8004766:	bd38      	pop	{r3, r4, r5, pc}
 8004768:	20000040 	.word	0x20000040
 800476c:	08005ecc 	.word	0x08005ecc
 8004770:	08005ee3 	.word	0x08005ee3
 8004774:	abcd330e 	.word	0xabcd330e
 8004778:	e66d1234 	.word	0xe66d1234
 800477c:	0005deec 	.word	0x0005deec

08004780 <rand>:
 8004780:	4b16      	ldr	r3, [pc, #88]	@ (80047dc <rand+0x5c>)
 8004782:	b510      	push	{r4, lr}
 8004784:	681c      	ldr	r4, [r3, #0]
 8004786:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004788:	b9b3      	cbnz	r3, 80047b8 <rand+0x38>
 800478a:	2018      	movs	r0, #24
 800478c:	f000 fd36 	bl	80051fc <malloc>
 8004790:	4602      	mov	r2, r0
 8004792:	6320      	str	r0, [r4, #48]	@ 0x30
 8004794:	b920      	cbnz	r0, 80047a0 <rand+0x20>
 8004796:	4b12      	ldr	r3, [pc, #72]	@ (80047e0 <rand+0x60>)
 8004798:	4812      	ldr	r0, [pc, #72]	@ (80047e4 <rand+0x64>)
 800479a:	2152      	movs	r1, #82	@ 0x52
 800479c:	f000 fcc6 	bl	800512c <__assert_func>
 80047a0:	4911      	ldr	r1, [pc, #68]	@ (80047e8 <rand+0x68>)
 80047a2:	4b12      	ldr	r3, [pc, #72]	@ (80047ec <rand+0x6c>)
 80047a4:	e9c0 1300 	strd	r1, r3, [r0]
 80047a8:	4b11      	ldr	r3, [pc, #68]	@ (80047f0 <rand+0x70>)
 80047aa:	6083      	str	r3, [r0, #8]
 80047ac:	230b      	movs	r3, #11
 80047ae:	8183      	strh	r3, [r0, #12]
 80047b0:	2100      	movs	r1, #0
 80047b2:	2001      	movs	r0, #1
 80047b4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80047b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80047ba:	480e      	ldr	r0, [pc, #56]	@ (80047f4 <rand+0x74>)
 80047bc:	690b      	ldr	r3, [r1, #16]
 80047be:	694c      	ldr	r4, [r1, #20]
 80047c0:	4a0d      	ldr	r2, [pc, #52]	@ (80047f8 <rand+0x78>)
 80047c2:	4358      	muls	r0, r3
 80047c4:	fb02 0004 	mla	r0, r2, r4, r0
 80047c8:	fba3 3202 	umull	r3, r2, r3, r2
 80047cc:	3301      	adds	r3, #1
 80047ce:	eb40 0002 	adc.w	r0, r0, r2
 80047d2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80047d6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80047da:	bd10      	pop	{r4, pc}
 80047dc:	20000040 	.word	0x20000040
 80047e0:	08005ecc 	.word	0x08005ecc
 80047e4:	08005ee3 	.word	0x08005ee3
 80047e8:	abcd330e 	.word	0xabcd330e
 80047ec:	e66d1234 	.word	0xe66d1234
 80047f0:	0005deec 	.word	0x0005deec
 80047f4:	5851f42d 	.word	0x5851f42d
 80047f8:	4c957f2d 	.word	0x4c957f2d

080047fc <_strtol_l.isra.0>:
 80047fc:	2b24      	cmp	r3, #36	@ 0x24
 80047fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004802:	4686      	mov	lr, r0
 8004804:	4690      	mov	r8, r2
 8004806:	d801      	bhi.n	800480c <_strtol_l.isra.0+0x10>
 8004808:	2b01      	cmp	r3, #1
 800480a:	d106      	bne.n	800481a <_strtol_l.isra.0+0x1e>
 800480c:	f000 fc60 	bl	80050d0 <__errno>
 8004810:	2316      	movs	r3, #22
 8004812:	6003      	str	r3, [r0, #0]
 8004814:	2000      	movs	r0, #0
 8004816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800481a:	4834      	ldr	r0, [pc, #208]	@ (80048ec <_strtol_l.isra.0+0xf0>)
 800481c:	460d      	mov	r5, r1
 800481e:	462a      	mov	r2, r5
 8004820:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004824:	5d06      	ldrb	r6, [r0, r4]
 8004826:	f016 0608 	ands.w	r6, r6, #8
 800482a:	d1f8      	bne.n	800481e <_strtol_l.isra.0+0x22>
 800482c:	2c2d      	cmp	r4, #45	@ 0x2d
 800482e:	d110      	bne.n	8004852 <_strtol_l.isra.0+0x56>
 8004830:	782c      	ldrb	r4, [r5, #0]
 8004832:	2601      	movs	r6, #1
 8004834:	1c95      	adds	r5, r2, #2
 8004836:	f033 0210 	bics.w	r2, r3, #16
 800483a:	d115      	bne.n	8004868 <_strtol_l.isra.0+0x6c>
 800483c:	2c30      	cmp	r4, #48	@ 0x30
 800483e:	d10d      	bne.n	800485c <_strtol_l.isra.0+0x60>
 8004840:	782a      	ldrb	r2, [r5, #0]
 8004842:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004846:	2a58      	cmp	r2, #88	@ 0x58
 8004848:	d108      	bne.n	800485c <_strtol_l.isra.0+0x60>
 800484a:	786c      	ldrb	r4, [r5, #1]
 800484c:	3502      	adds	r5, #2
 800484e:	2310      	movs	r3, #16
 8004850:	e00a      	b.n	8004868 <_strtol_l.isra.0+0x6c>
 8004852:	2c2b      	cmp	r4, #43	@ 0x2b
 8004854:	bf04      	itt	eq
 8004856:	782c      	ldrbeq	r4, [r5, #0]
 8004858:	1c95      	addeq	r5, r2, #2
 800485a:	e7ec      	b.n	8004836 <_strtol_l.isra.0+0x3a>
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1f6      	bne.n	800484e <_strtol_l.isra.0+0x52>
 8004860:	2c30      	cmp	r4, #48	@ 0x30
 8004862:	bf14      	ite	ne
 8004864:	230a      	movne	r3, #10
 8004866:	2308      	moveq	r3, #8
 8004868:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800486c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004870:	2200      	movs	r2, #0
 8004872:	fbbc f9f3 	udiv	r9, ip, r3
 8004876:	4610      	mov	r0, r2
 8004878:	fb03 ca19 	mls	sl, r3, r9, ip
 800487c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004880:	2f09      	cmp	r7, #9
 8004882:	d80f      	bhi.n	80048a4 <_strtol_l.isra.0+0xa8>
 8004884:	463c      	mov	r4, r7
 8004886:	42a3      	cmp	r3, r4
 8004888:	dd1b      	ble.n	80048c2 <_strtol_l.isra.0+0xc6>
 800488a:	1c57      	adds	r7, r2, #1
 800488c:	d007      	beq.n	800489e <_strtol_l.isra.0+0xa2>
 800488e:	4581      	cmp	r9, r0
 8004890:	d314      	bcc.n	80048bc <_strtol_l.isra.0+0xc0>
 8004892:	d101      	bne.n	8004898 <_strtol_l.isra.0+0x9c>
 8004894:	45a2      	cmp	sl, r4
 8004896:	db11      	blt.n	80048bc <_strtol_l.isra.0+0xc0>
 8004898:	fb00 4003 	mla	r0, r0, r3, r4
 800489c:	2201      	movs	r2, #1
 800489e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80048a2:	e7eb      	b.n	800487c <_strtol_l.isra.0+0x80>
 80048a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80048a8:	2f19      	cmp	r7, #25
 80048aa:	d801      	bhi.n	80048b0 <_strtol_l.isra.0+0xb4>
 80048ac:	3c37      	subs	r4, #55	@ 0x37
 80048ae:	e7ea      	b.n	8004886 <_strtol_l.isra.0+0x8a>
 80048b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80048b4:	2f19      	cmp	r7, #25
 80048b6:	d804      	bhi.n	80048c2 <_strtol_l.isra.0+0xc6>
 80048b8:	3c57      	subs	r4, #87	@ 0x57
 80048ba:	e7e4      	b.n	8004886 <_strtol_l.isra.0+0x8a>
 80048bc:	f04f 32ff 	mov.w	r2, #4294967295
 80048c0:	e7ed      	b.n	800489e <_strtol_l.isra.0+0xa2>
 80048c2:	1c53      	adds	r3, r2, #1
 80048c4:	d108      	bne.n	80048d8 <_strtol_l.isra.0+0xdc>
 80048c6:	2322      	movs	r3, #34	@ 0x22
 80048c8:	f8ce 3000 	str.w	r3, [lr]
 80048cc:	4660      	mov	r0, ip
 80048ce:	f1b8 0f00 	cmp.w	r8, #0
 80048d2:	d0a0      	beq.n	8004816 <_strtol_l.isra.0+0x1a>
 80048d4:	1e69      	subs	r1, r5, #1
 80048d6:	e006      	b.n	80048e6 <_strtol_l.isra.0+0xea>
 80048d8:	b106      	cbz	r6, 80048dc <_strtol_l.isra.0+0xe0>
 80048da:	4240      	negs	r0, r0
 80048dc:	f1b8 0f00 	cmp.w	r8, #0
 80048e0:	d099      	beq.n	8004816 <_strtol_l.isra.0+0x1a>
 80048e2:	2a00      	cmp	r2, #0
 80048e4:	d1f6      	bne.n	80048d4 <_strtol_l.isra.0+0xd8>
 80048e6:	f8c8 1000 	str.w	r1, [r8]
 80048ea:	e794      	b.n	8004816 <_strtol_l.isra.0+0x1a>
 80048ec:	08005fab 	.word	0x08005fab

080048f0 <strtol>:
 80048f0:	4613      	mov	r3, r2
 80048f2:	460a      	mov	r2, r1
 80048f4:	4601      	mov	r1, r0
 80048f6:	4802      	ldr	r0, [pc, #8]	@ (8004900 <strtol+0x10>)
 80048f8:	6800      	ldr	r0, [r0, #0]
 80048fa:	f7ff bf7f 	b.w	80047fc <_strtol_l.isra.0>
 80048fe:	bf00      	nop
 8004900:	20000040 	.word	0x20000040

08004904 <__sflush_r>:
 8004904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800490c:	0716      	lsls	r6, r2, #28
 800490e:	4605      	mov	r5, r0
 8004910:	460c      	mov	r4, r1
 8004912:	d454      	bmi.n	80049be <__sflush_r+0xba>
 8004914:	684b      	ldr	r3, [r1, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	dc02      	bgt.n	8004920 <__sflush_r+0x1c>
 800491a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800491c:	2b00      	cmp	r3, #0
 800491e:	dd48      	ble.n	80049b2 <__sflush_r+0xae>
 8004920:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004922:	2e00      	cmp	r6, #0
 8004924:	d045      	beq.n	80049b2 <__sflush_r+0xae>
 8004926:	2300      	movs	r3, #0
 8004928:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800492c:	682f      	ldr	r7, [r5, #0]
 800492e:	6a21      	ldr	r1, [r4, #32]
 8004930:	602b      	str	r3, [r5, #0]
 8004932:	d030      	beq.n	8004996 <__sflush_r+0x92>
 8004934:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004936:	89a3      	ldrh	r3, [r4, #12]
 8004938:	0759      	lsls	r1, r3, #29
 800493a:	d505      	bpl.n	8004948 <__sflush_r+0x44>
 800493c:	6863      	ldr	r3, [r4, #4]
 800493e:	1ad2      	subs	r2, r2, r3
 8004940:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004942:	b10b      	cbz	r3, 8004948 <__sflush_r+0x44>
 8004944:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004946:	1ad2      	subs	r2, r2, r3
 8004948:	2300      	movs	r3, #0
 800494a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800494c:	6a21      	ldr	r1, [r4, #32]
 800494e:	4628      	mov	r0, r5
 8004950:	47b0      	blx	r6
 8004952:	1c43      	adds	r3, r0, #1
 8004954:	89a3      	ldrh	r3, [r4, #12]
 8004956:	d106      	bne.n	8004966 <__sflush_r+0x62>
 8004958:	6829      	ldr	r1, [r5, #0]
 800495a:	291d      	cmp	r1, #29
 800495c:	d82b      	bhi.n	80049b6 <__sflush_r+0xb2>
 800495e:	4a2a      	ldr	r2, [pc, #168]	@ (8004a08 <__sflush_r+0x104>)
 8004960:	40ca      	lsrs	r2, r1
 8004962:	07d6      	lsls	r6, r2, #31
 8004964:	d527      	bpl.n	80049b6 <__sflush_r+0xb2>
 8004966:	2200      	movs	r2, #0
 8004968:	6062      	str	r2, [r4, #4]
 800496a:	04d9      	lsls	r1, r3, #19
 800496c:	6922      	ldr	r2, [r4, #16]
 800496e:	6022      	str	r2, [r4, #0]
 8004970:	d504      	bpl.n	800497c <__sflush_r+0x78>
 8004972:	1c42      	adds	r2, r0, #1
 8004974:	d101      	bne.n	800497a <__sflush_r+0x76>
 8004976:	682b      	ldr	r3, [r5, #0]
 8004978:	b903      	cbnz	r3, 800497c <__sflush_r+0x78>
 800497a:	6560      	str	r0, [r4, #84]	@ 0x54
 800497c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800497e:	602f      	str	r7, [r5, #0]
 8004980:	b1b9      	cbz	r1, 80049b2 <__sflush_r+0xae>
 8004982:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004986:	4299      	cmp	r1, r3
 8004988:	d002      	beq.n	8004990 <__sflush_r+0x8c>
 800498a:	4628      	mov	r0, r5
 800498c:	f000 fbec 	bl	8005168 <_free_r>
 8004990:	2300      	movs	r3, #0
 8004992:	6363      	str	r3, [r4, #52]	@ 0x34
 8004994:	e00d      	b.n	80049b2 <__sflush_r+0xae>
 8004996:	2301      	movs	r3, #1
 8004998:	4628      	mov	r0, r5
 800499a:	47b0      	blx	r6
 800499c:	4602      	mov	r2, r0
 800499e:	1c50      	adds	r0, r2, #1
 80049a0:	d1c9      	bne.n	8004936 <__sflush_r+0x32>
 80049a2:	682b      	ldr	r3, [r5, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d0c6      	beq.n	8004936 <__sflush_r+0x32>
 80049a8:	2b1d      	cmp	r3, #29
 80049aa:	d001      	beq.n	80049b0 <__sflush_r+0xac>
 80049ac:	2b16      	cmp	r3, #22
 80049ae:	d11e      	bne.n	80049ee <__sflush_r+0xea>
 80049b0:	602f      	str	r7, [r5, #0]
 80049b2:	2000      	movs	r0, #0
 80049b4:	e022      	b.n	80049fc <__sflush_r+0xf8>
 80049b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049ba:	b21b      	sxth	r3, r3
 80049bc:	e01b      	b.n	80049f6 <__sflush_r+0xf2>
 80049be:	690f      	ldr	r7, [r1, #16]
 80049c0:	2f00      	cmp	r7, #0
 80049c2:	d0f6      	beq.n	80049b2 <__sflush_r+0xae>
 80049c4:	0793      	lsls	r3, r2, #30
 80049c6:	680e      	ldr	r6, [r1, #0]
 80049c8:	bf08      	it	eq
 80049ca:	694b      	ldreq	r3, [r1, #20]
 80049cc:	600f      	str	r7, [r1, #0]
 80049ce:	bf18      	it	ne
 80049d0:	2300      	movne	r3, #0
 80049d2:	eba6 0807 	sub.w	r8, r6, r7
 80049d6:	608b      	str	r3, [r1, #8]
 80049d8:	f1b8 0f00 	cmp.w	r8, #0
 80049dc:	dde9      	ble.n	80049b2 <__sflush_r+0xae>
 80049de:	6a21      	ldr	r1, [r4, #32]
 80049e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80049e2:	4643      	mov	r3, r8
 80049e4:	463a      	mov	r2, r7
 80049e6:	4628      	mov	r0, r5
 80049e8:	47b0      	blx	r6
 80049ea:	2800      	cmp	r0, #0
 80049ec:	dc08      	bgt.n	8004a00 <__sflush_r+0xfc>
 80049ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049f6:	81a3      	strh	r3, [r4, #12]
 80049f8:	f04f 30ff 	mov.w	r0, #4294967295
 80049fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a00:	4407      	add	r7, r0
 8004a02:	eba8 0800 	sub.w	r8, r8, r0
 8004a06:	e7e7      	b.n	80049d8 <__sflush_r+0xd4>
 8004a08:	20400001 	.word	0x20400001

08004a0c <_fflush_r>:
 8004a0c:	b538      	push	{r3, r4, r5, lr}
 8004a0e:	690b      	ldr	r3, [r1, #16]
 8004a10:	4605      	mov	r5, r0
 8004a12:	460c      	mov	r4, r1
 8004a14:	b913      	cbnz	r3, 8004a1c <_fflush_r+0x10>
 8004a16:	2500      	movs	r5, #0
 8004a18:	4628      	mov	r0, r5
 8004a1a:	bd38      	pop	{r3, r4, r5, pc}
 8004a1c:	b118      	cbz	r0, 8004a26 <_fflush_r+0x1a>
 8004a1e:	6a03      	ldr	r3, [r0, #32]
 8004a20:	b90b      	cbnz	r3, 8004a26 <_fflush_r+0x1a>
 8004a22:	f000 f8bb 	bl	8004b9c <__sinit>
 8004a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0f3      	beq.n	8004a16 <_fflush_r+0xa>
 8004a2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a30:	07d0      	lsls	r0, r2, #31
 8004a32:	d404      	bmi.n	8004a3e <_fflush_r+0x32>
 8004a34:	0599      	lsls	r1, r3, #22
 8004a36:	d402      	bmi.n	8004a3e <_fflush_r+0x32>
 8004a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a3a:	f000 fb74 	bl	8005126 <__retarget_lock_acquire_recursive>
 8004a3e:	4628      	mov	r0, r5
 8004a40:	4621      	mov	r1, r4
 8004a42:	f7ff ff5f 	bl	8004904 <__sflush_r>
 8004a46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a48:	07da      	lsls	r2, r3, #31
 8004a4a:	4605      	mov	r5, r0
 8004a4c:	d4e4      	bmi.n	8004a18 <_fflush_r+0xc>
 8004a4e:	89a3      	ldrh	r3, [r4, #12]
 8004a50:	059b      	lsls	r3, r3, #22
 8004a52:	d4e1      	bmi.n	8004a18 <_fflush_r+0xc>
 8004a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a56:	f000 fb67 	bl	8005128 <__retarget_lock_release_recursive>
 8004a5a:	e7dd      	b.n	8004a18 <_fflush_r+0xc>

08004a5c <fflush>:
 8004a5c:	4601      	mov	r1, r0
 8004a5e:	b920      	cbnz	r0, 8004a6a <fflush+0xe>
 8004a60:	4a04      	ldr	r2, [pc, #16]	@ (8004a74 <fflush+0x18>)
 8004a62:	4905      	ldr	r1, [pc, #20]	@ (8004a78 <fflush+0x1c>)
 8004a64:	4805      	ldr	r0, [pc, #20]	@ (8004a7c <fflush+0x20>)
 8004a66:	f000 b8b1 	b.w	8004bcc <_fwalk_sglue>
 8004a6a:	4b05      	ldr	r3, [pc, #20]	@ (8004a80 <fflush+0x24>)
 8004a6c:	6818      	ldr	r0, [r3, #0]
 8004a6e:	f7ff bfcd 	b.w	8004a0c <_fflush_r>
 8004a72:	bf00      	nop
 8004a74:	20000034 	.word	0x20000034
 8004a78:	08004a0d 	.word	0x08004a0d
 8004a7c:	20000044 	.word	0x20000044
 8004a80:	20000040 	.word	0x20000040

08004a84 <std>:
 8004a84:	2300      	movs	r3, #0
 8004a86:	b510      	push	{r4, lr}
 8004a88:	4604      	mov	r4, r0
 8004a8a:	e9c0 3300 	strd	r3, r3, [r0]
 8004a8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a92:	6083      	str	r3, [r0, #8]
 8004a94:	8181      	strh	r1, [r0, #12]
 8004a96:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a98:	81c2      	strh	r2, [r0, #14]
 8004a9a:	6183      	str	r3, [r0, #24]
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	2208      	movs	r2, #8
 8004aa0:	305c      	adds	r0, #92	@ 0x5c
 8004aa2:	f000 fab5 	bl	8005010 <memset>
 8004aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004adc <std+0x58>)
 8004aa8:	6263      	str	r3, [r4, #36]	@ 0x24
 8004aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae0 <std+0x5c>)
 8004aac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004aae:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae4 <std+0x60>)
 8004ab0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae8 <std+0x64>)
 8004ab4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8004aec <std+0x68>)
 8004ab8:	6224      	str	r4, [r4, #32]
 8004aba:	429c      	cmp	r4, r3
 8004abc:	d006      	beq.n	8004acc <std+0x48>
 8004abe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ac2:	4294      	cmp	r4, r2
 8004ac4:	d002      	beq.n	8004acc <std+0x48>
 8004ac6:	33d0      	adds	r3, #208	@ 0xd0
 8004ac8:	429c      	cmp	r4, r3
 8004aca:	d105      	bne.n	8004ad8 <std+0x54>
 8004acc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ad4:	f000 bb26 	b.w	8005124 <__retarget_lock_init_recursive>
 8004ad8:	bd10      	pop	{r4, pc}
 8004ada:	bf00      	nop
 8004adc:	08004e61 	.word	0x08004e61
 8004ae0:	08004e83 	.word	0x08004e83
 8004ae4:	08004ebb 	.word	0x08004ebb
 8004ae8:	08004edf 	.word	0x08004edf
 8004aec:	20000248 	.word	0x20000248

08004af0 <stdio_exit_handler>:
 8004af0:	4a02      	ldr	r2, [pc, #8]	@ (8004afc <stdio_exit_handler+0xc>)
 8004af2:	4903      	ldr	r1, [pc, #12]	@ (8004b00 <stdio_exit_handler+0x10>)
 8004af4:	4803      	ldr	r0, [pc, #12]	@ (8004b04 <stdio_exit_handler+0x14>)
 8004af6:	f000 b869 	b.w	8004bcc <_fwalk_sglue>
 8004afa:	bf00      	nop
 8004afc:	20000034 	.word	0x20000034
 8004b00:	08004a0d 	.word	0x08004a0d
 8004b04:	20000044 	.word	0x20000044

08004b08 <cleanup_stdio>:
 8004b08:	6841      	ldr	r1, [r0, #4]
 8004b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b3c <cleanup_stdio+0x34>)
 8004b0c:	4299      	cmp	r1, r3
 8004b0e:	b510      	push	{r4, lr}
 8004b10:	4604      	mov	r4, r0
 8004b12:	d001      	beq.n	8004b18 <cleanup_stdio+0x10>
 8004b14:	f7ff ff7a 	bl	8004a0c <_fflush_r>
 8004b18:	68a1      	ldr	r1, [r4, #8]
 8004b1a:	4b09      	ldr	r3, [pc, #36]	@ (8004b40 <cleanup_stdio+0x38>)
 8004b1c:	4299      	cmp	r1, r3
 8004b1e:	d002      	beq.n	8004b26 <cleanup_stdio+0x1e>
 8004b20:	4620      	mov	r0, r4
 8004b22:	f7ff ff73 	bl	8004a0c <_fflush_r>
 8004b26:	68e1      	ldr	r1, [r4, #12]
 8004b28:	4b06      	ldr	r3, [pc, #24]	@ (8004b44 <cleanup_stdio+0x3c>)
 8004b2a:	4299      	cmp	r1, r3
 8004b2c:	d004      	beq.n	8004b38 <cleanup_stdio+0x30>
 8004b2e:	4620      	mov	r0, r4
 8004b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b34:	f7ff bf6a 	b.w	8004a0c <_fflush_r>
 8004b38:	bd10      	pop	{r4, pc}
 8004b3a:	bf00      	nop
 8004b3c:	20000248 	.word	0x20000248
 8004b40:	200002b0 	.word	0x200002b0
 8004b44:	20000318 	.word	0x20000318

08004b48 <global_stdio_init.part.0>:
 8004b48:	b510      	push	{r4, lr}
 8004b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b78 <global_stdio_init.part.0+0x30>)
 8004b4c:	4c0b      	ldr	r4, [pc, #44]	@ (8004b7c <global_stdio_init.part.0+0x34>)
 8004b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8004b80 <global_stdio_init.part.0+0x38>)
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	4620      	mov	r0, r4
 8004b54:	2200      	movs	r2, #0
 8004b56:	2104      	movs	r1, #4
 8004b58:	f7ff ff94 	bl	8004a84 <std>
 8004b5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b60:	2201      	movs	r2, #1
 8004b62:	2109      	movs	r1, #9
 8004b64:	f7ff ff8e 	bl	8004a84 <std>
 8004b68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b72:	2112      	movs	r1, #18
 8004b74:	f7ff bf86 	b.w	8004a84 <std>
 8004b78:	20000380 	.word	0x20000380
 8004b7c:	20000248 	.word	0x20000248
 8004b80:	08004af1 	.word	0x08004af1

08004b84 <__sfp_lock_acquire>:
 8004b84:	4801      	ldr	r0, [pc, #4]	@ (8004b8c <__sfp_lock_acquire+0x8>)
 8004b86:	f000 bace 	b.w	8005126 <__retarget_lock_acquire_recursive>
 8004b8a:	bf00      	nop
 8004b8c:	20000389 	.word	0x20000389

08004b90 <__sfp_lock_release>:
 8004b90:	4801      	ldr	r0, [pc, #4]	@ (8004b98 <__sfp_lock_release+0x8>)
 8004b92:	f000 bac9 	b.w	8005128 <__retarget_lock_release_recursive>
 8004b96:	bf00      	nop
 8004b98:	20000389 	.word	0x20000389

08004b9c <__sinit>:
 8004b9c:	b510      	push	{r4, lr}
 8004b9e:	4604      	mov	r4, r0
 8004ba0:	f7ff fff0 	bl	8004b84 <__sfp_lock_acquire>
 8004ba4:	6a23      	ldr	r3, [r4, #32]
 8004ba6:	b11b      	cbz	r3, 8004bb0 <__sinit+0x14>
 8004ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bac:	f7ff bff0 	b.w	8004b90 <__sfp_lock_release>
 8004bb0:	4b04      	ldr	r3, [pc, #16]	@ (8004bc4 <__sinit+0x28>)
 8004bb2:	6223      	str	r3, [r4, #32]
 8004bb4:	4b04      	ldr	r3, [pc, #16]	@ (8004bc8 <__sinit+0x2c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1f5      	bne.n	8004ba8 <__sinit+0xc>
 8004bbc:	f7ff ffc4 	bl	8004b48 <global_stdio_init.part.0>
 8004bc0:	e7f2      	b.n	8004ba8 <__sinit+0xc>
 8004bc2:	bf00      	nop
 8004bc4:	08004b09 	.word	0x08004b09
 8004bc8:	20000380 	.word	0x20000380

08004bcc <_fwalk_sglue>:
 8004bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bd0:	4607      	mov	r7, r0
 8004bd2:	4688      	mov	r8, r1
 8004bd4:	4614      	mov	r4, r2
 8004bd6:	2600      	movs	r6, #0
 8004bd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bdc:	f1b9 0901 	subs.w	r9, r9, #1
 8004be0:	d505      	bpl.n	8004bee <_fwalk_sglue+0x22>
 8004be2:	6824      	ldr	r4, [r4, #0]
 8004be4:	2c00      	cmp	r4, #0
 8004be6:	d1f7      	bne.n	8004bd8 <_fwalk_sglue+0xc>
 8004be8:	4630      	mov	r0, r6
 8004bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bee:	89ab      	ldrh	r3, [r5, #12]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d907      	bls.n	8004c04 <_fwalk_sglue+0x38>
 8004bf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	d003      	beq.n	8004c04 <_fwalk_sglue+0x38>
 8004bfc:	4629      	mov	r1, r5
 8004bfe:	4638      	mov	r0, r7
 8004c00:	47c0      	blx	r8
 8004c02:	4306      	orrs	r6, r0
 8004c04:	3568      	adds	r5, #104	@ 0x68
 8004c06:	e7e9      	b.n	8004bdc <_fwalk_sglue+0x10>

08004c08 <iprintf>:
 8004c08:	b40f      	push	{r0, r1, r2, r3}
 8004c0a:	b507      	push	{r0, r1, r2, lr}
 8004c0c:	4906      	ldr	r1, [pc, #24]	@ (8004c28 <iprintf+0x20>)
 8004c0e:	ab04      	add	r3, sp, #16
 8004c10:	6808      	ldr	r0, [r1, #0]
 8004c12:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c16:	6881      	ldr	r1, [r0, #8]
 8004c18:	9301      	str	r3, [sp, #4]
 8004c1a:	f000 fbcf 	bl	80053bc <_vfiprintf_r>
 8004c1e:	b003      	add	sp, #12
 8004c20:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c24:	b004      	add	sp, #16
 8004c26:	4770      	bx	lr
 8004c28:	20000040 	.word	0x20000040

08004c2c <putchar>:
 8004c2c:	4b02      	ldr	r3, [pc, #8]	@ (8004c38 <putchar+0xc>)
 8004c2e:	4601      	mov	r1, r0
 8004c30:	6818      	ldr	r0, [r3, #0]
 8004c32:	6882      	ldr	r2, [r0, #8]
 8004c34:	f000 beda 	b.w	80059ec <_putc_r>
 8004c38:	20000040 	.word	0x20000040

08004c3c <_puts_r>:
 8004c3c:	6a03      	ldr	r3, [r0, #32]
 8004c3e:	b570      	push	{r4, r5, r6, lr}
 8004c40:	6884      	ldr	r4, [r0, #8]
 8004c42:	4605      	mov	r5, r0
 8004c44:	460e      	mov	r6, r1
 8004c46:	b90b      	cbnz	r3, 8004c4c <_puts_r+0x10>
 8004c48:	f7ff ffa8 	bl	8004b9c <__sinit>
 8004c4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c4e:	07db      	lsls	r3, r3, #31
 8004c50:	d405      	bmi.n	8004c5e <_puts_r+0x22>
 8004c52:	89a3      	ldrh	r3, [r4, #12]
 8004c54:	0598      	lsls	r0, r3, #22
 8004c56:	d402      	bmi.n	8004c5e <_puts_r+0x22>
 8004c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c5a:	f000 fa64 	bl	8005126 <__retarget_lock_acquire_recursive>
 8004c5e:	89a3      	ldrh	r3, [r4, #12]
 8004c60:	0719      	lsls	r1, r3, #28
 8004c62:	d502      	bpl.n	8004c6a <_puts_r+0x2e>
 8004c64:	6923      	ldr	r3, [r4, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d135      	bne.n	8004cd6 <_puts_r+0x9a>
 8004c6a:	4621      	mov	r1, r4
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	f000 f979 	bl	8004f64 <__swsetup_r>
 8004c72:	b380      	cbz	r0, 8004cd6 <_puts_r+0x9a>
 8004c74:	f04f 35ff 	mov.w	r5, #4294967295
 8004c78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c7a:	07da      	lsls	r2, r3, #31
 8004c7c:	d405      	bmi.n	8004c8a <_puts_r+0x4e>
 8004c7e:	89a3      	ldrh	r3, [r4, #12]
 8004c80:	059b      	lsls	r3, r3, #22
 8004c82:	d402      	bmi.n	8004c8a <_puts_r+0x4e>
 8004c84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c86:	f000 fa4f 	bl	8005128 <__retarget_lock_release_recursive>
 8004c8a:	4628      	mov	r0, r5
 8004c8c:	bd70      	pop	{r4, r5, r6, pc}
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	da04      	bge.n	8004c9c <_puts_r+0x60>
 8004c92:	69a2      	ldr	r2, [r4, #24]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	dc17      	bgt.n	8004cc8 <_puts_r+0x8c>
 8004c98:	290a      	cmp	r1, #10
 8004c9a:	d015      	beq.n	8004cc8 <_puts_r+0x8c>
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	1c5a      	adds	r2, r3, #1
 8004ca0:	6022      	str	r2, [r4, #0]
 8004ca2:	7019      	strb	r1, [r3, #0]
 8004ca4:	68a3      	ldr	r3, [r4, #8]
 8004ca6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004caa:	3b01      	subs	r3, #1
 8004cac:	60a3      	str	r3, [r4, #8]
 8004cae:	2900      	cmp	r1, #0
 8004cb0:	d1ed      	bne.n	8004c8e <_puts_r+0x52>
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	da11      	bge.n	8004cda <_puts_r+0x9e>
 8004cb6:	4622      	mov	r2, r4
 8004cb8:	210a      	movs	r1, #10
 8004cba:	4628      	mov	r0, r5
 8004cbc:	f000 f913 	bl	8004ee6 <__swbuf_r>
 8004cc0:	3001      	adds	r0, #1
 8004cc2:	d0d7      	beq.n	8004c74 <_puts_r+0x38>
 8004cc4:	250a      	movs	r5, #10
 8004cc6:	e7d7      	b.n	8004c78 <_puts_r+0x3c>
 8004cc8:	4622      	mov	r2, r4
 8004cca:	4628      	mov	r0, r5
 8004ccc:	f000 f90b 	bl	8004ee6 <__swbuf_r>
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	d1e7      	bne.n	8004ca4 <_puts_r+0x68>
 8004cd4:	e7ce      	b.n	8004c74 <_puts_r+0x38>
 8004cd6:	3e01      	subs	r6, #1
 8004cd8:	e7e4      	b.n	8004ca4 <_puts_r+0x68>
 8004cda:	6823      	ldr	r3, [r4, #0]
 8004cdc:	1c5a      	adds	r2, r3, #1
 8004cde:	6022      	str	r2, [r4, #0]
 8004ce0:	220a      	movs	r2, #10
 8004ce2:	701a      	strb	r2, [r3, #0]
 8004ce4:	e7ee      	b.n	8004cc4 <_puts_r+0x88>
	...

08004ce8 <puts>:
 8004ce8:	4b02      	ldr	r3, [pc, #8]	@ (8004cf4 <puts+0xc>)
 8004cea:	4601      	mov	r1, r0
 8004cec:	6818      	ldr	r0, [r3, #0]
 8004cee:	f7ff bfa5 	b.w	8004c3c <_puts_r>
 8004cf2:	bf00      	nop
 8004cf4:	20000040 	.word	0x20000040

08004cf8 <setvbuf>:
 8004cf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004cfc:	461d      	mov	r5, r3
 8004cfe:	4b57      	ldr	r3, [pc, #348]	@ (8004e5c <setvbuf+0x164>)
 8004d00:	681f      	ldr	r7, [r3, #0]
 8004d02:	4604      	mov	r4, r0
 8004d04:	460e      	mov	r6, r1
 8004d06:	4690      	mov	r8, r2
 8004d08:	b127      	cbz	r7, 8004d14 <setvbuf+0x1c>
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	b913      	cbnz	r3, 8004d14 <setvbuf+0x1c>
 8004d0e:	4638      	mov	r0, r7
 8004d10:	f7ff ff44 	bl	8004b9c <__sinit>
 8004d14:	f1b8 0f02 	cmp.w	r8, #2
 8004d18:	d006      	beq.n	8004d28 <setvbuf+0x30>
 8004d1a:	f1b8 0f01 	cmp.w	r8, #1
 8004d1e:	f200 809a 	bhi.w	8004e56 <setvbuf+0x15e>
 8004d22:	2d00      	cmp	r5, #0
 8004d24:	f2c0 8097 	blt.w	8004e56 <setvbuf+0x15e>
 8004d28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d2a:	07d9      	lsls	r1, r3, #31
 8004d2c:	d405      	bmi.n	8004d3a <setvbuf+0x42>
 8004d2e:	89a3      	ldrh	r3, [r4, #12]
 8004d30:	059a      	lsls	r2, r3, #22
 8004d32:	d402      	bmi.n	8004d3a <setvbuf+0x42>
 8004d34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d36:	f000 f9f6 	bl	8005126 <__retarget_lock_acquire_recursive>
 8004d3a:	4621      	mov	r1, r4
 8004d3c:	4638      	mov	r0, r7
 8004d3e:	f7ff fe65 	bl	8004a0c <_fflush_r>
 8004d42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d44:	b141      	cbz	r1, 8004d58 <setvbuf+0x60>
 8004d46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d4a:	4299      	cmp	r1, r3
 8004d4c:	d002      	beq.n	8004d54 <setvbuf+0x5c>
 8004d4e:	4638      	mov	r0, r7
 8004d50:	f000 fa0a 	bl	8005168 <_free_r>
 8004d54:	2300      	movs	r3, #0
 8004d56:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d58:	2300      	movs	r3, #0
 8004d5a:	61a3      	str	r3, [r4, #24]
 8004d5c:	6063      	str	r3, [r4, #4]
 8004d5e:	89a3      	ldrh	r3, [r4, #12]
 8004d60:	061b      	lsls	r3, r3, #24
 8004d62:	d503      	bpl.n	8004d6c <setvbuf+0x74>
 8004d64:	6921      	ldr	r1, [r4, #16]
 8004d66:	4638      	mov	r0, r7
 8004d68:	f000 f9fe 	bl	8005168 <_free_r>
 8004d6c:	89a3      	ldrh	r3, [r4, #12]
 8004d6e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004d72:	f023 0303 	bic.w	r3, r3, #3
 8004d76:	f1b8 0f02 	cmp.w	r8, #2
 8004d7a:	81a3      	strh	r3, [r4, #12]
 8004d7c:	d061      	beq.n	8004e42 <setvbuf+0x14a>
 8004d7e:	ab01      	add	r3, sp, #4
 8004d80:	466a      	mov	r2, sp
 8004d82:	4621      	mov	r1, r4
 8004d84:	4638      	mov	r0, r7
 8004d86:	f000 fdcf 	bl	8005928 <__swhatbuf_r>
 8004d8a:	89a3      	ldrh	r3, [r4, #12]
 8004d8c:	4318      	orrs	r0, r3
 8004d8e:	81a0      	strh	r0, [r4, #12]
 8004d90:	bb2d      	cbnz	r5, 8004dde <setvbuf+0xe6>
 8004d92:	9d00      	ldr	r5, [sp, #0]
 8004d94:	4628      	mov	r0, r5
 8004d96:	f000 fa31 	bl	80051fc <malloc>
 8004d9a:	4606      	mov	r6, r0
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	d152      	bne.n	8004e46 <setvbuf+0x14e>
 8004da0:	f8dd 9000 	ldr.w	r9, [sp]
 8004da4:	45a9      	cmp	r9, r5
 8004da6:	d140      	bne.n	8004e2a <setvbuf+0x132>
 8004da8:	f04f 35ff 	mov.w	r5, #4294967295
 8004dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004db0:	f043 0202 	orr.w	r2, r3, #2
 8004db4:	81a2      	strh	r2, [r4, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	60a2      	str	r2, [r4, #8]
 8004dba:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8004dbe:	6022      	str	r2, [r4, #0]
 8004dc0:	6122      	str	r2, [r4, #16]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	6162      	str	r2, [r4, #20]
 8004dc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dc8:	07d6      	lsls	r6, r2, #31
 8004dca:	d404      	bmi.n	8004dd6 <setvbuf+0xde>
 8004dcc:	0598      	lsls	r0, r3, #22
 8004dce:	d402      	bmi.n	8004dd6 <setvbuf+0xde>
 8004dd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dd2:	f000 f9a9 	bl	8005128 <__retarget_lock_release_recursive>
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	b003      	add	sp, #12
 8004dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dde:	2e00      	cmp	r6, #0
 8004de0:	d0d8      	beq.n	8004d94 <setvbuf+0x9c>
 8004de2:	6a3b      	ldr	r3, [r7, #32]
 8004de4:	b913      	cbnz	r3, 8004dec <setvbuf+0xf4>
 8004de6:	4638      	mov	r0, r7
 8004de8:	f7ff fed8 	bl	8004b9c <__sinit>
 8004dec:	f1b8 0f01 	cmp.w	r8, #1
 8004df0:	bf08      	it	eq
 8004df2:	89a3      	ldrheq	r3, [r4, #12]
 8004df4:	6026      	str	r6, [r4, #0]
 8004df6:	bf04      	itt	eq
 8004df8:	f043 0301 	orreq.w	r3, r3, #1
 8004dfc:	81a3      	strheq	r3, [r4, #12]
 8004dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e02:	f013 0208 	ands.w	r2, r3, #8
 8004e06:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004e0a:	d01e      	beq.n	8004e4a <setvbuf+0x152>
 8004e0c:	07d9      	lsls	r1, r3, #31
 8004e0e:	bf41      	itttt	mi
 8004e10:	2200      	movmi	r2, #0
 8004e12:	426d      	negmi	r5, r5
 8004e14:	60a2      	strmi	r2, [r4, #8]
 8004e16:	61a5      	strmi	r5, [r4, #24]
 8004e18:	bf58      	it	pl
 8004e1a:	60a5      	strpl	r5, [r4, #8]
 8004e1c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004e1e:	07d2      	lsls	r2, r2, #31
 8004e20:	d401      	bmi.n	8004e26 <setvbuf+0x12e>
 8004e22:	059b      	lsls	r3, r3, #22
 8004e24:	d513      	bpl.n	8004e4e <setvbuf+0x156>
 8004e26:	2500      	movs	r5, #0
 8004e28:	e7d5      	b.n	8004dd6 <setvbuf+0xde>
 8004e2a:	4648      	mov	r0, r9
 8004e2c:	f000 f9e6 	bl	80051fc <malloc>
 8004e30:	4606      	mov	r6, r0
 8004e32:	2800      	cmp	r0, #0
 8004e34:	d0b8      	beq.n	8004da8 <setvbuf+0xb0>
 8004e36:	89a3      	ldrh	r3, [r4, #12]
 8004e38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e3c:	81a3      	strh	r3, [r4, #12]
 8004e3e:	464d      	mov	r5, r9
 8004e40:	e7cf      	b.n	8004de2 <setvbuf+0xea>
 8004e42:	2500      	movs	r5, #0
 8004e44:	e7b2      	b.n	8004dac <setvbuf+0xb4>
 8004e46:	46a9      	mov	r9, r5
 8004e48:	e7f5      	b.n	8004e36 <setvbuf+0x13e>
 8004e4a:	60a2      	str	r2, [r4, #8]
 8004e4c:	e7e6      	b.n	8004e1c <setvbuf+0x124>
 8004e4e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e50:	f000 f96a 	bl	8005128 <__retarget_lock_release_recursive>
 8004e54:	e7e7      	b.n	8004e26 <setvbuf+0x12e>
 8004e56:	f04f 35ff 	mov.w	r5, #4294967295
 8004e5a:	e7bc      	b.n	8004dd6 <setvbuf+0xde>
 8004e5c:	20000040 	.word	0x20000040

08004e60 <__sread>:
 8004e60:	b510      	push	{r4, lr}
 8004e62:	460c      	mov	r4, r1
 8004e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e68:	f000 f90e 	bl	8005088 <_read_r>
 8004e6c:	2800      	cmp	r0, #0
 8004e6e:	bfab      	itete	ge
 8004e70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004e72:	89a3      	ldrhlt	r3, [r4, #12]
 8004e74:	181b      	addge	r3, r3, r0
 8004e76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e7a:	bfac      	ite	ge
 8004e7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e7e:	81a3      	strhlt	r3, [r4, #12]
 8004e80:	bd10      	pop	{r4, pc}

08004e82 <__swrite>:
 8004e82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e86:	461f      	mov	r7, r3
 8004e88:	898b      	ldrh	r3, [r1, #12]
 8004e8a:	05db      	lsls	r3, r3, #23
 8004e8c:	4605      	mov	r5, r0
 8004e8e:	460c      	mov	r4, r1
 8004e90:	4616      	mov	r6, r2
 8004e92:	d505      	bpl.n	8004ea0 <__swrite+0x1e>
 8004e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e98:	2302      	movs	r3, #2
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f000 f8e2 	bl	8005064 <_lseek_r>
 8004ea0:	89a3      	ldrh	r3, [r4, #12]
 8004ea2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ea6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004eaa:	81a3      	strh	r3, [r4, #12]
 8004eac:	4632      	mov	r2, r6
 8004eae:	463b      	mov	r3, r7
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004eb6:	f000 b8f9 	b.w	80050ac <_write_r>

08004eba <__sseek>:
 8004eba:	b510      	push	{r4, lr}
 8004ebc:	460c      	mov	r4, r1
 8004ebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ec2:	f000 f8cf 	bl	8005064 <_lseek_r>
 8004ec6:	1c43      	adds	r3, r0, #1
 8004ec8:	89a3      	ldrh	r3, [r4, #12]
 8004eca:	bf15      	itete	ne
 8004ecc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004ece:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004ed2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004ed6:	81a3      	strheq	r3, [r4, #12]
 8004ed8:	bf18      	it	ne
 8004eda:	81a3      	strhne	r3, [r4, #12]
 8004edc:	bd10      	pop	{r4, pc}

08004ede <__sclose>:
 8004ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ee2:	f000 b8af 	b.w	8005044 <_close_r>

08004ee6 <__swbuf_r>:
 8004ee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee8:	460e      	mov	r6, r1
 8004eea:	4614      	mov	r4, r2
 8004eec:	4605      	mov	r5, r0
 8004eee:	b118      	cbz	r0, 8004ef8 <__swbuf_r+0x12>
 8004ef0:	6a03      	ldr	r3, [r0, #32]
 8004ef2:	b90b      	cbnz	r3, 8004ef8 <__swbuf_r+0x12>
 8004ef4:	f7ff fe52 	bl	8004b9c <__sinit>
 8004ef8:	69a3      	ldr	r3, [r4, #24]
 8004efa:	60a3      	str	r3, [r4, #8]
 8004efc:	89a3      	ldrh	r3, [r4, #12]
 8004efe:	071a      	lsls	r2, r3, #28
 8004f00:	d501      	bpl.n	8004f06 <__swbuf_r+0x20>
 8004f02:	6923      	ldr	r3, [r4, #16]
 8004f04:	b943      	cbnz	r3, 8004f18 <__swbuf_r+0x32>
 8004f06:	4621      	mov	r1, r4
 8004f08:	4628      	mov	r0, r5
 8004f0a:	f000 f82b 	bl	8004f64 <__swsetup_r>
 8004f0e:	b118      	cbz	r0, 8004f18 <__swbuf_r+0x32>
 8004f10:	f04f 37ff 	mov.w	r7, #4294967295
 8004f14:	4638      	mov	r0, r7
 8004f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	6922      	ldr	r2, [r4, #16]
 8004f1c:	1a98      	subs	r0, r3, r2
 8004f1e:	6963      	ldr	r3, [r4, #20]
 8004f20:	b2f6      	uxtb	r6, r6
 8004f22:	4283      	cmp	r3, r0
 8004f24:	4637      	mov	r7, r6
 8004f26:	dc05      	bgt.n	8004f34 <__swbuf_r+0x4e>
 8004f28:	4621      	mov	r1, r4
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	f7ff fd6e 	bl	8004a0c <_fflush_r>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d1ed      	bne.n	8004f10 <__swbuf_r+0x2a>
 8004f34:	68a3      	ldr	r3, [r4, #8]
 8004f36:	3b01      	subs	r3, #1
 8004f38:	60a3      	str	r3, [r4, #8]
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	1c5a      	adds	r2, r3, #1
 8004f3e:	6022      	str	r2, [r4, #0]
 8004f40:	701e      	strb	r6, [r3, #0]
 8004f42:	6962      	ldr	r2, [r4, #20]
 8004f44:	1c43      	adds	r3, r0, #1
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d004      	beq.n	8004f54 <__swbuf_r+0x6e>
 8004f4a:	89a3      	ldrh	r3, [r4, #12]
 8004f4c:	07db      	lsls	r3, r3, #31
 8004f4e:	d5e1      	bpl.n	8004f14 <__swbuf_r+0x2e>
 8004f50:	2e0a      	cmp	r6, #10
 8004f52:	d1df      	bne.n	8004f14 <__swbuf_r+0x2e>
 8004f54:	4621      	mov	r1, r4
 8004f56:	4628      	mov	r0, r5
 8004f58:	f7ff fd58 	bl	8004a0c <_fflush_r>
 8004f5c:	2800      	cmp	r0, #0
 8004f5e:	d0d9      	beq.n	8004f14 <__swbuf_r+0x2e>
 8004f60:	e7d6      	b.n	8004f10 <__swbuf_r+0x2a>
	...

08004f64 <__swsetup_r>:
 8004f64:	b538      	push	{r3, r4, r5, lr}
 8004f66:	4b29      	ldr	r3, [pc, #164]	@ (800500c <__swsetup_r+0xa8>)
 8004f68:	4605      	mov	r5, r0
 8004f6a:	6818      	ldr	r0, [r3, #0]
 8004f6c:	460c      	mov	r4, r1
 8004f6e:	b118      	cbz	r0, 8004f78 <__swsetup_r+0x14>
 8004f70:	6a03      	ldr	r3, [r0, #32]
 8004f72:	b90b      	cbnz	r3, 8004f78 <__swsetup_r+0x14>
 8004f74:	f7ff fe12 	bl	8004b9c <__sinit>
 8004f78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f7c:	0719      	lsls	r1, r3, #28
 8004f7e:	d422      	bmi.n	8004fc6 <__swsetup_r+0x62>
 8004f80:	06da      	lsls	r2, r3, #27
 8004f82:	d407      	bmi.n	8004f94 <__swsetup_r+0x30>
 8004f84:	2209      	movs	r2, #9
 8004f86:	602a      	str	r2, [r5, #0]
 8004f88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f8c:	81a3      	strh	r3, [r4, #12]
 8004f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f92:	e033      	b.n	8004ffc <__swsetup_r+0x98>
 8004f94:	0758      	lsls	r0, r3, #29
 8004f96:	d512      	bpl.n	8004fbe <__swsetup_r+0x5a>
 8004f98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f9a:	b141      	cbz	r1, 8004fae <__swsetup_r+0x4a>
 8004f9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004fa0:	4299      	cmp	r1, r3
 8004fa2:	d002      	beq.n	8004faa <__swsetup_r+0x46>
 8004fa4:	4628      	mov	r0, r5
 8004fa6:	f000 f8df 	bl	8005168 <_free_r>
 8004faa:	2300      	movs	r3, #0
 8004fac:	6363      	str	r3, [r4, #52]	@ 0x34
 8004fae:	89a3      	ldrh	r3, [r4, #12]
 8004fb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004fb4:	81a3      	strh	r3, [r4, #12]
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	6063      	str	r3, [r4, #4]
 8004fba:	6923      	ldr	r3, [r4, #16]
 8004fbc:	6023      	str	r3, [r4, #0]
 8004fbe:	89a3      	ldrh	r3, [r4, #12]
 8004fc0:	f043 0308 	orr.w	r3, r3, #8
 8004fc4:	81a3      	strh	r3, [r4, #12]
 8004fc6:	6923      	ldr	r3, [r4, #16]
 8004fc8:	b94b      	cbnz	r3, 8004fde <__swsetup_r+0x7a>
 8004fca:	89a3      	ldrh	r3, [r4, #12]
 8004fcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004fd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fd4:	d003      	beq.n	8004fde <__swsetup_r+0x7a>
 8004fd6:	4621      	mov	r1, r4
 8004fd8:	4628      	mov	r0, r5
 8004fda:	f000 fccb 	bl	8005974 <__smakebuf_r>
 8004fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fe2:	f013 0201 	ands.w	r2, r3, #1
 8004fe6:	d00a      	beq.n	8004ffe <__swsetup_r+0x9a>
 8004fe8:	2200      	movs	r2, #0
 8004fea:	60a2      	str	r2, [r4, #8]
 8004fec:	6962      	ldr	r2, [r4, #20]
 8004fee:	4252      	negs	r2, r2
 8004ff0:	61a2      	str	r2, [r4, #24]
 8004ff2:	6922      	ldr	r2, [r4, #16]
 8004ff4:	b942      	cbnz	r2, 8005008 <__swsetup_r+0xa4>
 8004ff6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004ffa:	d1c5      	bne.n	8004f88 <__swsetup_r+0x24>
 8004ffc:	bd38      	pop	{r3, r4, r5, pc}
 8004ffe:	0799      	lsls	r1, r3, #30
 8005000:	bf58      	it	pl
 8005002:	6962      	ldrpl	r2, [r4, #20]
 8005004:	60a2      	str	r2, [r4, #8]
 8005006:	e7f4      	b.n	8004ff2 <__swsetup_r+0x8e>
 8005008:	2000      	movs	r0, #0
 800500a:	e7f7      	b.n	8004ffc <__swsetup_r+0x98>
 800500c:	20000040 	.word	0x20000040

08005010 <memset>:
 8005010:	4402      	add	r2, r0
 8005012:	4603      	mov	r3, r0
 8005014:	4293      	cmp	r3, r2
 8005016:	d100      	bne.n	800501a <memset+0xa>
 8005018:	4770      	bx	lr
 800501a:	f803 1b01 	strb.w	r1, [r3], #1
 800501e:	e7f9      	b.n	8005014 <memset+0x4>

08005020 <strncmp>:
 8005020:	b510      	push	{r4, lr}
 8005022:	b16a      	cbz	r2, 8005040 <strncmp+0x20>
 8005024:	3901      	subs	r1, #1
 8005026:	1884      	adds	r4, r0, r2
 8005028:	f810 2b01 	ldrb.w	r2, [r0], #1
 800502c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005030:	429a      	cmp	r2, r3
 8005032:	d103      	bne.n	800503c <strncmp+0x1c>
 8005034:	42a0      	cmp	r0, r4
 8005036:	d001      	beq.n	800503c <strncmp+0x1c>
 8005038:	2a00      	cmp	r2, #0
 800503a:	d1f5      	bne.n	8005028 <strncmp+0x8>
 800503c:	1ad0      	subs	r0, r2, r3
 800503e:	bd10      	pop	{r4, pc}
 8005040:	4610      	mov	r0, r2
 8005042:	e7fc      	b.n	800503e <strncmp+0x1e>

08005044 <_close_r>:
 8005044:	b538      	push	{r3, r4, r5, lr}
 8005046:	4d06      	ldr	r5, [pc, #24]	@ (8005060 <_close_r+0x1c>)
 8005048:	2300      	movs	r3, #0
 800504a:	4604      	mov	r4, r0
 800504c:	4608      	mov	r0, r1
 800504e:	602b      	str	r3, [r5, #0]
 8005050:	f7fc f937 	bl	80012c2 <_close>
 8005054:	1c43      	adds	r3, r0, #1
 8005056:	d102      	bne.n	800505e <_close_r+0x1a>
 8005058:	682b      	ldr	r3, [r5, #0]
 800505a:	b103      	cbz	r3, 800505e <_close_r+0x1a>
 800505c:	6023      	str	r3, [r4, #0]
 800505e:	bd38      	pop	{r3, r4, r5, pc}
 8005060:	20000384 	.word	0x20000384

08005064 <_lseek_r>:
 8005064:	b538      	push	{r3, r4, r5, lr}
 8005066:	4d07      	ldr	r5, [pc, #28]	@ (8005084 <_lseek_r+0x20>)
 8005068:	4604      	mov	r4, r0
 800506a:	4608      	mov	r0, r1
 800506c:	4611      	mov	r1, r2
 800506e:	2200      	movs	r2, #0
 8005070:	602a      	str	r2, [r5, #0]
 8005072:	461a      	mov	r2, r3
 8005074:	f7fc f94c 	bl	8001310 <_lseek>
 8005078:	1c43      	adds	r3, r0, #1
 800507a:	d102      	bne.n	8005082 <_lseek_r+0x1e>
 800507c:	682b      	ldr	r3, [r5, #0]
 800507e:	b103      	cbz	r3, 8005082 <_lseek_r+0x1e>
 8005080:	6023      	str	r3, [r4, #0]
 8005082:	bd38      	pop	{r3, r4, r5, pc}
 8005084:	20000384 	.word	0x20000384

08005088 <_read_r>:
 8005088:	b538      	push	{r3, r4, r5, lr}
 800508a:	4d07      	ldr	r5, [pc, #28]	@ (80050a8 <_read_r+0x20>)
 800508c:	4604      	mov	r4, r0
 800508e:	4608      	mov	r0, r1
 8005090:	4611      	mov	r1, r2
 8005092:	2200      	movs	r2, #0
 8005094:	602a      	str	r2, [r5, #0]
 8005096:	461a      	mov	r2, r3
 8005098:	f7fc f8da 	bl	8001250 <_read>
 800509c:	1c43      	adds	r3, r0, #1
 800509e:	d102      	bne.n	80050a6 <_read_r+0x1e>
 80050a0:	682b      	ldr	r3, [r5, #0]
 80050a2:	b103      	cbz	r3, 80050a6 <_read_r+0x1e>
 80050a4:	6023      	str	r3, [r4, #0]
 80050a6:	bd38      	pop	{r3, r4, r5, pc}
 80050a8:	20000384 	.word	0x20000384

080050ac <_write_r>:
 80050ac:	b538      	push	{r3, r4, r5, lr}
 80050ae:	4d07      	ldr	r5, [pc, #28]	@ (80050cc <_write_r+0x20>)
 80050b0:	4604      	mov	r4, r0
 80050b2:	4608      	mov	r0, r1
 80050b4:	4611      	mov	r1, r2
 80050b6:	2200      	movs	r2, #0
 80050b8:	602a      	str	r2, [r5, #0]
 80050ba:	461a      	mov	r2, r3
 80050bc:	f7fc f8e5 	bl	800128a <_write>
 80050c0:	1c43      	adds	r3, r0, #1
 80050c2:	d102      	bne.n	80050ca <_write_r+0x1e>
 80050c4:	682b      	ldr	r3, [r5, #0]
 80050c6:	b103      	cbz	r3, 80050ca <_write_r+0x1e>
 80050c8:	6023      	str	r3, [r4, #0]
 80050ca:	bd38      	pop	{r3, r4, r5, pc}
 80050cc:	20000384 	.word	0x20000384

080050d0 <__errno>:
 80050d0:	4b01      	ldr	r3, [pc, #4]	@ (80050d8 <__errno+0x8>)
 80050d2:	6818      	ldr	r0, [r3, #0]
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	20000040 	.word	0x20000040

080050dc <__libc_init_array>:
 80050dc:	b570      	push	{r4, r5, r6, lr}
 80050de:	4d0d      	ldr	r5, [pc, #52]	@ (8005114 <__libc_init_array+0x38>)
 80050e0:	4c0d      	ldr	r4, [pc, #52]	@ (8005118 <__libc_init_array+0x3c>)
 80050e2:	1b64      	subs	r4, r4, r5
 80050e4:	10a4      	asrs	r4, r4, #2
 80050e6:	2600      	movs	r6, #0
 80050e8:	42a6      	cmp	r6, r4
 80050ea:	d109      	bne.n	8005100 <__libc_init_array+0x24>
 80050ec:	4d0b      	ldr	r5, [pc, #44]	@ (800511c <__libc_init_array+0x40>)
 80050ee:	4c0c      	ldr	r4, [pc, #48]	@ (8005120 <__libc_init_array+0x44>)
 80050f0:	f000 fd2e 	bl	8005b50 <_init>
 80050f4:	1b64      	subs	r4, r4, r5
 80050f6:	10a4      	asrs	r4, r4, #2
 80050f8:	2600      	movs	r6, #0
 80050fa:	42a6      	cmp	r6, r4
 80050fc:	d105      	bne.n	800510a <__libc_init_array+0x2e>
 80050fe:	bd70      	pop	{r4, r5, r6, pc}
 8005100:	f855 3b04 	ldr.w	r3, [r5], #4
 8005104:	4798      	blx	r3
 8005106:	3601      	adds	r6, #1
 8005108:	e7ee      	b.n	80050e8 <__libc_init_array+0xc>
 800510a:	f855 3b04 	ldr.w	r3, [r5], #4
 800510e:	4798      	blx	r3
 8005110:	3601      	adds	r6, #1
 8005112:	e7f2      	b.n	80050fa <__libc_init_array+0x1e>
 8005114:	080060b4 	.word	0x080060b4
 8005118:	080060b4 	.word	0x080060b4
 800511c:	080060b4 	.word	0x080060b4
 8005120:	080060b8 	.word	0x080060b8

08005124 <__retarget_lock_init_recursive>:
 8005124:	4770      	bx	lr

08005126 <__retarget_lock_acquire_recursive>:
 8005126:	4770      	bx	lr

08005128 <__retarget_lock_release_recursive>:
 8005128:	4770      	bx	lr
	...

0800512c <__assert_func>:
 800512c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800512e:	4614      	mov	r4, r2
 8005130:	461a      	mov	r2, r3
 8005132:	4b09      	ldr	r3, [pc, #36]	@ (8005158 <__assert_func+0x2c>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4605      	mov	r5, r0
 8005138:	68d8      	ldr	r0, [r3, #12]
 800513a:	b14c      	cbz	r4, 8005150 <__assert_func+0x24>
 800513c:	4b07      	ldr	r3, [pc, #28]	@ (800515c <__assert_func+0x30>)
 800513e:	9100      	str	r1, [sp, #0]
 8005140:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005144:	4906      	ldr	r1, [pc, #24]	@ (8005160 <__assert_func+0x34>)
 8005146:	462b      	mov	r3, r5
 8005148:	f000 fbdc 	bl	8005904 <fiprintf>
 800514c:	f000 fcb4 	bl	8005ab8 <abort>
 8005150:	4b04      	ldr	r3, [pc, #16]	@ (8005164 <__assert_func+0x38>)
 8005152:	461c      	mov	r4, r3
 8005154:	e7f3      	b.n	800513e <__assert_func+0x12>
 8005156:	bf00      	nop
 8005158:	20000040 	.word	0x20000040
 800515c:	08005f3b 	.word	0x08005f3b
 8005160:	08005f48 	.word	0x08005f48
 8005164:	08005f76 	.word	0x08005f76

08005168 <_free_r>:
 8005168:	b538      	push	{r3, r4, r5, lr}
 800516a:	4605      	mov	r5, r0
 800516c:	2900      	cmp	r1, #0
 800516e:	d041      	beq.n	80051f4 <_free_r+0x8c>
 8005170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005174:	1f0c      	subs	r4, r1, #4
 8005176:	2b00      	cmp	r3, #0
 8005178:	bfb8      	it	lt
 800517a:	18e4      	addlt	r4, r4, r3
 800517c:	f000 f8e8 	bl	8005350 <__malloc_lock>
 8005180:	4a1d      	ldr	r2, [pc, #116]	@ (80051f8 <_free_r+0x90>)
 8005182:	6813      	ldr	r3, [r2, #0]
 8005184:	b933      	cbnz	r3, 8005194 <_free_r+0x2c>
 8005186:	6063      	str	r3, [r4, #4]
 8005188:	6014      	str	r4, [r2, #0]
 800518a:	4628      	mov	r0, r5
 800518c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005190:	f000 b8e4 	b.w	800535c <__malloc_unlock>
 8005194:	42a3      	cmp	r3, r4
 8005196:	d908      	bls.n	80051aa <_free_r+0x42>
 8005198:	6820      	ldr	r0, [r4, #0]
 800519a:	1821      	adds	r1, r4, r0
 800519c:	428b      	cmp	r3, r1
 800519e:	bf01      	itttt	eq
 80051a0:	6819      	ldreq	r1, [r3, #0]
 80051a2:	685b      	ldreq	r3, [r3, #4]
 80051a4:	1809      	addeq	r1, r1, r0
 80051a6:	6021      	streq	r1, [r4, #0]
 80051a8:	e7ed      	b.n	8005186 <_free_r+0x1e>
 80051aa:	461a      	mov	r2, r3
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	b10b      	cbz	r3, 80051b4 <_free_r+0x4c>
 80051b0:	42a3      	cmp	r3, r4
 80051b2:	d9fa      	bls.n	80051aa <_free_r+0x42>
 80051b4:	6811      	ldr	r1, [r2, #0]
 80051b6:	1850      	adds	r0, r2, r1
 80051b8:	42a0      	cmp	r0, r4
 80051ba:	d10b      	bne.n	80051d4 <_free_r+0x6c>
 80051bc:	6820      	ldr	r0, [r4, #0]
 80051be:	4401      	add	r1, r0
 80051c0:	1850      	adds	r0, r2, r1
 80051c2:	4283      	cmp	r3, r0
 80051c4:	6011      	str	r1, [r2, #0]
 80051c6:	d1e0      	bne.n	800518a <_free_r+0x22>
 80051c8:	6818      	ldr	r0, [r3, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	6053      	str	r3, [r2, #4]
 80051ce:	4408      	add	r0, r1
 80051d0:	6010      	str	r0, [r2, #0]
 80051d2:	e7da      	b.n	800518a <_free_r+0x22>
 80051d4:	d902      	bls.n	80051dc <_free_r+0x74>
 80051d6:	230c      	movs	r3, #12
 80051d8:	602b      	str	r3, [r5, #0]
 80051da:	e7d6      	b.n	800518a <_free_r+0x22>
 80051dc:	6820      	ldr	r0, [r4, #0]
 80051de:	1821      	adds	r1, r4, r0
 80051e0:	428b      	cmp	r3, r1
 80051e2:	bf04      	itt	eq
 80051e4:	6819      	ldreq	r1, [r3, #0]
 80051e6:	685b      	ldreq	r3, [r3, #4]
 80051e8:	6063      	str	r3, [r4, #4]
 80051ea:	bf04      	itt	eq
 80051ec:	1809      	addeq	r1, r1, r0
 80051ee:	6021      	streq	r1, [r4, #0]
 80051f0:	6054      	str	r4, [r2, #4]
 80051f2:	e7ca      	b.n	800518a <_free_r+0x22>
 80051f4:	bd38      	pop	{r3, r4, r5, pc}
 80051f6:	bf00      	nop
 80051f8:	20000390 	.word	0x20000390

080051fc <malloc>:
 80051fc:	4b02      	ldr	r3, [pc, #8]	@ (8005208 <malloc+0xc>)
 80051fe:	4601      	mov	r1, r0
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	f000 b825 	b.w	8005250 <_malloc_r>
 8005206:	bf00      	nop
 8005208:	20000040 	.word	0x20000040

0800520c <sbrk_aligned>:
 800520c:	b570      	push	{r4, r5, r6, lr}
 800520e:	4e0f      	ldr	r6, [pc, #60]	@ (800524c <sbrk_aligned+0x40>)
 8005210:	460c      	mov	r4, r1
 8005212:	6831      	ldr	r1, [r6, #0]
 8005214:	4605      	mov	r5, r0
 8005216:	b911      	cbnz	r1, 800521e <sbrk_aligned+0x12>
 8005218:	f000 fc3e 	bl	8005a98 <_sbrk_r>
 800521c:	6030      	str	r0, [r6, #0]
 800521e:	4621      	mov	r1, r4
 8005220:	4628      	mov	r0, r5
 8005222:	f000 fc39 	bl	8005a98 <_sbrk_r>
 8005226:	1c43      	adds	r3, r0, #1
 8005228:	d103      	bne.n	8005232 <sbrk_aligned+0x26>
 800522a:	f04f 34ff 	mov.w	r4, #4294967295
 800522e:	4620      	mov	r0, r4
 8005230:	bd70      	pop	{r4, r5, r6, pc}
 8005232:	1cc4      	adds	r4, r0, #3
 8005234:	f024 0403 	bic.w	r4, r4, #3
 8005238:	42a0      	cmp	r0, r4
 800523a:	d0f8      	beq.n	800522e <sbrk_aligned+0x22>
 800523c:	1a21      	subs	r1, r4, r0
 800523e:	4628      	mov	r0, r5
 8005240:	f000 fc2a 	bl	8005a98 <_sbrk_r>
 8005244:	3001      	adds	r0, #1
 8005246:	d1f2      	bne.n	800522e <sbrk_aligned+0x22>
 8005248:	e7ef      	b.n	800522a <sbrk_aligned+0x1e>
 800524a:	bf00      	nop
 800524c:	2000038c 	.word	0x2000038c

08005250 <_malloc_r>:
 8005250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005254:	1ccd      	adds	r5, r1, #3
 8005256:	f025 0503 	bic.w	r5, r5, #3
 800525a:	3508      	adds	r5, #8
 800525c:	2d0c      	cmp	r5, #12
 800525e:	bf38      	it	cc
 8005260:	250c      	movcc	r5, #12
 8005262:	2d00      	cmp	r5, #0
 8005264:	4606      	mov	r6, r0
 8005266:	db01      	blt.n	800526c <_malloc_r+0x1c>
 8005268:	42a9      	cmp	r1, r5
 800526a:	d904      	bls.n	8005276 <_malloc_r+0x26>
 800526c:	230c      	movs	r3, #12
 800526e:	6033      	str	r3, [r6, #0]
 8005270:	2000      	movs	r0, #0
 8005272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005276:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800534c <_malloc_r+0xfc>
 800527a:	f000 f869 	bl	8005350 <__malloc_lock>
 800527e:	f8d8 3000 	ldr.w	r3, [r8]
 8005282:	461c      	mov	r4, r3
 8005284:	bb44      	cbnz	r4, 80052d8 <_malloc_r+0x88>
 8005286:	4629      	mov	r1, r5
 8005288:	4630      	mov	r0, r6
 800528a:	f7ff ffbf 	bl	800520c <sbrk_aligned>
 800528e:	1c43      	adds	r3, r0, #1
 8005290:	4604      	mov	r4, r0
 8005292:	d158      	bne.n	8005346 <_malloc_r+0xf6>
 8005294:	f8d8 4000 	ldr.w	r4, [r8]
 8005298:	4627      	mov	r7, r4
 800529a:	2f00      	cmp	r7, #0
 800529c:	d143      	bne.n	8005326 <_malloc_r+0xd6>
 800529e:	2c00      	cmp	r4, #0
 80052a0:	d04b      	beq.n	800533a <_malloc_r+0xea>
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	4639      	mov	r1, r7
 80052a6:	4630      	mov	r0, r6
 80052a8:	eb04 0903 	add.w	r9, r4, r3
 80052ac:	f000 fbf4 	bl	8005a98 <_sbrk_r>
 80052b0:	4581      	cmp	r9, r0
 80052b2:	d142      	bne.n	800533a <_malloc_r+0xea>
 80052b4:	6821      	ldr	r1, [r4, #0]
 80052b6:	1a6d      	subs	r5, r5, r1
 80052b8:	4629      	mov	r1, r5
 80052ba:	4630      	mov	r0, r6
 80052bc:	f7ff ffa6 	bl	800520c <sbrk_aligned>
 80052c0:	3001      	adds	r0, #1
 80052c2:	d03a      	beq.n	800533a <_malloc_r+0xea>
 80052c4:	6823      	ldr	r3, [r4, #0]
 80052c6:	442b      	add	r3, r5
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	f8d8 3000 	ldr.w	r3, [r8]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	bb62      	cbnz	r2, 800532c <_malloc_r+0xdc>
 80052d2:	f8c8 7000 	str.w	r7, [r8]
 80052d6:	e00f      	b.n	80052f8 <_malloc_r+0xa8>
 80052d8:	6822      	ldr	r2, [r4, #0]
 80052da:	1b52      	subs	r2, r2, r5
 80052dc:	d420      	bmi.n	8005320 <_malloc_r+0xd0>
 80052de:	2a0b      	cmp	r2, #11
 80052e0:	d917      	bls.n	8005312 <_malloc_r+0xc2>
 80052e2:	1961      	adds	r1, r4, r5
 80052e4:	42a3      	cmp	r3, r4
 80052e6:	6025      	str	r5, [r4, #0]
 80052e8:	bf18      	it	ne
 80052ea:	6059      	strne	r1, [r3, #4]
 80052ec:	6863      	ldr	r3, [r4, #4]
 80052ee:	bf08      	it	eq
 80052f0:	f8c8 1000 	streq.w	r1, [r8]
 80052f4:	5162      	str	r2, [r4, r5]
 80052f6:	604b      	str	r3, [r1, #4]
 80052f8:	4630      	mov	r0, r6
 80052fa:	f000 f82f 	bl	800535c <__malloc_unlock>
 80052fe:	f104 000b 	add.w	r0, r4, #11
 8005302:	1d23      	adds	r3, r4, #4
 8005304:	f020 0007 	bic.w	r0, r0, #7
 8005308:	1ac2      	subs	r2, r0, r3
 800530a:	bf1c      	itt	ne
 800530c:	1a1b      	subne	r3, r3, r0
 800530e:	50a3      	strne	r3, [r4, r2]
 8005310:	e7af      	b.n	8005272 <_malloc_r+0x22>
 8005312:	6862      	ldr	r2, [r4, #4]
 8005314:	42a3      	cmp	r3, r4
 8005316:	bf0c      	ite	eq
 8005318:	f8c8 2000 	streq.w	r2, [r8]
 800531c:	605a      	strne	r2, [r3, #4]
 800531e:	e7eb      	b.n	80052f8 <_malloc_r+0xa8>
 8005320:	4623      	mov	r3, r4
 8005322:	6864      	ldr	r4, [r4, #4]
 8005324:	e7ae      	b.n	8005284 <_malloc_r+0x34>
 8005326:	463c      	mov	r4, r7
 8005328:	687f      	ldr	r7, [r7, #4]
 800532a:	e7b6      	b.n	800529a <_malloc_r+0x4a>
 800532c:	461a      	mov	r2, r3
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	42a3      	cmp	r3, r4
 8005332:	d1fb      	bne.n	800532c <_malloc_r+0xdc>
 8005334:	2300      	movs	r3, #0
 8005336:	6053      	str	r3, [r2, #4]
 8005338:	e7de      	b.n	80052f8 <_malloc_r+0xa8>
 800533a:	230c      	movs	r3, #12
 800533c:	6033      	str	r3, [r6, #0]
 800533e:	4630      	mov	r0, r6
 8005340:	f000 f80c 	bl	800535c <__malloc_unlock>
 8005344:	e794      	b.n	8005270 <_malloc_r+0x20>
 8005346:	6005      	str	r5, [r0, #0]
 8005348:	e7d6      	b.n	80052f8 <_malloc_r+0xa8>
 800534a:	bf00      	nop
 800534c:	20000390 	.word	0x20000390

08005350 <__malloc_lock>:
 8005350:	4801      	ldr	r0, [pc, #4]	@ (8005358 <__malloc_lock+0x8>)
 8005352:	f7ff bee8 	b.w	8005126 <__retarget_lock_acquire_recursive>
 8005356:	bf00      	nop
 8005358:	20000388 	.word	0x20000388

0800535c <__malloc_unlock>:
 800535c:	4801      	ldr	r0, [pc, #4]	@ (8005364 <__malloc_unlock+0x8>)
 800535e:	f7ff bee3 	b.w	8005128 <__retarget_lock_release_recursive>
 8005362:	bf00      	nop
 8005364:	20000388 	.word	0x20000388

08005368 <__sfputc_r>:
 8005368:	6893      	ldr	r3, [r2, #8]
 800536a:	3b01      	subs	r3, #1
 800536c:	2b00      	cmp	r3, #0
 800536e:	b410      	push	{r4}
 8005370:	6093      	str	r3, [r2, #8]
 8005372:	da08      	bge.n	8005386 <__sfputc_r+0x1e>
 8005374:	6994      	ldr	r4, [r2, #24]
 8005376:	42a3      	cmp	r3, r4
 8005378:	db01      	blt.n	800537e <__sfputc_r+0x16>
 800537a:	290a      	cmp	r1, #10
 800537c:	d103      	bne.n	8005386 <__sfputc_r+0x1e>
 800537e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005382:	f7ff bdb0 	b.w	8004ee6 <__swbuf_r>
 8005386:	6813      	ldr	r3, [r2, #0]
 8005388:	1c58      	adds	r0, r3, #1
 800538a:	6010      	str	r0, [r2, #0]
 800538c:	7019      	strb	r1, [r3, #0]
 800538e:	4608      	mov	r0, r1
 8005390:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005394:	4770      	bx	lr

08005396 <__sfputs_r>:
 8005396:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005398:	4606      	mov	r6, r0
 800539a:	460f      	mov	r7, r1
 800539c:	4614      	mov	r4, r2
 800539e:	18d5      	adds	r5, r2, r3
 80053a0:	42ac      	cmp	r4, r5
 80053a2:	d101      	bne.n	80053a8 <__sfputs_r+0x12>
 80053a4:	2000      	movs	r0, #0
 80053a6:	e007      	b.n	80053b8 <__sfputs_r+0x22>
 80053a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053ac:	463a      	mov	r2, r7
 80053ae:	4630      	mov	r0, r6
 80053b0:	f7ff ffda 	bl	8005368 <__sfputc_r>
 80053b4:	1c43      	adds	r3, r0, #1
 80053b6:	d1f3      	bne.n	80053a0 <__sfputs_r+0xa>
 80053b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053bc <_vfiprintf_r>:
 80053bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053c0:	460d      	mov	r5, r1
 80053c2:	b09d      	sub	sp, #116	@ 0x74
 80053c4:	4614      	mov	r4, r2
 80053c6:	4698      	mov	r8, r3
 80053c8:	4606      	mov	r6, r0
 80053ca:	b118      	cbz	r0, 80053d4 <_vfiprintf_r+0x18>
 80053cc:	6a03      	ldr	r3, [r0, #32]
 80053ce:	b90b      	cbnz	r3, 80053d4 <_vfiprintf_r+0x18>
 80053d0:	f7ff fbe4 	bl	8004b9c <__sinit>
 80053d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053d6:	07d9      	lsls	r1, r3, #31
 80053d8:	d405      	bmi.n	80053e6 <_vfiprintf_r+0x2a>
 80053da:	89ab      	ldrh	r3, [r5, #12]
 80053dc:	059a      	lsls	r2, r3, #22
 80053de:	d402      	bmi.n	80053e6 <_vfiprintf_r+0x2a>
 80053e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053e2:	f7ff fea0 	bl	8005126 <__retarget_lock_acquire_recursive>
 80053e6:	89ab      	ldrh	r3, [r5, #12]
 80053e8:	071b      	lsls	r3, r3, #28
 80053ea:	d501      	bpl.n	80053f0 <_vfiprintf_r+0x34>
 80053ec:	692b      	ldr	r3, [r5, #16]
 80053ee:	b99b      	cbnz	r3, 8005418 <_vfiprintf_r+0x5c>
 80053f0:	4629      	mov	r1, r5
 80053f2:	4630      	mov	r0, r6
 80053f4:	f7ff fdb6 	bl	8004f64 <__swsetup_r>
 80053f8:	b170      	cbz	r0, 8005418 <_vfiprintf_r+0x5c>
 80053fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053fc:	07dc      	lsls	r4, r3, #31
 80053fe:	d504      	bpl.n	800540a <_vfiprintf_r+0x4e>
 8005400:	f04f 30ff 	mov.w	r0, #4294967295
 8005404:	b01d      	add	sp, #116	@ 0x74
 8005406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800540a:	89ab      	ldrh	r3, [r5, #12]
 800540c:	0598      	lsls	r0, r3, #22
 800540e:	d4f7      	bmi.n	8005400 <_vfiprintf_r+0x44>
 8005410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005412:	f7ff fe89 	bl	8005128 <__retarget_lock_release_recursive>
 8005416:	e7f3      	b.n	8005400 <_vfiprintf_r+0x44>
 8005418:	2300      	movs	r3, #0
 800541a:	9309      	str	r3, [sp, #36]	@ 0x24
 800541c:	2320      	movs	r3, #32
 800541e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005422:	f8cd 800c 	str.w	r8, [sp, #12]
 8005426:	2330      	movs	r3, #48	@ 0x30
 8005428:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80055d8 <_vfiprintf_r+0x21c>
 800542c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005430:	f04f 0901 	mov.w	r9, #1
 8005434:	4623      	mov	r3, r4
 8005436:	469a      	mov	sl, r3
 8005438:	f813 2b01 	ldrb.w	r2, [r3], #1
 800543c:	b10a      	cbz	r2, 8005442 <_vfiprintf_r+0x86>
 800543e:	2a25      	cmp	r2, #37	@ 0x25
 8005440:	d1f9      	bne.n	8005436 <_vfiprintf_r+0x7a>
 8005442:	ebba 0b04 	subs.w	fp, sl, r4
 8005446:	d00b      	beq.n	8005460 <_vfiprintf_r+0xa4>
 8005448:	465b      	mov	r3, fp
 800544a:	4622      	mov	r2, r4
 800544c:	4629      	mov	r1, r5
 800544e:	4630      	mov	r0, r6
 8005450:	f7ff ffa1 	bl	8005396 <__sfputs_r>
 8005454:	3001      	adds	r0, #1
 8005456:	f000 80a7 	beq.w	80055a8 <_vfiprintf_r+0x1ec>
 800545a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800545c:	445a      	add	r2, fp
 800545e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005460:	f89a 3000 	ldrb.w	r3, [sl]
 8005464:	2b00      	cmp	r3, #0
 8005466:	f000 809f 	beq.w	80055a8 <_vfiprintf_r+0x1ec>
 800546a:	2300      	movs	r3, #0
 800546c:	f04f 32ff 	mov.w	r2, #4294967295
 8005470:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005474:	f10a 0a01 	add.w	sl, sl, #1
 8005478:	9304      	str	r3, [sp, #16]
 800547a:	9307      	str	r3, [sp, #28]
 800547c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005480:	931a      	str	r3, [sp, #104]	@ 0x68
 8005482:	4654      	mov	r4, sl
 8005484:	2205      	movs	r2, #5
 8005486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800548a:	4853      	ldr	r0, [pc, #332]	@ (80055d8 <_vfiprintf_r+0x21c>)
 800548c:	f7fa feb0 	bl	80001f0 <memchr>
 8005490:	9a04      	ldr	r2, [sp, #16]
 8005492:	b9d8      	cbnz	r0, 80054cc <_vfiprintf_r+0x110>
 8005494:	06d1      	lsls	r1, r2, #27
 8005496:	bf44      	itt	mi
 8005498:	2320      	movmi	r3, #32
 800549a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800549e:	0713      	lsls	r3, r2, #28
 80054a0:	bf44      	itt	mi
 80054a2:	232b      	movmi	r3, #43	@ 0x2b
 80054a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054a8:	f89a 3000 	ldrb.w	r3, [sl]
 80054ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80054ae:	d015      	beq.n	80054dc <_vfiprintf_r+0x120>
 80054b0:	9a07      	ldr	r2, [sp, #28]
 80054b2:	4654      	mov	r4, sl
 80054b4:	2000      	movs	r0, #0
 80054b6:	f04f 0c0a 	mov.w	ip, #10
 80054ba:	4621      	mov	r1, r4
 80054bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054c0:	3b30      	subs	r3, #48	@ 0x30
 80054c2:	2b09      	cmp	r3, #9
 80054c4:	d94b      	bls.n	800555e <_vfiprintf_r+0x1a2>
 80054c6:	b1b0      	cbz	r0, 80054f6 <_vfiprintf_r+0x13a>
 80054c8:	9207      	str	r2, [sp, #28]
 80054ca:	e014      	b.n	80054f6 <_vfiprintf_r+0x13a>
 80054cc:	eba0 0308 	sub.w	r3, r0, r8
 80054d0:	fa09 f303 	lsl.w	r3, r9, r3
 80054d4:	4313      	orrs	r3, r2
 80054d6:	9304      	str	r3, [sp, #16]
 80054d8:	46a2      	mov	sl, r4
 80054da:	e7d2      	b.n	8005482 <_vfiprintf_r+0xc6>
 80054dc:	9b03      	ldr	r3, [sp, #12]
 80054de:	1d19      	adds	r1, r3, #4
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	9103      	str	r1, [sp, #12]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	bfbb      	ittet	lt
 80054e8:	425b      	neglt	r3, r3
 80054ea:	f042 0202 	orrlt.w	r2, r2, #2
 80054ee:	9307      	strge	r3, [sp, #28]
 80054f0:	9307      	strlt	r3, [sp, #28]
 80054f2:	bfb8      	it	lt
 80054f4:	9204      	strlt	r2, [sp, #16]
 80054f6:	7823      	ldrb	r3, [r4, #0]
 80054f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80054fa:	d10a      	bne.n	8005512 <_vfiprintf_r+0x156>
 80054fc:	7863      	ldrb	r3, [r4, #1]
 80054fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8005500:	d132      	bne.n	8005568 <_vfiprintf_r+0x1ac>
 8005502:	9b03      	ldr	r3, [sp, #12]
 8005504:	1d1a      	adds	r2, r3, #4
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	9203      	str	r2, [sp, #12]
 800550a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800550e:	3402      	adds	r4, #2
 8005510:	9305      	str	r3, [sp, #20]
 8005512:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80055e8 <_vfiprintf_r+0x22c>
 8005516:	7821      	ldrb	r1, [r4, #0]
 8005518:	2203      	movs	r2, #3
 800551a:	4650      	mov	r0, sl
 800551c:	f7fa fe68 	bl	80001f0 <memchr>
 8005520:	b138      	cbz	r0, 8005532 <_vfiprintf_r+0x176>
 8005522:	9b04      	ldr	r3, [sp, #16]
 8005524:	eba0 000a 	sub.w	r0, r0, sl
 8005528:	2240      	movs	r2, #64	@ 0x40
 800552a:	4082      	lsls	r2, r0
 800552c:	4313      	orrs	r3, r2
 800552e:	3401      	adds	r4, #1
 8005530:	9304      	str	r3, [sp, #16]
 8005532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005536:	4829      	ldr	r0, [pc, #164]	@ (80055dc <_vfiprintf_r+0x220>)
 8005538:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800553c:	2206      	movs	r2, #6
 800553e:	f7fa fe57 	bl	80001f0 <memchr>
 8005542:	2800      	cmp	r0, #0
 8005544:	d03f      	beq.n	80055c6 <_vfiprintf_r+0x20a>
 8005546:	4b26      	ldr	r3, [pc, #152]	@ (80055e0 <_vfiprintf_r+0x224>)
 8005548:	bb1b      	cbnz	r3, 8005592 <_vfiprintf_r+0x1d6>
 800554a:	9b03      	ldr	r3, [sp, #12]
 800554c:	3307      	adds	r3, #7
 800554e:	f023 0307 	bic.w	r3, r3, #7
 8005552:	3308      	adds	r3, #8
 8005554:	9303      	str	r3, [sp, #12]
 8005556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005558:	443b      	add	r3, r7
 800555a:	9309      	str	r3, [sp, #36]	@ 0x24
 800555c:	e76a      	b.n	8005434 <_vfiprintf_r+0x78>
 800555e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005562:	460c      	mov	r4, r1
 8005564:	2001      	movs	r0, #1
 8005566:	e7a8      	b.n	80054ba <_vfiprintf_r+0xfe>
 8005568:	2300      	movs	r3, #0
 800556a:	3401      	adds	r4, #1
 800556c:	9305      	str	r3, [sp, #20]
 800556e:	4619      	mov	r1, r3
 8005570:	f04f 0c0a 	mov.w	ip, #10
 8005574:	4620      	mov	r0, r4
 8005576:	f810 2b01 	ldrb.w	r2, [r0], #1
 800557a:	3a30      	subs	r2, #48	@ 0x30
 800557c:	2a09      	cmp	r2, #9
 800557e:	d903      	bls.n	8005588 <_vfiprintf_r+0x1cc>
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0c6      	beq.n	8005512 <_vfiprintf_r+0x156>
 8005584:	9105      	str	r1, [sp, #20]
 8005586:	e7c4      	b.n	8005512 <_vfiprintf_r+0x156>
 8005588:	fb0c 2101 	mla	r1, ip, r1, r2
 800558c:	4604      	mov	r4, r0
 800558e:	2301      	movs	r3, #1
 8005590:	e7f0      	b.n	8005574 <_vfiprintf_r+0x1b8>
 8005592:	ab03      	add	r3, sp, #12
 8005594:	9300      	str	r3, [sp, #0]
 8005596:	462a      	mov	r2, r5
 8005598:	4b12      	ldr	r3, [pc, #72]	@ (80055e4 <_vfiprintf_r+0x228>)
 800559a:	a904      	add	r1, sp, #16
 800559c:	4630      	mov	r0, r6
 800559e:	f3af 8000 	nop.w
 80055a2:	4607      	mov	r7, r0
 80055a4:	1c78      	adds	r0, r7, #1
 80055a6:	d1d6      	bne.n	8005556 <_vfiprintf_r+0x19a>
 80055a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055aa:	07d9      	lsls	r1, r3, #31
 80055ac:	d405      	bmi.n	80055ba <_vfiprintf_r+0x1fe>
 80055ae:	89ab      	ldrh	r3, [r5, #12]
 80055b0:	059a      	lsls	r2, r3, #22
 80055b2:	d402      	bmi.n	80055ba <_vfiprintf_r+0x1fe>
 80055b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80055b6:	f7ff fdb7 	bl	8005128 <__retarget_lock_release_recursive>
 80055ba:	89ab      	ldrh	r3, [r5, #12]
 80055bc:	065b      	lsls	r3, r3, #25
 80055be:	f53f af1f 	bmi.w	8005400 <_vfiprintf_r+0x44>
 80055c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80055c4:	e71e      	b.n	8005404 <_vfiprintf_r+0x48>
 80055c6:	ab03      	add	r3, sp, #12
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	462a      	mov	r2, r5
 80055cc:	4b05      	ldr	r3, [pc, #20]	@ (80055e4 <_vfiprintf_r+0x228>)
 80055ce:	a904      	add	r1, sp, #16
 80055d0:	4630      	mov	r0, r6
 80055d2:	f000 f879 	bl	80056c8 <_printf_i>
 80055d6:	e7e4      	b.n	80055a2 <_vfiprintf_r+0x1e6>
 80055d8:	08005f77 	.word	0x08005f77
 80055dc:	08005f81 	.word	0x08005f81
 80055e0:	00000000 	.word	0x00000000
 80055e4:	08005397 	.word	0x08005397
 80055e8:	08005f7d 	.word	0x08005f7d

080055ec <_printf_common>:
 80055ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055f0:	4616      	mov	r6, r2
 80055f2:	4698      	mov	r8, r3
 80055f4:	688a      	ldr	r2, [r1, #8]
 80055f6:	690b      	ldr	r3, [r1, #16]
 80055f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055fc:	4293      	cmp	r3, r2
 80055fe:	bfb8      	it	lt
 8005600:	4613      	movlt	r3, r2
 8005602:	6033      	str	r3, [r6, #0]
 8005604:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005608:	4607      	mov	r7, r0
 800560a:	460c      	mov	r4, r1
 800560c:	b10a      	cbz	r2, 8005612 <_printf_common+0x26>
 800560e:	3301      	adds	r3, #1
 8005610:	6033      	str	r3, [r6, #0]
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	0699      	lsls	r1, r3, #26
 8005616:	bf42      	ittt	mi
 8005618:	6833      	ldrmi	r3, [r6, #0]
 800561a:	3302      	addmi	r3, #2
 800561c:	6033      	strmi	r3, [r6, #0]
 800561e:	6825      	ldr	r5, [r4, #0]
 8005620:	f015 0506 	ands.w	r5, r5, #6
 8005624:	d106      	bne.n	8005634 <_printf_common+0x48>
 8005626:	f104 0a19 	add.w	sl, r4, #25
 800562a:	68e3      	ldr	r3, [r4, #12]
 800562c:	6832      	ldr	r2, [r6, #0]
 800562e:	1a9b      	subs	r3, r3, r2
 8005630:	42ab      	cmp	r3, r5
 8005632:	dc26      	bgt.n	8005682 <_printf_common+0x96>
 8005634:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005638:	6822      	ldr	r2, [r4, #0]
 800563a:	3b00      	subs	r3, #0
 800563c:	bf18      	it	ne
 800563e:	2301      	movne	r3, #1
 8005640:	0692      	lsls	r2, r2, #26
 8005642:	d42b      	bmi.n	800569c <_printf_common+0xb0>
 8005644:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005648:	4641      	mov	r1, r8
 800564a:	4638      	mov	r0, r7
 800564c:	47c8      	blx	r9
 800564e:	3001      	adds	r0, #1
 8005650:	d01e      	beq.n	8005690 <_printf_common+0xa4>
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	6922      	ldr	r2, [r4, #16]
 8005656:	f003 0306 	and.w	r3, r3, #6
 800565a:	2b04      	cmp	r3, #4
 800565c:	bf02      	ittt	eq
 800565e:	68e5      	ldreq	r5, [r4, #12]
 8005660:	6833      	ldreq	r3, [r6, #0]
 8005662:	1aed      	subeq	r5, r5, r3
 8005664:	68a3      	ldr	r3, [r4, #8]
 8005666:	bf0c      	ite	eq
 8005668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800566c:	2500      	movne	r5, #0
 800566e:	4293      	cmp	r3, r2
 8005670:	bfc4      	itt	gt
 8005672:	1a9b      	subgt	r3, r3, r2
 8005674:	18ed      	addgt	r5, r5, r3
 8005676:	2600      	movs	r6, #0
 8005678:	341a      	adds	r4, #26
 800567a:	42b5      	cmp	r5, r6
 800567c:	d11a      	bne.n	80056b4 <_printf_common+0xc8>
 800567e:	2000      	movs	r0, #0
 8005680:	e008      	b.n	8005694 <_printf_common+0xa8>
 8005682:	2301      	movs	r3, #1
 8005684:	4652      	mov	r2, sl
 8005686:	4641      	mov	r1, r8
 8005688:	4638      	mov	r0, r7
 800568a:	47c8      	blx	r9
 800568c:	3001      	adds	r0, #1
 800568e:	d103      	bne.n	8005698 <_printf_common+0xac>
 8005690:	f04f 30ff 	mov.w	r0, #4294967295
 8005694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005698:	3501      	adds	r5, #1
 800569a:	e7c6      	b.n	800562a <_printf_common+0x3e>
 800569c:	18e1      	adds	r1, r4, r3
 800569e:	1c5a      	adds	r2, r3, #1
 80056a0:	2030      	movs	r0, #48	@ 0x30
 80056a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056a6:	4422      	add	r2, r4
 80056a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056b0:	3302      	adds	r3, #2
 80056b2:	e7c7      	b.n	8005644 <_printf_common+0x58>
 80056b4:	2301      	movs	r3, #1
 80056b6:	4622      	mov	r2, r4
 80056b8:	4641      	mov	r1, r8
 80056ba:	4638      	mov	r0, r7
 80056bc:	47c8      	blx	r9
 80056be:	3001      	adds	r0, #1
 80056c0:	d0e6      	beq.n	8005690 <_printf_common+0xa4>
 80056c2:	3601      	adds	r6, #1
 80056c4:	e7d9      	b.n	800567a <_printf_common+0x8e>
	...

080056c8 <_printf_i>:
 80056c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056cc:	7e0f      	ldrb	r7, [r1, #24]
 80056ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056d0:	2f78      	cmp	r7, #120	@ 0x78
 80056d2:	4691      	mov	r9, r2
 80056d4:	4680      	mov	r8, r0
 80056d6:	460c      	mov	r4, r1
 80056d8:	469a      	mov	sl, r3
 80056da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056de:	d807      	bhi.n	80056f0 <_printf_i+0x28>
 80056e0:	2f62      	cmp	r7, #98	@ 0x62
 80056e2:	d80a      	bhi.n	80056fa <_printf_i+0x32>
 80056e4:	2f00      	cmp	r7, #0
 80056e6:	f000 80d1 	beq.w	800588c <_printf_i+0x1c4>
 80056ea:	2f58      	cmp	r7, #88	@ 0x58
 80056ec:	f000 80b8 	beq.w	8005860 <_printf_i+0x198>
 80056f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056f8:	e03a      	b.n	8005770 <_printf_i+0xa8>
 80056fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056fe:	2b15      	cmp	r3, #21
 8005700:	d8f6      	bhi.n	80056f0 <_printf_i+0x28>
 8005702:	a101      	add	r1, pc, #4	@ (adr r1, 8005708 <_printf_i+0x40>)
 8005704:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005708:	08005761 	.word	0x08005761
 800570c:	08005775 	.word	0x08005775
 8005710:	080056f1 	.word	0x080056f1
 8005714:	080056f1 	.word	0x080056f1
 8005718:	080056f1 	.word	0x080056f1
 800571c:	080056f1 	.word	0x080056f1
 8005720:	08005775 	.word	0x08005775
 8005724:	080056f1 	.word	0x080056f1
 8005728:	080056f1 	.word	0x080056f1
 800572c:	080056f1 	.word	0x080056f1
 8005730:	080056f1 	.word	0x080056f1
 8005734:	08005873 	.word	0x08005873
 8005738:	0800579f 	.word	0x0800579f
 800573c:	0800582d 	.word	0x0800582d
 8005740:	080056f1 	.word	0x080056f1
 8005744:	080056f1 	.word	0x080056f1
 8005748:	08005895 	.word	0x08005895
 800574c:	080056f1 	.word	0x080056f1
 8005750:	0800579f 	.word	0x0800579f
 8005754:	080056f1 	.word	0x080056f1
 8005758:	080056f1 	.word	0x080056f1
 800575c:	08005835 	.word	0x08005835
 8005760:	6833      	ldr	r3, [r6, #0]
 8005762:	1d1a      	adds	r2, r3, #4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6032      	str	r2, [r6, #0]
 8005768:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800576c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005770:	2301      	movs	r3, #1
 8005772:	e09c      	b.n	80058ae <_printf_i+0x1e6>
 8005774:	6833      	ldr	r3, [r6, #0]
 8005776:	6820      	ldr	r0, [r4, #0]
 8005778:	1d19      	adds	r1, r3, #4
 800577a:	6031      	str	r1, [r6, #0]
 800577c:	0606      	lsls	r6, r0, #24
 800577e:	d501      	bpl.n	8005784 <_printf_i+0xbc>
 8005780:	681d      	ldr	r5, [r3, #0]
 8005782:	e003      	b.n	800578c <_printf_i+0xc4>
 8005784:	0645      	lsls	r5, r0, #25
 8005786:	d5fb      	bpl.n	8005780 <_printf_i+0xb8>
 8005788:	f9b3 5000 	ldrsh.w	r5, [r3]
 800578c:	2d00      	cmp	r5, #0
 800578e:	da03      	bge.n	8005798 <_printf_i+0xd0>
 8005790:	232d      	movs	r3, #45	@ 0x2d
 8005792:	426d      	negs	r5, r5
 8005794:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005798:	4858      	ldr	r0, [pc, #352]	@ (80058fc <_printf_i+0x234>)
 800579a:	230a      	movs	r3, #10
 800579c:	e011      	b.n	80057c2 <_printf_i+0xfa>
 800579e:	6821      	ldr	r1, [r4, #0]
 80057a0:	6833      	ldr	r3, [r6, #0]
 80057a2:	0608      	lsls	r0, r1, #24
 80057a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80057a8:	d402      	bmi.n	80057b0 <_printf_i+0xe8>
 80057aa:	0649      	lsls	r1, r1, #25
 80057ac:	bf48      	it	mi
 80057ae:	b2ad      	uxthmi	r5, r5
 80057b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80057b2:	4852      	ldr	r0, [pc, #328]	@ (80058fc <_printf_i+0x234>)
 80057b4:	6033      	str	r3, [r6, #0]
 80057b6:	bf14      	ite	ne
 80057b8:	230a      	movne	r3, #10
 80057ba:	2308      	moveq	r3, #8
 80057bc:	2100      	movs	r1, #0
 80057be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057c2:	6866      	ldr	r6, [r4, #4]
 80057c4:	60a6      	str	r6, [r4, #8]
 80057c6:	2e00      	cmp	r6, #0
 80057c8:	db05      	blt.n	80057d6 <_printf_i+0x10e>
 80057ca:	6821      	ldr	r1, [r4, #0]
 80057cc:	432e      	orrs	r6, r5
 80057ce:	f021 0104 	bic.w	r1, r1, #4
 80057d2:	6021      	str	r1, [r4, #0]
 80057d4:	d04b      	beq.n	800586e <_printf_i+0x1a6>
 80057d6:	4616      	mov	r6, r2
 80057d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80057dc:	fb03 5711 	mls	r7, r3, r1, r5
 80057e0:	5dc7      	ldrb	r7, [r0, r7]
 80057e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057e6:	462f      	mov	r7, r5
 80057e8:	42bb      	cmp	r3, r7
 80057ea:	460d      	mov	r5, r1
 80057ec:	d9f4      	bls.n	80057d8 <_printf_i+0x110>
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d10b      	bne.n	800580a <_printf_i+0x142>
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	07df      	lsls	r7, r3, #31
 80057f6:	d508      	bpl.n	800580a <_printf_i+0x142>
 80057f8:	6923      	ldr	r3, [r4, #16]
 80057fa:	6861      	ldr	r1, [r4, #4]
 80057fc:	4299      	cmp	r1, r3
 80057fe:	bfde      	ittt	le
 8005800:	2330      	movle	r3, #48	@ 0x30
 8005802:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005806:	f106 36ff 	addle.w	r6, r6, #4294967295
 800580a:	1b92      	subs	r2, r2, r6
 800580c:	6122      	str	r2, [r4, #16]
 800580e:	f8cd a000 	str.w	sl, [sp]
 8005812:	464b      	mov	r3, r9
 8005814:	aa03      	add	r2, sp, #12
 8005816:	4621      	mov	r1, r4
 8005818:	4640      	mov	r0, r8
 800581a:	f7ff fee7 	bl	80055ec <_printf_common>
 800581e:	3001      	adds	r0, #1
 8005820:	d14a      	bne.n	80058b8 <_printf_i+0x1f0>
 8005822:	f04f 30ff 	mov.w	r0, #4294967295
 8005826:	b004      	add	sp, #16
 8005828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800582c:	6823      	ldr	r3, [r4, #0]
 800582e:	f043 0320 	orr.w	r3, r3, #32
 8005832:	6023      	str	r3, [r4, #0]
 8005834:	4832      	ldr	r0, [pc, #200]	@ (8005900 <_printf_i+0x238>)
 8005836:	2778      	movs	r7, #120	@ 0x78
 8005838:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	6831      	ldr	r1, [r6, #0]
 8005840:	061f      	lsls	r7, r3, #24
 8005842:	f851 5b04 	ldr.w	r5, [r1], #4
 8005846:	d402      	bmi.n	800584e <_printf_i+0x186>
 8005848:	065f      	lsls	r7, r3, #25
 800584a:	bf48      	it	mi
 800584c:	b2ad      	uxthmi	r5, r5
 800584e:	6031      	str	r1, [r6, #0]
 8005850:	07d9      	lsls	r1, r3, #31
 8005852:	bf44      	itt	mi
 8005854:	f043 0320 	orrmi.w	r3, r3, #32
 8005858:	6023      	strmi	r3, [r4, #0]
 800585a:	b11d      	cbz	r5, 8005864 <_printf_i+0x19c>
 800585c:	2310      	movs	r3, #16
 800585e:	e7ad      	b.n	80057bc <_printf_i+0xf4>
 8005860:	4826      	ldr	r0, [pc, #152]	@ (80058fc <_printf_i+0x234>)
 8005862:	e7e9      	b.n	8005838 <_printf_i+0x170>
 8005864:	6823      	ldr	r3, [r4, #0]
 8005866:	f023 0320 	bic.w	r3, r3, #32
 800586a:	6023      	str	r3, [r4, #0]
 800586c:	e7f6      	b.n	800585c <_printf_i+0x194>
 800586e:	4616      	mov	r6, r2
 8005870:	e7bd      	b.n	80057ee <_printf_i+0x126>
 8005872:	6833      	ldr	r3, [r6, #0]
 8005874:	6825      	ldr	r5, [r4, #0]
 8005876:	6961      	ldr	r1, [r4, #20]
 8005878:	1d18      	adds	r0, r3, #4
 800587a:	6030      	str	r0, [r6, #0]
 800587c:	062e      	lsls	r6, r5, #24
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	d501      	bpl.n	8005886 <_printf_i+0x1be>
 8005882:	6019      	str	r1, [r3, #0]
 8005884:	e002      	b.n	800588c <_printf_i+0x1c4>
 8005886:	0668      	lsls	r0, r5, #25
 8005888:	d5fb      	bpl.n	8005882 <_printf_i+0x1ba>
 800588a:	8019      	strh	r1, [r3, #0]
 800588c:	2300      	movs	r3, #0
 800588e:	6123      	str	r3, [r4, #16]
 8005890:	4616      	mov	r6, r2
 8005892:	e7bc      	b.n	800580e <_printf_i+0x146>
 8005894:	6833      	ldr	r3, [r6, #0]
 8005896:	1d1a      	adds	r2, r3, #4
 8005898:	6032      	str	r2, [r6, #0]
 800589a:	681e      	ldr	r6, [r3, #0]
 800589c:	6862      	ldr	r2, [r4, #4]
 800589e:	2100      	movs	r1, #0
 80058a0:	4630      	mov	r0, r6
 80058a2:	f7fa fca5 	bl	80001f0 <memchr>
 80058a6:	b108      	cbz	r0, 80058ac <_printf_i+0x1e4>
 80058a8:	1b80      	subs	r0, r0, r6
 80058aa:	6060      	str	r0, [r4, #4]
 80058ac:	6863      	ldr	r3, [r4, #4]
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	2300      	movs	r3, #0
 80058b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058b6:	e7aa      	b.n	800580e <_printf_i+0x146>
 80058b8:	6923      	ldr	r3, [r4, #16]
 80058ba:	4632      	mov	r2, r6
 80058bc:	4649      	mov	r1, r9
 80058be:	4640      	mov	r0, r8
 80058c0:	47d0      	blx	sl
 80058c2:	3001      	adds	r0, #1
 80058c4:	d0ad      	beq.n	8005822 <_printf_i+0x15a>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	079b      	lsls	r3, r3, #30
 80058ca:	d413      	bmi.n	80058f4 <_printf_i+0x22c>
 80058cc:	68e0      	ldr	r0, [r4, #12]
 80058ce:	9b03      	ldr	r3, [sp, #12]
 80058d0:	4298      	cmp	r0, r3
 80058d2:	bfb8      	it	lt
 80058d4:	4618      	movlt	r0, r3
 80058d6:	e7a6      	b.n	8005826 <_printf_i+0x15e>
 80058d8:	2301      	movs	r3, #1
 80058da:	4632      	mov	r2, r6
 80058dc:	4649      	mov	r1, r9
 80058de:	4640      	mov	r0, r8
 80058e0:	47d0      	blx	sl
 80058e2:	3001      	adds	r0, #1
 80058e4:	d09d      	beq.n	8005822 <_printf_i+0x15a>
 80058e6:	3501      	adds	r5, #1
 80058e8:	68e3      	ldr	r3, [r4, #12]
 80058ea:	9903      	ldr	r1, [sp, #12]
 80058ec:	1a5b      	subs	r3, r3, r1
 80058ee:	42ab      	cmp	r3, r5
 80058f0:	dcf2      	bgt.n	80058d8 <_printf_i+0x210>
 80058f2:	e7eb      	b.n	80058cc <_printf_i+0x204>
 80058f4:	2500      	movs	r5, #0
 80058f6:	f104 0619 	add.w	r6, r4, #25
 80058fa:	e7f5      	b.n	80058e8 <_printf_i+0x220>
 80058fc:	08005f88 	.word	0x08005f88
 8005900:	08005f99 	.word	0x08005f99

08005904 <fiprintf>:
 8005904:	b40e      	push	{r1, r2, r3}
 8005906:	b503      	push	{r0, r1, lr}
 8005908:	4601      	mov	r1, r0
 800590a:	ab03      	add	r3, sp, #12
 800590c:	4805      	ldr	r0, [pc, #20]	@ (8005924 <fiprintf+0x20>)
 800590e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005912:	6800      	ldr	r0, [r0, #0]
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	f7ff fd51 	bl	80053bc <_vfiprintf_r>
 800591a:	b002      	add	sp, #8
 800591c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005920:	b003      	add	sp, #12
 8005922:	4770      	bx	lr
 8005924:	20000040 	.word	0x20000040

08005928 <__swhatbuf_r>:
 8005928:	b570      	push	{r4, r5, r6, lr}
 800592a:	460c      	mov	r4, r1
 800592c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005930:	2900      	cmp	r1, #0
 8005932:	b096      	sub	sp, #88	@ 0x58
 8005934:	4615      	mov	r5, r2
 8005936:	461e      	mov	r6, r3
 8005938:	da0d      	bge.n	8005956 <__swhatbuf_r+0x2e>
 800593a:	89a3      	ldrh	r3, [r4, #12]
 800593c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005940:	f04f 0100 	mov.w	r1, #0
 8005944:	bf14      	ite	ne
 8005946:	2340      	movne	r3, #64	@ 0x40
 8005948:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800594c:	2000      	movs	r0, #0
 800594e:	6031      	str	r1, [r6, #0]
 8005950:	602b      	str	r3, [r5, #0]
 8005952:	b016      	add	sp, #88	@ 0x58
 8005954:	bd70      	pop	{r4, r5, r6, pc}
 8005956:	466a      	mov	r2, sp
 8005958:	f000 f87c 	bl	8005a54 <_fstat_r>
 800595c:	2800      	cmp	r0, #0
 800595e:	dbec      	blt.n	800593a <__swhatbuf_r+0x12>
 8005960:	9901      	ldr	r1, [sp, #4]
 8005962:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005966:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800596a:	4259      	negs	r1, r3
 800596c:	4159      	adcs	r1, r3
 800596e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005972:	e7eb      	b.n	800594c <__swhatbuf_r+0x24>

08005974 <__smakebuf_r>:
 8005974:	898b      	ldrh	r3, [r1, #12]
 8005976:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005978:	079d      	lsls	r5, r3, #30
 800597a:	4606      	mov	r6, r0
 800597c:	460c      	mov	r4, r1
 800597e:	d507      	bpl.n	8005990 <__smakebuf_r+0x1c>
 8005980:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	6123      	str	r3, [r4, #16]
 8005988:	2301      	movs	r3, #1
 800598a:	6163      	str	r3, [r4, #20]
 800598c:	b003      	add	sp, #12
 800598e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005990:	ab01      	add	r3, sp, #4
 8005992:	466a      	mov	r2, sp
 8005994:	f7ff ffc8 	bl	8005928 <__swhatbuf_r>
 8005998:	9f00      	ldr	r7, [sp, #0]
 800599a:	4605      	mov	r5, r0
 800599c:	4639      	mov	r1, r7
 800599e:	4630      	mov	r0, r6
 80059a0:	f7ff fc56 	bl	8005250 <_malloc_r>
 80059a4:	b948      	cbnz	r0, 80059ba <__smakebuf_r+0x46>
 80059a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059aa:	059a      	lsls	r2, r3, #22
 80059ac:	d4ee      	bmi.n	800598c <__smakebuf_r+0x18>
 80059ae:	f023 0303 	bic.w	r3, r3, #3
 80059b2:	f043 0302 	orr.w	r3, r3, #2
 80059b6:	81a3      	strh	r3, [r4, #12]
 80059b8:	e7e2      	b.n	8005980 <__smakebuf_r+0xc>
 80059ba:	89a3      	ldrh	r3, [r4, #12]
 80059bc:	6020      	str	r0, [r4, #0]
 80059be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059c2:	81a3      	strh	r3, [r4, #12]
 80059c4:	9b01      	ldr	r3, [sp, #4]
 80059c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80059ca:	b15b      	cbz	r3, 80059e4 <__smakebuf_r+0x70>
 80059cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059d0:	4630      	mov	r0, r6
 80059d2:	f000 f851 	bl	8005a78 <_isatty_r>
 80059d6:	b128      	cbz	r0, 80059e4 <__smakebuf_r+0x70>
 80059d8:	89a3      	ldrh	r3, [r4, #12]
 80059da:	f023 0303 	bic.w	r3, r3, #3
 80059de:	f043 0301 	orr.w	r3, r3, #1
 80059e2:	81a3      	strh	r3, [r4, #12]
 80059e4:	89a3      	ldrh	r3, [r4, #12]
 80059e6:	431d      	orrs	r5, r3
 80059e8:	81a5      	strh	r5, [r4, #12]
 80059ea:	e7cf      	b.n	800598c <__smakebuf_r+0x18>

080059ec <_putc_r>:
 80059ec:	b570      	push	{r4, r5, r6, lr}
 80059ee:	460d      	mov	r5, r1
 80059f0:	4614      	mov	r4, r2
 80059f2:	4606      	mov	r6, r0
 80059f4:	b118      	cbz	r0, 80059fe <_putc_r+0x12>
 80059f6:	6a03      	ldr	r3, [r0, #32]
 80059f8:	b90b      	cbnz	r3, 80059fe <_putc_r+0x12>
 80059fa:	f7ff f8cf 	bl	8004b9c <__sinit>
 80059fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a00:	07d8      	lsls	r0, r3, #31
 8005a02:	d405      	bmi.n	8005a10 <_putc_r+0x24>
 8005a04:	89a3      	ldrh	r3, [r4, #12]
 8005a06:	0599      	lsls	r1, r3, #22
 8005a08:	d402      	bmi.n	8005a10 <_putc_r+0x24>
 8005a0a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a0c:	f7ff fb8b 	bl	8005126 <__retarget_lock_acquire_recursive>
 8005a10:	68a3      	ldr	r3, [r4, #8]
 8005a12:	3b01      	subs	r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	60a3      	str	r3, [r4, #8]
 8005a18:	da05      	bge.n	8005a26 <_putc_r+0x3a>
 8005a1a:	69a2      	ldr	r2, [r4, #24]
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	db12      	blt.n	8005a46 <_putc_r+0x5a>
 8005a20:	b2eb      	uxtb	r3, r5
 8005a22:	2b0a      	cmp	r3, #10
 8005a24:	d00f      	beq.n	8005a46 <_putc_r+0x5a>
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	1c5a      	adds	r2, r3, #1
 8005a2a:	6022      	str	r2, [r4, #0]
 8005a2c:	701d      	strb	r5, [r3, #0]
 8005a2e:	b2ed      	uxtb	r5, r5
 8005a30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a32:	07da      	lsls	r2, r3, #31
 8005a34:	d405      	bmi.n	8005a42 <_putc_r+0x56>
 8005a36:	89a3      	ldrh	r3, [r4, #12]
 8005a38:	059b      	lsls	r3, r3, #22
 8005a3a:	d402      	bmi.n	8005a42 <_putc_r+0x56>
 8005a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a3e:	f7ff fb73 	bl	8005128 <__retarget_lock_release_recursive>
 8005a42:	4628      	mov	r0, r5
 8005a44:	bd70      	pop	{r4, r5, r6, pc}
 8005a46:	4629      	mov	r1, r5
 8005a48:	4622      	mov	r2, r4
 8005a4a:	4630      	mov	r0, r6
 8005a4c:	f7ff fa4b 	bl	8004ee6 <__swbuf_r>
 8005a50:	4605      	mov	r5, r0
 8005a52:	e7ed      	b.n	8005a30 <_putc_r+0x44>

08005a54 <_fstat_r>:
 8005a54:	b538      	push	{r3, r4, r5, lr}
 8005a56:	4d07      	ldr	r5, [pc, #28]	@ (8005a74 <_fstat_r+0x20>)
 8005a58:	2300      	movs	r3, #0
 8005a5a:	4604      	mov	r4, r0
 8005a5c:	4608      	mov	r0, r1
 8005a5e:	4611      	mov	r1, r2
 8005a60:	602b      	str	r3, [r5, #0]
 8005a62:	f7fb fc3a 	bl	80012da <_fstat>
 8005a66:	1c43      	adds	r3, r0, #1
 8005a68:	d102      	bne.n	8005a70 <_fstat_r+0x1c>
 8005a6a:	682b      	ldr	r3, [r5, #0]
 8005a6c:	b103      	cbz	r3, 8005a70 <_fstat_r+0x1c>
 8005a6e:	6023      	str	r3, [r4, #0]
 8005a70:	bd38      	pop	{r3, r4, r5, pc}
 8005a72:	bf00      	nop
 8005a74:	20000384 	.word	0x20000384

08005a78 <_isatty_r>:
 8005a78:	b538      	push	{r3, r4, r5, lr}
 8005a7a:	4d06      	ldr	r5, [pc, #24]	@ (8005a94 <_isatty_r+0x1c>)
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	4604      	mov	r4, r0
 8005a80:	4608      	mov	r0, r1
 8005a82:	602b      	str	r3, [r5, #0]
 8005a84:	f7fb fc39 	bl	80012fa <_isatty>
 8005a88:	1c43      	adds	r3, r0, #1
 8005a8a:	d102      	bne.n	8005a92 <_isatty_r+0x1a>
 8005a8c:	682b      	ldr	r3, [r5, #0]
 8005a8e:	b103      	cbz	r3, 8005a92 <_isatty_r+0x1a>
 8005a90:	6023      	str	r3, [r4, #0]
 8005a92:	bd38      	pop	{r3, r4, r5, pc}
 8005a94:	20000384 	.word	0x20000384

08005a98 <_sbrk_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4d06      	ldr	r5, [pc, #24]	@ (8005ab4 <_sbrk_r+0x1c>)
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	4608      	mov	r0, r1
 8005aa2:	602b      	str	r3, [r5, #0]
 8005aa4:	f7fb fc42 	bl	800132c <_sbrk>
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	d102      	bne.n	8005ab2 <_sbrk_r+0x1a>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	b103      	cbz	r3, 8005ab2 <_sbrk_r+0x1a>
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
 8005ab4:	20000384 	.word	0x20000384

08005ab8 <abort>:
 8005ab8:	b508      	push	{r3, lr}
 8005aba:	2006      	movs	r0, #6
 8005abc:	f000 f82c 	bl	8005b18 <raise>
 8005ac0:	2001      	movs	r0, #1
 8005ac2:	f7fb fbba 	bl	800123a <_exit>

08005ac6 <_raise_r>:
 8005ac6:	291f      	cmp	r1, #31
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	4605      	mov	r5, r0
 8005acc:	460c      	mov	r4, r1
 8005ace:	d904      	bls.n	8005ada <_raise_r+0x14>
 8005ad0:	2316      	movs	r3, #22
 8005ad2:	6003      	str	r3, [r0, #0]
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad8:	bd38      	pop	{r3, r4, r5, pc}
 8005ada:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005adc:	b112      	cbz	r2, 8005ae4 <_raise_r+0x1e>
 8005ade:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ae2:	b94b      	cbnz	r3, 8005af8 <_raise_r+0x32>
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	f000 f831 	bl	8005b4c <_getpid_r>
 8005aea:	4622      	mov	r2, r4
 8005aec:	4601      	mov	r1, r0
 8005aee:	4628      	mov	r0, r5
 8005af0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005af4:	f000 b818 	b.w	8005b28 <_kill_r>
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d00a      	beq.n	8005b12 <_raise_r+0x4c>
 8005afc:	1c59      	adds	r1, r3, #1
 8005afe:	d103      	bne.n	8005b08 <_raise_r+0x42>
 8005b00:	2316      	movs	r3, #22
 8005b02:	6003      	str	r3, [r0, #0]
 8005b04:	2001      	movs	r0, #1
 8005b06:	e7e7      	b.n	8005ad8 <_raise_r+0x12>
 8005b08:	2100      	movs	r1, #0
 8005b0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005b0e:	4620      	mov	r0, r4
 8005b10:	4798      	blx	r3
 8005b12:	2000      	movs	r0, #0
 8005b14:	e7e0      	b.n	8005ad8 <_raise_r+0x12>
	...

08005b18 <raise>:
 8005b18:	4b02      	ldr	r3, [pc, #8]	@ (8005b24 <raise+0xc>)
 8005b1a:	4601      	mov	r1, r0
 8005b1c:	6818      	ldr	r0, [r3, #0]
 8005b1e:	f7ff bfd2 	b.w	8005ac6 <_raise_r>
 8005b22:	bf00      	nop
 8005b24:	20000040 	.word	0x20000040

08005b28 <_kill_r>:
 8005b28:	b538      	push	{r3, r4, r5, lr}
 8005b2a:	4d07      	ldr	r5, [pc, #28]	@ (8005b48 <_kill_r+0x20>)
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	4604      	mov	r4, r0
 8005b30:	4608      	mov	r0, r1
 8005b32:	4611      	mov	r1, r2
 8005b34:	602b      	str	r3, [r5, #0]
 8005b36:	f7fb fb70 	bl	800121a <_kill>
 8005b3a:	1c43      	adds	r3, r0, #1
 8005b3c:	d102      	bne.n	8005b44 <_kill_r+0x1c>
 8005b3e:	682b      	ldr	r3, [r5, #0]
 8005b40:	b103      	cbz	r3, 8005b44 <_kill_r+0x1c>
 8005b42:	6023      	str	r3, [r4, #0]
 8005b44:	bd38      	pop	{r3, r4, r5, pc}
 8005b46:	bf00      	nop
 8005b48:	20000384 	.word	0x20000384

08005b4c <_getpid_r>:
 8005b4c:	f7fb bb5d 	b.w	800120a <_getpid>

08005b50 <_init>:
 8005b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b52:	bf00      	nop
 8005b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b56:	bc08      	pop	{r3}
 8005b58:	469e      	mov	lr, r3
 8005b5a:	4770      	bx	lr

08005b5c <_fini>:
 8005b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5e:	bf00      	nop
 8005b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b62:	bc08      	pop	{r3}
 8005b64:	469e      	mov	lr, r3
 8005b66:	4770      	bx	lr
