Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 26 16:55:44 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file filter2D_hls_5_timing_summary_routed.rpt -rpx filter2D_hls_5_timing_summary_routed.rpx -warn_on_violation
| Design       : filter2D_hls_5
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 91 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.132        0.000                      0                 6167        0.097        0.000                      0                 6167        2.020        0.000                       0                  2741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        6.061        0.000                      0                  148        0.210        0.000                      0                  148        5.500        0.000                       0                    79  
ap_clk              0.132        0.000                      0                 5952        0.097        0.000                      0                 5952        2.020        0.000                       0                  2662  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        2.855        0.000                      0                    5        0.378        0.000                      0                    5  
AXI_LITE_clk  ap_clk              1.213        0.000                      0                   75        0.142        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.542ns (25.995%)  route 4.390ns (74.005%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT4 (Prop_lut4_I0_O)        0.152     4.606 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[7]_i_4/O
                         net (fo=3, routed)           0.826     5.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.326     5.758 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2/O
                         net (fo=1, routed)           1.023     6.781    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.905 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     6.905    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_92
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.188ns (20.996%)  route 4.470ns (79.004%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.578 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[31]_i_4/O
                         net (fo=30, routed)          1.929     6.507    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_1
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.631 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     6.631    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_81
    SLICE_X36Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.188ns (21.033%)  route 4.460ns (78.967%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.578 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[31]_i_4/O
                         net (fo=30, routed)          1.919     6.497    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_1
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.621 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     6.621    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_80
    SLICE_X36Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.081    12.970    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.542ns (27.650%)  route 4.035ns (72.350%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT4 (Prop_lut4_I0_O)        0.152     4.606 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[7]_i_4/O
                         net (fo=3, routed)           0.827     5.433    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.326     5.759 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_2/O
                         net (fo=1, routed)           0.667     6.426    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.550 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     6.550    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_93
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.081    12.970    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 2.702ns (48.977%)  route 2.815ns (51.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/AXI_LITE_clk
    RAMB36_X1Y8          RAMB36E1                                     r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     3.427 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/DOBDO[25]
                         net (fo=2, routed)           1.709     5.136    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/DOBDO[25]
    SLICE_X28Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.260 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[25]_i_2/O
                         net (fo=1, routed)           1.106     6.366    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[25]_i_2_n_0
    SLICE_X28Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.490 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     6.490    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_70
    SLICE_X28Y52         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X28Y52         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[25]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.029    12.918    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.188ns (21.734%)  route 4.278ns (78.266%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.578 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[31]_i_4/O
                         net (fo=30, routed)          1.737     6.315    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_1
    SLICE_X28Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.439 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     6.439    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_64
    SLICE_X28Y52         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X28Y52         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[31]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.031    12.920    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.702ns (49.035%)  route 2.808ns (50.965%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/AXI_LITE_clk
    RAMB36_X1Y8          RAMB36E1                                     r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      2.454     3.427 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/DOBDO[23]
                         net (fo=2, routed)           1.914     5.341    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/DOBDO[23]
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.465 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[23]_i_2/O
                         net (fo=1, routed)           0.894     6.359    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[23]_i_2_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.483 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     6.483    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_72
    SLICE_X32Y52         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y52         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[23]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.188ns (21.584%)  route 4.316ns (78.416%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.578 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[31]_i_4/O
                         net (fo=30, routed)          1.775     6.353    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_1
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.477 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     6.477    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_76
    SLICE_X36Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[19]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.079    12.968    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.702ns (49.600%)  route 2.746ns (50.400%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/AXI_LITE_clk
    RAMB36_X1Y8          RAMB36E1                                     r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     3.427 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/DOBDO[8]
                         net (fo=2, routed)           1.706     5.133    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/DOBDO[8]
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[8]_i_2/O
                         net (fo=1, routed)           1.039     6.297    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[8]_i_2_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.421 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     6.421    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_87
    SLICE_X34Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X34Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[8]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.542ns (28.398%)  route 3.888ns (71.602%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT4 (Prop_lut4_I0_O)        0.152     4.606 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[7]_i_4/O
                         net (fo=3, routed)           0.320     4.926    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.326     5.252 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_2/O
                         net (fo=1, routed)           1.027     6.279    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.403 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     6.403    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_88
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.079    12.968    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  6.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rdata_reg[0]_i_2/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X29Y47         FDRE                                         r  rdata_reg[0]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[0]_i_2/Q
                         net (fo=1, routed)           0.137     0.688    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata_reg[0]_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.733 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.733    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_95
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     0.524    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/Q
                         net (fo=3, routed)           0.170     0.721    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.766 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.766    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092     0.524    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata_reg[1]_i_3/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.640%)  route 0.204ns (52.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X24Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg/Q
                         net (fo=6, routed)           0.204     0.756    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg_n_0
    SLICE_X27Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.801 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_7/O
                         net (fo=1, routed)           0.000     0.801    filter2D_hls_5_CONTROL_BUS_s_axi_U_n_66
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    AXI_LITE_clk
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y46         FDRE (Hold_fdre_C_D)         0.092     0.524    rdata_reg[1]_i_3
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rdata_reg[1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata_reg[13]_i_3/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.029%)  route 0.153ns (51.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[1]_i_3/Q
                         net (fo=64, routed)          0.153     0.704    rdata_reg[1]_i_3_n_0
    SLICE_X26Y46         FDRE                                         r  rdata_reg[13]_i_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    AXI_LITE_clk
    SLICE_X26Y46         FDRE                                         r  rdata_reg[13]_i_3/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y46         FDRE (Hold_fdre_C_CE)       -0.016     0.416    rdata_reg[13]_i_3
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rdata_reg[1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata_reg[20]_i_3/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.029%)  route 0.153ns (51.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[1]_i_3/Q
                         net (fo=64, routed)          0.153     0.704    rdata_reg[1]_i_3_n_0
    SLICE_X26Y46         FDRE                                         r  rdata_reg[20]_i_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    AXI_LITE_clk
    SLICE_X26Y46         FDRE                                         r  rdata_reg[20]_i_3/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y46         FDRE (Hold_fdre_C_CE)       -0.016     0.416    rdata_reg[20]_i_3
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rdata_reg[1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata_reg[29]_i_3/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.029%)  route 0.153ns (51.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[1]_i_3/Q
                         net (fo=64, routed)          0.153     0.704    rdata_reg[1]_i_3_n_0
    SLICE_X26Y46         FDRE                                         r  rdata_reg[29]_i_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    AXI_LITE_clk
    SLICE_X26Y46         FDRE                                         r  rdata_reg[29]_i_3/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y46         FDRE (Hold_fdre_C_CE)       -0.016     0.416    rdata_reg[29]_i_3
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rdata_reg[1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata_reg[2]_i_3/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.767%)  route 0.174ns (55.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[1]_i_3/Q
                         net (fo=64, routed)          0.174     0.725    rdata_reg[1]_i_3_n_0
    SLICE_X26Y47         FDRE                                         r  rdata_reg[2]_i_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    AXI_LITE_clk
    SLICE_X26Y47         FDRE                                         r  rdata_reg[2]_i_3/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y47         FDRE (Hold_fdre_C_CE)       -0.016     0.416    rdata_reg[2]_i_3
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rdata_reg[1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata_reg[3]_i_3/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.767%)  route 0.174ns (55.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[1]_i_3/Q
                         net (fo=64, routed)          0.174     0.725    rdata_reg[1]_i_3_n_0
    SLICE_X26Y47         FDRE                                         r  rdata_reg[3]_i_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    AXI_LITE_clk
    SLICE_X26Y47         FDRE                                         r  rdata_reg[3]_i_3/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y47         FDRE (Hold_fdre_C_CE)       -0.016     0.416    rdata_reg[3]_i_3
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rdata_reg[1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata_reg[7]_i_3/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.767%)  route 0.174ns (55.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X27Y46         FDRE                                         r  rdata_reg[1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[1]_i_3/Q
                         net (fo=64, routed)          0.174     0.725    rdata_reg[1]_i_3_n_0
    SLICE_X26Y47         FDRE                                         r  rdata_reg[7]_i_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    AXI_LITE_clk
    SLICE_X26Y47         FDRE                                         r  rdata_reg[7]_i_3/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y47         FDRE (Hold_fdre_C_CE)       -0.016     0.416    rdata_reg[7]_i_3
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rdata_reg[27]_i_3/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.254ns (58.732%)  route 0.178ns (41.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X30Y51         FDRE                                         r  rdata_reg[27]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  rdata_reg[27]_i_3/Q
                         net (fo=1, routed)           0.127     0.701    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata_reg[27]_i_3
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[27]_i_2/O
                         net (fo=1, routed)           0.051     0.798    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[27]_i_2_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.843 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.843    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_68
    SLICE_X29Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.091     0.523    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.000      9.056      RAMB36_X1Y8   filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X29Y49  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X24Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X29Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X34Y51  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X32Y47  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X37Y47  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X38Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X36Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X36Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y49  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X24Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X34Y51  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X32Y47  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X37Y47  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X38Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X32Y49  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y49  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y49  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X24Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X24Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_write_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y48  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X34Y51  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X34Y51  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X32Y47  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X32Y47  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.922ns (49.981%)  route 2.924ns (50.019%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X38Y22         FDRE                                         r  Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/Q
                         net (fo=17, routed)          0.907     2.358    Filter2D_U0/OP2_V_3_1_i_reg_3325_reg_n_0_[4]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.321     2.679 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_33/O
                         net (fo=1, routed)           0.777     3.456    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_33_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I3_O)        0.332     3.788 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_22/O
                         net (fo=1, routed)           0.000     3.788    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_22_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.168 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.009     4.177    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.396 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_4/O[0]
                         net (fo=4, routed)           0.767     5.163    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_4_n_7
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.295     5.458 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_4/O
                         net (fo=2, routed)           0.464     5.922    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.046 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_8/O
                         net (fo=1, routed)           0.000     6.046    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_8_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.596 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.596    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.819 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.819    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_1_n_7
    SLICE_X40Y26         FDRE                                         r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X40Y26         FDRE                                         r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 Filter2D_U0/A[2]__12/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.543ns (43.732%)  route 3.272ns (56.268%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X31Y32         FDRE                                         r  Filter2D_U0/A[2]__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Filter2D_U0/A[2]__12/Q
                         net (fo=17, routed)          1.355     2.784    Filter2D_U0/A[2]__12_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.908 r  Filter2D_U0/r_V_2_4_3_i_reg_4003[10]_i_13/O
                         net (fo=2, routed)           0.656     3.564    Filter2D_U0/r_V_2_4_3_i_reg_4003[10]_i_13_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  Filter2D_U0/r_V_2_4_3_i_reg_4003[10]_i_17/O
                         net (fo=1, routed)           0.000     3.688    Filter2D_U0/r_V_2_4_3_i_reg_4003[10]_i_17_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.089 r  Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.089    Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[10]_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.317 r  Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.671     4.988    Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[14]_i_10_n_1
    SLICE_X28Y36         LUT5 (Prop_lut5_I2_O)        0.313     5.301 r  Filter2D_U0/r_V_2_4_3_i_reg_4003[14]_i_4/O
                         net (fo=2, routed)           0.590     5.891    Filter2D_U0/r_V_2_4_3_i_reg_4003[14]_i_4_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     6.015 r  Filter2D_U0/r_V_2_4_3_i_reg_4003[14]_i_8/O
                         net (fo=1, routed)           0.000     6.015    Filter2D_U0/r_V_2_4_3_i_reg_4003[14]_i_8_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.565 r  Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.565    Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[14]_i_1_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.788 r  Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.788    Filter2D_U0/tmp_83_fu_2587_p1[15]
    SLICE_X28Y35         FDRE                                         r  Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X28Y35         FDRE                                         r  Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[15]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_4_3_i_reg_4003_reg[15]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 Filter2D_U0/A[5]__6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 2.609ns (45.101%)  route 3.176ns (54.899%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X26Y19         FDRE                                         r  Filter2D_U0/A[5]__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Filter2D_U0/A[5]__6/Q
                         net (fo=16, routed)          1.173     2.664    Filter2D_U0/A[5]__6_n_0
    SLICE_X26Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.788 r  Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_19/O
                         net (fo=2, routed)           0.440     3.227    Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_19_n_0
    SLICE_X24Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_23/O
                         net (fo=1, routed)           0.000     3.351    Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.991 r  Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[14]_i_11/O[3]
                         net (fo=4, routed)           0.979     4.971    Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[14]_i_11_n_4
    SLICE_X25Y28         LUT5 (Prop_lut5_I3_O)        0.306     5.277 r  Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_4/O
                         net (fo=2, routed)           0.584     5.861    Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_4_n_0
    SLICE_X25Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.985 r  Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_8/O
                         net (fo=1, routed)           0.000     5.985    Filter2D_U0/r_V_2_2_4_i_reg_3917[14]_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.535 r  Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.535    Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[14]_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.758 r  Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.758    Filter2D_U0/r_V_2_2_4_i_fu_2450_p2[15]
    SLICE_X25Y27         FDRE                                         r  Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X25Y27         FDRE                                         r  Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[15]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X25Y27         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_2_4_i_reg_3917_reg[15]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.544ns (44.011%)  route 3.236ns (55.989%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X30Y21         FDRE                                         r  Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/Q
                         net (fo=17, routed)          1.236     2.727    Filter2D_U0/OP2_V_2_2_i_reg_3305_reg_n_0_[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[2]_i_2/O
                         net (fo=1, routed)           0.779     3.630    Filter2D_U0/r_V_2_2_2_i_reg_3906[2]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.015 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.015    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[2]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.129    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_10_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.357 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.629     4.985    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_10_n_1
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.313     5.298 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_11/O
                         net (fo=1, routed)           0.584     5.882    Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_11_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.006 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_6/O
                         net (fo=1, routed)           0.000     6.006    Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_6_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.407 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.407    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.530    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_1_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.753 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.753    Filter2D_U0/r_V_2_2_2_i_fu_2434_p2[15]
    SLICE_X29Y25         FDRE                                         r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X29Y25         FDRE                                         r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[15]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[15]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.541ns (44.050%)  route 3.227ns (55.950%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X30Y21         FDRE                                         r  Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/Q
                         net (fo=17, routed)          1.236     2.727    Filter2D_U0/OP2_V_2_2_i_reg_3305_reg_n_0_[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[2]_i_2/O
                         net (fo=1, routed)           0.779     3.630    Filter2D_U0/r_V_2_2_2_i_reg_3906[2]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.015 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.015    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[2]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.129    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_10_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.357 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.629     4.985    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_10_n_1
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.313     5.298 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_11/O
                         net (fo=1, routed)           0.584     5.882    Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_11_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.006 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_6/O
                         net (fo=1, routed)           0.000     6.006    Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_6_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.407 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.407    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.741    Filter2D_U0/r_V_2_2_2_i_fu_2434_p2[12]
    SLICE_X29Y24         FDRE                                         r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X29Y24         FDRE                                         r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[12]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[12]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.520ns (43.846%)  route 3.227ns (56.154%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X30Y21         FDRE                                         r  Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Filter2D_U0/OP2_V_2_2_i_reg_3305_reg[2]/Q
                         net (fo=17, routed)          1.236     2.727    Filter2D_U0/OP2_V_2_2_i_reg_3305_reg_n_0_[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[2]_i_2/O
                         net (fo=1, routed)           0.779     3.630    Filter2D_U0/r_V_2_2_2_i_reg_3906[2]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.015 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.015    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[2]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.129    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_10_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.357 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.629     4.985    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_10_n_1
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.313     5.298 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_11/O
                         net (fo=1, routed)           0.584     5.882    Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_11_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.006 r  Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_6/O
                         net (fo=1, routed)           0.000     6.006    Filter2D_U0/r_V_2_2_2_i_reg_3906[10]_i_6_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.407 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.407    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[10]_i_1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.720 r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.720    Filter2D_U0/r_V_2_2_2_i_fu_2434_p2[14]
    SLICE_X29Y24         FDRE                                         r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X29Y24         FDRE                                         r  Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_2_2_i_reg_3906_reg[14]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_proc_U0/kernel_val_2_V_3_reg_962_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 2.790ns (51.105%)  route 2.669ns (48.895%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     3.427 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.132     4.559    filter2D_hls_5_CONTROL_BUS_s_axi_U/DOADO[17]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.683 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/kernel_val_0_V_0_reg_832[1]_i_2/O
                         net (fo=1, routed)           0.000     4.683    filter2D_hls_5_CONTROL_BUS_s_axi_U/kernel_val_0_V_0_reg_832[1]_i_2_n_0
    SLICE_X25Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.895 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/kernel_val_0_V_0_reg_832_reg[1]_i_1/O
                         net (fo=25, routed)          1.538     6.432    Block_proc_U0/in[1]
    SLICE_X22Y22         FDRE                                         r  Block_proc_U0/kernel_val_2_V_3_reg_962_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Block_proc_U0/ap_clk
    SLICE_X22Y22         FDRE                                         r  Block_proc_U0/kernel_val_2_V_3_reg_962_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X22Y22         FDRE (Setup_fdre_C_D)       -0.220     6.669    Block_proc_U0/kernel_val_2_V_3_reg_962_reg[1]
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/exitcond_flatten_reg_381_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/out_stream_user_V_tm_reg_415_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.959ns (34.164%)  route 3.775ns (65.836%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X44Y56         FDRE                                         r  Loop_2_proc_U0/exitcond_flatten_reg_381_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/exitcond_flatten_reg_381_reg[0]/Q
                         net (fo=89, routed)          0.967     2.396    Loop_2_proc_U0/exitcond_flatten_reg_381_reg_n_0_[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.520 r  Loop_2_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_7/O
                         net (fo=2, routed)           0.728     3.247    Loop_2_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_7_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.371 r  Loop_2_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.371    Loop_2_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.941 r  Loop_2_proc_U0/exitcond1_i_i8_fu_228_p2_carry/CO[2]
                         net (fo=21, routed)          0.581     4.523    Loop_2_proc_U0/p_0_in
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.313     4.836 f  Loop_2_proc_U0/tmp_79_mid2_v_reg_410[1]_i_1/O
                         net (fo=2, routed)           0.892     5.727    Loop_2_proc_U0/tmp_1_fu_265_p1[1]
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.851 f  Loop_2_proc_U0/out_stream_user_V_tm_reg_415[0]_i_5/O
                         net (fo=1, routed)           0.302     6.153    Loop_2_proc_U0/out_stream_user_V_tm_reg_415[0]_i_5_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.277 f  Loop_2_proc_U0/out_stream_user_V_tm_reg_415[0]_i_3/O
                         net (fo=1, routed)           0.306     6.583    Loop_2_proc_U0/out_stream_user_V_tm_reg_415[0]_i_3_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.707 r  Loop_2_proc_U0/out_stream_user_V_tm_reg_415[0]_i_1/O
                         net (fo=1, routed)           0.000     6.707    Loop_2_proc_U0/out_stream_user_V_tm_reg_415[0]_i_1_n_0
    SLICE_X46Y56         FDRE                                         r  Loop_2_proc_U0/out_stream_user_V_tm_reg_415_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  Loop_2_proc_U0/out_stream_user_V_tm_reg_415_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)        0.077     6.966    Loop_2_proc_U0/out_stream_user_V_tm_reg_415_reg[0]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 2.789ns (48.816%)  route 2.924ns (51.184%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X38Y22         FDRE                                         r  Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/Q
                         net (fo=17, routed)          0.907     2.358    Filter2D_U0/OP2_V_3_1_i_reg_3325_reg_n_0_[4]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.321     2.679 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_33/O
                         net (fo=1, routed)           0.777     3.456    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_33_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I3_O)        0.332     3.788 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_22/O
                         net (fo=1, routed)           0.000     3.788    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_22_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.168 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.009     4.177    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.396 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_4/O[0]
                         net (fo=4, routed)           0.767     5.163    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_4_n_7
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.295     5.458 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_4/O
                         net (fo=2, routed)           0.464     5.922    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.046 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_8/O
                         net (fo=1, routed)           0.000     6.046    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_8_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.686 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.686    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_1_n_4
    SLICE_X40Y25         FDRE                                         r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X40Y25         FDRE                                         r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 Filter2D_U0/r_V_2_0_1_i_reg_3831_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/p_Val2_4_0_1_i_reg_3871_reg/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 2.305ns (58.351%)  route 1.645ns (41.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  Filter2D_U0/r_V_2_0_1_i_reg_3831_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.305     3.278 r  Filter2D_U0/r_V_2_0_1_i_reg_3831_reg/P[15]
                         net (fo=33, routed)          1.645     4.923    Filter2D_U0/r_V_2_0_1_i_reg_3831_reg_n_90
    DSP48_X2Y8           DSP48E1                                      r  Filter2D_U0/p_Val2_4_0_1_i_reg_3871_reg/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    DSP48_X2Y8           DSP48E1                                      r  Filter2D_U0/p_Val2_4_0_1_i_reg_3871_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y8           DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.701     5.188    Filter2D_U0/p_Val2_4_0_1_i_reg_3871_reg
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_30_reg_3771_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/A[5]__19_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X51Y32         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_30_reg_3771_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  Filter2D_U0/src_kernel_win_0_va_30_reg_3771_reg[5]/Q
                         net (fo=1, routed)           0.119     0.658    Filter2D_U0/src_kernel_win_0_va_30_reg_3771[5]
    SLICE_X50Y32         SRL16E                                       r  Filter2D_U0/A[5]__19_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X50Y32         SRL16E                                       r  Filter2D_U0/A[5]__19_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     0.561    Filter2D_U0/A[5]__19_srl2
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Filter2D_U0/right_border_buf_0_13_fu_666_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/right_border_buf_0_9_fu_650_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X53Y26         FDRE                                         r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[6]/Q
                         net (fo=2, routed)           0.056     0.607    Filter2D_U0/right_border_buf_0_13_fu_666[6]
    SLICE_X53Y26         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X53Y26         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.075     0.507    Filter2D_U0/right_border_buf_0_9_fu_650_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Block_proc_U0/kernel_val_3_V_3_reg_1012_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Block_proc_U0/ap_clk
    SLICE_X41Y35         FDRE                                         r  Block_proc_U0/kernel_val_3_V_3_reg_1012_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_proc_U0/kernel_val_3_V_3_reg_1012_reg[4]/Q
                         net (fo=1, routed)           0.099     0.650    kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/in[4]
    SLICE_X42Y34         SRL16E                                       r  kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/ap_clk
    SLICE_X42Y34         SRL16E                                       r  kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Filter2D_U0/right_border_buf_0_13_fu_666_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/right_border_buf_0_9_fu_650_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X47Y22         FDRE                                         r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[3]/Q
                         net (fo=2, routed)           0.056     0.607    Filter2D_U0/right_border_buf_0_13_fu_666[3]
    SLICE_X47Y22         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X47Y22         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.071     0.503    Filter2D_U0/right_border_buf_0_9_fu_650_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Filter2D_U0/right_border_buf_0_13_fu_666_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/right_border_buf_0_9_fu_650_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X55Y25         FDRE                                         r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[5]/Q
                         net (fo=2, routed)           0.056     0.607    Filter2D_U0/right_border_buf_0_13_fu_666[5]
    SLICE_X55Y25         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X55Y25         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.071     0.503    Filter2D_U0/right_border_buf_0_9_fu_650_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Filter2D_U0/right_border_buf_0_13_fu_666_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/right_border_buf_0_9_fu_650_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X53Y26         FDRE                                         r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[7]/Q
                         net (fo=2, routed)           0.056     0.607    Filter2D_U0/right_border_buf_0_13_fu_666[7]
    SLICE_X53Y26         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X53Y26         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.071     0.503    Filter2D_U0/right_border_buf_0_9_fu_650_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Block_proc_U0/kernel_val_2_V_2_reg_952_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Block_proc_U0/ap_clk
    SLICE_X29Y21         FDRE                                         r  Block_proc_U0/kernel_val_2_V_2_reg_952_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_proc_U0/kernel_val_2_V_2_reg_952_reg[6]/Q
                         net (fo=1, routed)           0.101     0.652    kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/in[6]
    SLICE_X30Y21         SRL16E                                       r  kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/ap_clk
    SLICE_X30Y21         SRL16E                                       r  kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.541    kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Block_proc_U0/kernel_val_3_V_3_reg_1012_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Block_proc_U0/ap_clk
    SLICE_X41Y34         FDRE                                         r  Block_proc_U0/kernel_val_3_V_3_reg_1012_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_proc_U0/kernel_val_3_V_3_reg_1012_reg[6]/Q
                         net (fo=1, routed)           0.101     0.652    kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/in[6]
    SLICE_X42Y34         SRL16E                                       r  kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/ap_clk
    SLICE_X42Y34         SRL16E                                       r  kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.541    kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Block_proc_U0/kernel_val_2_V_2_reg_952_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Block_proc_U0/ap_clk
    SLICE_X29Y21         FDRE                                         r  Block_proc_U0/kernel_val_2_V_2_reg_952_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_proc_U0/kernel_val_2_V_2_reg_952_reg[1]/Q
                         net (fo=1, routed)           0.102     0.653    kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/in[1]
    SLICE_X30Y21         SRL16E                                       r  kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/ap_clk
    SLICE_X30Y21         SRL16E                                       r  kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.541    kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Filter2D_U0/right_border_buf_0_13_fu_666_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/right_border_buf_0_9_fu_650_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X43Y20         FDRE                                         r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/right_border_buf_0_13_fu_666_reg[1]/Q
                         net (fo=2, routed)           0.068     0.619    Filter2D_U0/right_border_buf_0_13_fu_666[1]
    SLICE_X43Y20         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X43Y20         FDRE                                         r  Filter2D_U0/right_border_buf_0_9_fu_650_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.071     0.503    Filter2D_U0/right_border_buf_0_9_fu_650_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB36_X1Y8   filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y9   Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y7   Filter2D_U0/k_buf_0_val_6_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y8   Filter2D_U0/k_buf_0_val_7_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y10  Filter2D_U0/k_buf_0_val_8_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y6   Filter2D_U0/k_buf_0_val_9_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y9   Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y7   Filter2D_U0/k_buf_0_val_6_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y8   Filter2D_U0/k_buf_0_val_7_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y10  Filter2D_U0/k_buf_0_val_8_U/Filter2D_k_buf_0_cud_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y21  Filter2D_U0/A[0]__13_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y21  Filter2D_U0/A[0]__13_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y27  Filter2D_U0/A[0]__15_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y27  Filter2D_U0/A[0]__15_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X36Y31  Filter2D_U0/A[0]__17_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X36Y31  Filter2D_U0/A[0]__17_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y28  Filter2D_U0/A[0]__19_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y28  Filter2D_U0/A[0]__19_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y30  Filter2D_U0/A[0]__21_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y30  Filter2D_U0/A[0]__21_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y21  Filter2D_U0/A[0]__13_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y21  Filter2D_U0/A[0]__13_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y27  Filter2D_U0/A[0]__15_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y27  Filter2D_U0/A[0]__15_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X36Y31  Filter2D_U0/A[0]__17_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X36Y31  Filter2D_U0/A[0]__17_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y28  Filter2D_U0/A[0]__19_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y28  Filter2D_U0/A[0]__19_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y30  Filter2D_U0/A[0]__21_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y30  Filter2D_U0/A[0]__21_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        3.092ns  (logic 0.828ns (26.782%)  route 2.264ns (73.218%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     6.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          1.817     9.246    filter2D_hls_5_CONTROL_BUS_s_axi_U/Filter2D_U0_ap_start
    SLICE_X27Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.370 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.295     9.665    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.789 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.151     9.941    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_rows_reg[0]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.065 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    10.065    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_95
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.031    12.920    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.598ns  (logic 0.828ns (31.869%)  route 1.770ns (68.131%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     6.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X27Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.827     8.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.380 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_8/O
                         net (fo=1, routed)           0.296     8.676    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_8_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.800 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.647     9.447    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_rows_reg[1]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.571 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     9.571    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_94
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.029    12.918    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.625ns  (logic 0.766ns (29.186%)  route 1.859ns (70.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     6.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.832     8.323    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_auto_restart
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.447 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_2/O
                         net (fo=1, routed)           1.027     9.474    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.598 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     9.598    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_88
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.079    12.968    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.395ns  (logic 0.900ns (37.580%)  route 1.495ns (62.420%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     6.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X30Y42         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.478     7.451 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.828     8.279    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_ap_idle
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.298     8.577 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_2/O
                         net (fo=1, routed)           0.667     9.244    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.368 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.368    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_93
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.081    12.970    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.225ns  (logic 0.704ns (31.644%)  route 1.521ns (68.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     6.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X27Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.498     7.927    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_ap_ready
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2/O
                         net (fo=1, routed)           1.023     9.074    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.198 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     9.198    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_92
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  3.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.299ns (56.768%)  route 0.228ns (43.232%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.071     0.645    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie
    SLICE_X27Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.690 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.106     0.797    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.842 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.050     0.892    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_rows_reg[0]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.937 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.937    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_95
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.231ns (28.388%)  route 0.583ns (71.612%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X27Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.158     0.709    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_ap_ready
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.754 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2/O
                         net (fo=1, routed)           0.425     1.179    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.224 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.224    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_92
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.276ns (34.179%)  route 0.532ns (65.821%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X28Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.210     0.761    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_done
    SLICE_X28Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.806 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_8/O
                         net (fo=1, routed)           0.108     0.914    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_8_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.959 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.213     1.173    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_rows_reg[1]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.218 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.218    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_94
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.091     0.558    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.291ns (33.185%)  route 0.586ns (66.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X30Y42         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.292     0.850    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_ap_idle
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.098     0.948 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_2/O
                         net (fo=1, routed)           0.294     1.242    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.287 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.287    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_93
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.929%)  route 0.726ns (74.071%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.301     0.875    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_auto_restart
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_2/O
                         net (fo=1, routed)           0.425     1.345    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.390 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.390    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_88
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.264ns (26.710%)  route 3.468ns (73.290%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.607     3.814    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.938 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=2, routed)           1.643     5.581    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.124     5.705 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     5.705    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029     6.918    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.140ns (25.380%)  route 3.352ns (74.620%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.607     3.814    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.938 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=2, routed)           1.527     5.465    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)       -0.047     6.842    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.140ns (27.915%)  route 2.944ns (72.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.453     3.661    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.272     5.057    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[18]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[18]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.140ns (27.915%)  route 2.944ns (72.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.453     3.661    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.272     5.057    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[19]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[19]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.140ns (27.915%)  route 2.944ns (72.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.453     3.661    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.272     5.057    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[1]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.140ns (27.915%)  route 2.944ns (72.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.453     3.661    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.272     5.057    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[6]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[6]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.140ns (27.915%)  route 2.944ns (72.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.453     3.661    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.272     5.057    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[8]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[8]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.140ns (27.915%)  route 2.944ns (72.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.453     3.661    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.785 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.272     5.057    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[9]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_rows_reg[9]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.140ns (28.024%)  route 2.928ns (71.976%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.461     3.668    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.792 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          1.249     5.041    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X39Y47         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.140ns (28.024%)  route 2.928ns (71.976%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.461     3.668    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.792 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          1.249     5.041    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[11]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X39Y47         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[11]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  1.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.147%)  route 0.134ns (41.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X25Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.134     0.685    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X26Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.730 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.730    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.846%)  route 0.136ns (42.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X25Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=8, routed)           0.136     0.687    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.732 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier[0]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.422%)  route 0.198ns (51.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X25Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=8, routed)           0.198     0.749    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.794 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.794    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/isr_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.184ns (36.112%)  route 0.326ns (63.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X25Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.326     0.877    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X26Y48         LUT3 (Prop_lut3_I1_O)        0.043     0.920 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/isr_mask_i_1/O
                         net (fo=1, routed)           0.000     0.920    filter2D_hls_5_CONTROL_BUS_s_axi_U/isr_toggle
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/isr_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/isr_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.131     0.598    filter2D_hls_5_CONTROL_BUS_s_axi_U/isr_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.362%)  route 0.326ns (63.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X25Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.326     0.877    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X26Y48         LUT5 (Prop_lut5_I2_O)        0.045     0.922 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.922    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.807%)  route 0.359ns (63.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y53         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.231     0.805    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X26Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.850 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          0.128     0.978    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[24]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X28Y51         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.807%)  route 0.359ns (63.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y53         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.231     0.805    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X26Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.850 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          0.128     0.978    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[25]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X28Y51         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.807%)  route 0.359ns (63.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y53         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.231     0.805    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X26Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.850 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          0.128     0.978    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[26]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X28Y51         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.807%)  route 0.359ns (63.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y53         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.231     0.805    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X26Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.850 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          0.128     0.978    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[27]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X28Y51         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.807%)  route 0.359ns (63.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y53         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.231     0.805    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X26Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.850 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          0.128     0.978    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X28Y51         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[28]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X28Y51         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_cols_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.550    





