INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:50:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 buffer1/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer182/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.732ns (16.879%)  route 3.605ns (83.121%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2630, unset)         0.508     0.508    buffer1/fifo/clk
    SLICE_X23Y86         FDRE                                         r  buffer1/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer1/fifo/Empty_reg/Q
                         net (fo=6, routed)           0.419     1.143    buffer1/fifo/Empty_reg_0
    SLICE_X23Y85         LUT5 (Prop_lut5_I0_O)        0.043     1.186 f  buffer1/fifo/store_complete[1]_i_7/O
                         net (fo=3, routed)           0.305     1.491    buffer18/fifo/branchInputs_valid_4
    SLICE_X21Y85         LUT6 (Prop_lut6_I1_O)        0.043     1.534 f  buffer18/fifo/transmitValue_i_4__22/O
                         net (fo=4, routed)           0.165     1.698    buffer68/cond_br118_falseOut_valid
    SLICE_X21Y86         LUT6 (Prop_lut6_I1_O)        0.043     1.741 f  buffer68/transmitValue_i_4__21/O
                         net (fo=2, routed)           0.411     2.153    buffer68/control/mux48_outs_valid
    SLICE_X22Y88         LUT6 (Prop_lut6_I0_O)        0.043     2.196 r  buffer68/control/transmitValue_i_4__9/O
                         net (fo=1, routed)           0.336     2.532    fork96/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.043     2.575 f  fork96/control/generateBlocks[1].regblock/transmitValue_i_2__122/O
                         net (fo=13, routed)          0.236     2.811    buffer234/control/outs_reg[0]
    SLICE_X23Y90         LUT4 (Prop_lut4_I2_O)        0.043     2.854 f  buffer234/control/outputValid_i_3__19/O
                         net (fo=4, routed)           0.181     3.034    fork94/control/generateBlocks[1].regblock/transmitValue_i_2__47_0
    SLICE_X23Y92         LUT6 (Prop_lut6_I5_O)        0.043     3.077 f  fork94/control/generateBlocks[1].regblock/transmitValue_i_6__10/O
                         net (fo=2, routed)           0.177     3.255    buffer183/control/cond_br30_falseOut_ready
    SLICE_X23Y94         LUT6 (Prop_lut6_I5_O)        0.043     3.298 f  buffer183/control/transmitValue_i_2__47/O
                         net (fo=5, routed)           0.330     3.627    fork92/control/generateBlocks[8].regblock/buffer209_outs_ready
    SLICE_X23Y94         LUT6 (Prop_lut6_I3_O)        0.043     3.670 r  fork92/control/generateBlocks[8].regblock/transmitValue_i_3__4/O
                         net (fo=2, routed)           0.380     4.051    buffer228/control/transmitValue_reg_4
    SLICE_X23Y97         LUT6 (Prop_lut6_I2_O)        0.043     4.094 f  buffer228/control/transmitValue_i_3__78/O
                         net (fo=17, routed)          0.105     4.198    buffer228/control/outputValid_reg_1
    SLICE_X23Y97         LUT6 (Prop_lut6_I4_O)        0.043     4.241 r  buffer228/control/fullReg_i_3__17/O
                         net (fo=7, routed)           0.372     4.614    buffer180/control/anyBlockStop_3
    SLICE_X24Y98         LUT6 (Prop_lut6_I2_O)        0.043     4.657 r  buffer180/control/dataReg[4]_i_1__7/O
                         net (fo=5, routed)           0.188     4.845    buffer182/E[0]
    SLICE_X26Y99         FDRE                                         r  buffer182/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2630, unset)         0.483     3.683    buffer182/clk
    SLICE_X26Y99         FDRE                                         r  buffer182/dataReg_reg[0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X26Y99         FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer182/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 -1.391    




