QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 15:47:29 on Mar 22,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/dffg1.vhd proj/src/TopLevel/mux32_1.vhd proj/src/TopLevel/mux4to1DF.vhd proj/src/TopLevel/Nbit_andg2.vhd proj/src/TopLevel/Adder.vhd proj/src/TopLevel/Nbit_8t1Mux.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/BarrelShifter.vhd proj/src/TopLevel/Complementor.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/mux2to1DF.vhd proj/src/TopLevel/Dataflow_Mux2_1.vhd proj/src/TopLevel/FetchLogic.vhd proj/src/TopLevel/AddSub.vhd proj/src/TopLevel/ZeroChecker.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/LeftShifter16.vhd proj/src/TopLevel/norg6.vhd proj/src/TopLevel/extender16_32.vhd proj/src/TopLevel/NegativeChecker.vhd proj/src/TopLevel/Nbit_full_adder.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/Structual_full_adder.vhd proj/src/TopLevel/Decoder5_32.vhd proj/src/TopLevel/Nbit_xorg2.vhd proj/src/TopLevel/BarrelDecoder5_32.vhd proj/src/TopLevel/Nbit_AddSub.vhd proj/src/TopLevel/RegFile.vhd proj/src/TopLevel/Reg32File.vhd proj/src/TopLevel/Nbit_org2.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/PC.vhd proj/src/TopLevel/ControlLogic.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(29): (vcom-1615) Existing package body 'MIPS_types(body)' at line 29 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity dffg1
-- Compiling architecture mixed of dffg1
-- Compiling entity mux32_1
-- Compiling architecture structural of mux32_1
-- Compiling entity mux4to1DF
-- Compiling architecture dataflow of mux4to1DF
-- Compiling entity Nbit_andg2
-- Compiling architecture structural of Nbit_andg2
-- Compiling entity Adder
-- Compiling architecture structure of Adder
-- Compiling entity Nbit_8t1Mux
-- Compiling architecture Structural of Nbit_8t1Mux
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
-- Loading package NUMERIC_STD
-- Compiling entity BarrelShifter
-- Compiling architecture structural of BarrelShifter
-- Compiling entity Complementor
-- Compiling architecture structural of Complementor
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity mux2to1DF
-- Compiling architecture dataflow of mux2to1DF
-- Compiling entity Dataflow_Mux2_1
-- Compiling architecture dataflow of Dataflow_Mux2_1
-- Compiling entity FetchLogic
-- Compiling architecture structural of FetchLogic
-- Compiling entity AddSub
-- Compiling architecture structural of AddSub
-- Compiling entity ZeroChecker
-- Compiling architecture structural of ZeroChecker
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity ALU
-- Compiling architecture structural of ALU
** Error: proj/src/TopLevel/ALU.vhd(289): (vcom-1136) Unknown identifier "s_validOverflow".
** Error: proj/src/TopLevel/ALU.vhd(283): Signal "s_And_OperationOutput" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: proj/src/TopLevel/ALU.vhd(284): Signal "s_Or_OperationOutput" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: proj/src/TopLevel/ALU.vhd(285): Signal "s_Xor_OperationOutput" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: proj/src/TopLevel/ALU.vhd(286): Signal "s_Nor_OperationOutput" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: proj/src/TopLevel/ALU.vhd(287): Signal "s_Shift_OperationOutput" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: proj/src/TopLevel/ALU.vhd(288): Signal "s_Slt_OperationOutput" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: proj/src/TopLevel/ALU.vhd(295): (vcom-1136) Unknown identifier "s_validOverflow".
** Note: proj/src/TopLevel/ALU.vhd(317): VHDL Compiler exiting
End time: 15:47:29 on Mar 22,2024, Elapsed time: 0:00:00
Errors: 8, Warnings: 2
