<stg><name>TopSimple</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="4">
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in1) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in2) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %out_r) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @TopSimple_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %in1, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %in1, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:8  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %in2, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %in2, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:10  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %out_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %out_r, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %index = phi i2 [ 0, %0 ], [ %index_1, %2 ]

]]></node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond = icmp eq i2 %index, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %index_1 = add i2 %index, 1

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="2">
<![CDATA[
:4  %tmp = zext i2 %index to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %in1_addr = getelementptr [3 x i32]* %in1, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="in1_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="2">
<![CDATA[
:6  %in1_load = load i32* %in1_addr, align 4

]]></node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %in2_addr = getelementptr [3 x i32]* %in2, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="in2_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="2">
<![CDATA[
:8  %in2_load = load i32* %in2_addr, align 4

]]></node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="2">
<![CDATA[
:6  %in1_load = load i32* %in1_addr, align 4

]]></node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="2">
<![CDATA[
:8  %in2_load = load i32* %in2_addr, align 4

]]></node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = add nsw i32 %in1_load, %in2_load

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %out_addr = getelementptr [3 x i32]* %out_r, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:11  store i32 %tmp_1, i32* %out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="in1" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="in2" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="out_r" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="stg_5" fromId="51" toId="5">
</dataflow>
<dataflow id="53" from="in1" to="stg_5" fromId="48" toId="5">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="51" toId="6">
</dataflow>
<dataflow id="55" from="in2" to="stg_6" fromId="49" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="51" toId="7">
</dataflow>
<dataflow id="57" from="out_r" to="stg_7" fromId="50" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="51" toId="8">
</dataflow>
<dataflow id="60" from="stg_59" to="stg_8" fromId="59" toId="8">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="TopSimple_str" to="stg_9" fromId="63" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="stg_10" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="stg_59" to="stg_10" fromId="59" toId="10">
</dataflow>
<dataflow id="69" from="p_str2" to="stg_10" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="stg_59" to="stg_10" fromId="59" toId="10">
</dataflow>
<dataflow id="71" from="stg_59" to="stg_10" fromId="59" toId="10">
</dataflow>
<dataflow id="72" from="stg_59" to="stg_10" fromId="59" toId="10">
</dataflow>
<dataflow id="73" from="stg_59" to="stg_10" fromId="59" toId="10">
</dataflow>
<dataflow id="75" from="p_str1" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="p_str1" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="p_str1" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="78" from="p_str1" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecMemCore" to="empty" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="in1" to="empty" fromId="48" toId="11">
</dataflow>
<dataflow id="83" from="p_str" to="empty" fromId="82" toId="11">
</dataflow>
<dataflow id="85" from="RAM_1P_str" to="empty" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="p_str" to="empty" fromId="82" toId="11">
</dataflow>
<dataflow id="88" from="stg_87" to="empty" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="p_str" to="empty" fromId="82" toId="11">
</dataflow>
<dataflow id="90" from="p_str" to="empty" fromId="82" toId="11">
</dataflow>
<dataflow id="91" from="p_str" to="empty" fromId="82" toId="11">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="stg_12" fromId="65" toId="12">
</dataflow>
<dataflow id="93" from="in1" to="stg_12" fromId="48" toId="12">
</dataflow>
<dataflow id="94" from="p_str2" to="stg_12" fromId="68" toId="12">
</dataflow>
<dataflow id="95" from="stg_59" to="stg_12" fromId="59" toId="12">
</dataflow>
<dataflow id="96" from="stg_59" to="stg_12" fromId="59" toId="12">
</dataflow>
<dataflow id="97" from="stg_59" to="stg_12" fromId="59" toId="12">
</dataflow>
<dataflow id="98" from="stg_59" to="stg_12" fromId="59" toId="12">
</dataflow>
<dataflow id="99" from="p_str1" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="100" from="p_str1" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="101" from="p_str1" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="102" from="p_str1" to="stg_12" fromId="74" toId="12">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecMemCore" to="empty_2" fromId="79" toId="13">
</dataflow>
<dataflow id="104" from="in2" to="empty_2" fromId="49" toId="13">
</dataflow>
<dataflow id="105" from="p_str" to="empty_2" fromId="82" toId="13">
</dataflow>
<dataflow id="106" from="RAM_1P_str" to="empty_2" fromId="84" toId="13">
</dataflow>
<dataflow id="107" from="p_str" to="empty_2" fromId="82" toId="13">
</dataflow>
<dataflow id="108" from="stg_87" to="empty_2" fromId="87" toId="13">
</dataflow>
<dataflow id="109" from="p_str" to="empty_2" fromId="82" toId="13">
</dataflow>
<dataflow id="110" from="p_str" to="empty_2" fromId="82" toId="13">
</dataflow>
<dataflow id="111" from="p_str" to="empty_2" fromId="82" toId="13">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="stg_14" fromId="65" toId="14">
</dataflow>
<dataflow id="113" from="in2" to="stg_14" fromId="49" toId="14">
</dataflow>
<dataflow id="114" from="p_str2" to="stg_14" fromId="68" toId="14">
</dataflow>
<dataflow id="115" from="stg_59" to="stg_14" fromId="59" toId="14">
</dataflow>
<dataflow id="116" from="stg_59" to="stg_14" fromId="59" toId="14">
</dataflow>
<dataflow id="117" from="stg_59" to="stg_14" fromId="59" toId="14">
</dataflow>
<dataflow id="118" from="stg_59" to="stg_14" fromId="59" toId="14">
</dataflow>
<dataflow id="119" from="p_str1" to="stg_14" fromId="74" toId="14">
</dataflow>
<dataflow id="120" from="p_str1" to="stg_14" fromId="74" toId="14">
</dataflow>
<dataflow id="121" from="p_str1" to="stg_14" fromId="74" toId="14">
</dataflow>
<dataflow id="122" from="p_str1" to="stg_14" fromId="74" toId="14">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecMemCore" to="empty_3" fromId="79" toId="15">
</dataflow>
<dataflow id="124" from="out_r" to="empty_3" fromId="50" toId="15">
</dataflow>
<dataflow id="125" from="p_str" to="empty_3" fromId="82" toId="15">
</dataflow>
<dataflow id="126" from="RAM_1P_str" to="empty_3" fromId="84" toId="15">
</dataflow>
<dataflow id="127" from="p_str" to="empty_3" fromId="82" toId="15">
</dataflow>
<dataflow id="128" from="stg_87" to="empty_3" fromId="87" toId="15">
</dataflow>
<dataflow id="129" from="p_str" to="empty_3" fromId="82" toId="15">
</dataflow>
<dataflow id="130" from="p_str" to="empty_3" fromId="82" toId="15">
</dataflow>
<dataflow id="131" from="p_str" to="empty_3" fromId="82" toId="15">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="stg_16" fromId="65" toId="16">
</dataflow>
<dataflow id="133" from="out_r" to="stg_16" fromId="50" toId="16">
</dataflow>
<dataflow id="134" from="p_str2" to="stg_16" fromId="68" toId="16">
</dataflow>
<dataflow id="135" from="stg_59" to="stg_16" fromId="59" toId="16">
</dataflow>
<dataflow id="136" from="stg_59" to="stg_16" fromId="59" toId="16">
</dataflow>
<dataflow id="137" from="stg_59" to="stg_16" fromId="59" toId="16">
</dataflow>
<dataflow id="138" from="stg_59" to="stg_16" fromId="59" toId="16">
</dataflow>
<dataflow id="139" from="p_str1" to="stg_16" fromId="74" toId="16">
</dataflow>
<dataflow id="140" from="p_str1" to="stg_16" fromId="74" toId="16">
</dataflow>
<dataflow id="141" from="p_str1" to="stg_16" fromId="74" toId="16">
</dataflow>
<dataflow id="142" from="p_str1" to="stg_16" fromId="74" toId="16">
</dataflow>
<dataflow id="144" from="stg_143" to="index" fromId="143" toId="18">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="stg_17" to="index" fromId="17" toId="18">
</dataflow>
<dataflow id="146" from="index_1" to="index" fromId="20" toId="18">
<BackEdge/>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="stg_37" to="index" fromId="37" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="148" from="index" to="exitcond" fromId="18" toId="19">
</dataflow>
<dataflow id="150" from="stg_149" to="exitcond" fromId="149" toId="19">
</dataflow>
<dataflow id="151" from="index" to="index_1" fromId="18" toId="20">
</dataflow>
<dataflow id="153" from="stg_152" to="index_1" fromId="152" toId="20">
</dataflow>
<dataflow id="154" from="exitcond" to="stg_21" fromId="19" toId="21">
</dataflow>
<dataflow id="155" from="index" to="tmp" fromId="18" toId="22">
</dataflow>
<dataflow id="156" from="in1" to="in1_addr" fromId="48" toId="23">
</dataflow>
<dataflow id="158" from="stg_157" to="in1_addr" fromId="157" toId="23">
</dataflow>
<dataflow id="159" from="tmp" to="in1_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="160" from="in1_addr" to="in1_load" fromId="23" toId="24">
</dataflow>
<dataflow id="161" from="in2" to="in2_addr" fromId="49" toId="25">
</dataflow>
<dataflow id="162" from="stg_157" to="in2_addr" fromId="157" toId="25">
</dataflow>
<dataflow id="163" from="tmp" to="in2_addr" fromId="22" toId="25">
</dataflow>
<dataflow id="164" from="in2_addr" to="in2_load" fromId="25" toId="26">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="165" toId="27">
</dataflow>
<dataflow id="168" from="stg_167" to="empty_4" fromId="167" toId="27">
</dataflow>
<dataflow id="169" from="stg_167" to="empty_4" fromId="167" toId="27">
</dataflow>
<dataflow id="170" from="stg_167" to="empty_4" fromId="167" toId="27">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopName" to="stg_28" fromId="171" toId="28">
</dataflow>
<dataflow id="174" from="p_str3" to="stg_28" fromId="173" toId="28">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecRegionBegin" to="tmp_2" fromId="175" toId="29">
</dataflow>
<dataflow id="177" from="p_str3" to="tmp_2" fromId="173" toId="29">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecPipeline" to="stg_30" fromId="178" toId="30">
</dataflow>
<dataflow id="181" from="stg_180" to="stg_30" fromId="180" toId="30">
</dataflow>
<dataflow id="182" from="stg_180" to="stg_30" fromId="180" toId="30">
</dataflow>
<dataflow id="183" from="stg_180" to="stg_30" fromId="180" toId="30">
</dataflow>
<dataflow id="184" from="stg_59" to="stg_30" fromId="59" toId="30">
</dataflow>
<dataflow id="185" from="p_str1" to="stg_30" fromId="74" toId="30">
</dataflow>
<dataflow id="186" from="in1_addr" to="in1_load" fromId="23" toId="31">
</dataflow>
<dataflow id="187" from="in2_addr" to="in2_load" fromId="25" toId="32">
</dataflow>
<dataflow id="188" from="in1_load" to="tmp_1" fromId="31" toId="33">
</dataflow>
<dataflow id="189" from="in2_load" to="tmp_1" fromId="32" toId="33">
</dataflow>
<dataflow id="190" from="out_r" to="out_addr" fromId="50" toId="34">
</dataflow>
<dataflow id="191" from="stg_157" to="out_addr" fromId="157" toId="34">
</dataflow>
<dataflow id="192" from="tmp" to="out_addr" fromId="22" toId="34">
</dataflow>
<dataflow id="193" from="tmp_1" to="stg_35" fromId="33" toId="35">
</dataflow>
<dataflow id="194" from="out_addr" to="stg_35" fromId="34" toId="35">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecRegionEnd" to="empty_5" fromId="195" toId="36">
</dataflow>
<dataflow id="197" from="p_str3" to="empty_5" fromId="173" toId="36">
</dataflow>
<dataflow id="198" from="tmp_2" to="empty_5" fromId="29" toId="36">
</dataflow>
<dataflow id="199" from="stg_180" to="stg_38" fromId="180" toId="38">
</dataflow>
<dataflow id="200" from="exitcond" to="stg_2" fromId="19" toId="2">
</dataflow>
<dataflow id="201" from="exitcond" to="stg_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
