// Seed: 1482215634
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2
);
  assign id_2 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wand id_4,
    output wire id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wand id_11
    , id_19,
    output uwire id_12,
    input wand id_13,
    output uwire id_14,
    input tri id_15,
    input tri1 id_16,
    input wand id_17
);
  wire id_20;
  and (id_11, id_13, id_0, id_19, id_16, id_17, id_9, id_2, id_1, id_10, id_7, id_8);
  module_0(
      id_15, id_1, id_11
  );
endmodule
