module cyclone4_top
(
	input  i_rstn,     // RESET global signal
	input  i_clk_50MHz, // Primary FPGA CLOCK

	
	output logic [3:0] 			o_led
);


logic sync_async_reset_n;

advanced_reset_n #(1) RESET_INST
(
	.i_independent_clk(i_clk_50MHz),                                      // independent clk (from quartz)
	.i_hardware_reset_n(/*i_rstn*/1'b1),                                     // independent hard reset (from buttom)
	.o_heart_bit(o_led[0]),                                            // heart bit for visual work detection
	//.o_pll_reset(),														  // pll reset
	//.o_pll_locked(),														  // pll locked
	
	.i_clk_domain(i_clk_50MHz),          // input clk domains
	.o_sync_async_reset_n(sync_async_reset_n)   // output reset_n for each clk domains
);



//
//logic [31:0] r_cnt = '0;
//always_ff @(posedge i_clk_50MHz, negedge sync_async_reset_n) begin
//	if(!sync_async_reset_n) begin
//		r_cnt <= '0;
//		o_led[1] <= 1'b0;
//	end else begin
//		r_cnt <= r_cnt + 1'b1;
//		
//		if(r_cnt > 32'd10_000_000) begin
//			o_led[1] <= ~o_led[1];
//			r_cnt <= '0;
//		end
//		
//	end
//end



//assign o_led[0] = 1'b0;

endmodule
