

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4'
================================================================
* Date:           Thu Oct 19 11:50:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      208|      208|  10.400 us|  10.400 us|  208|  208|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_373_3_VITIS_LOOP_375_4  |      206|      206|        12|          1|          1|   196|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv36_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv36_i"   --->   Operation 16 'read' 'conv36_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv32_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv32_i"   --->   Operation 17 'read' 'conv32_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %tmp"   --->   Operation 18 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 19 'read' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln371_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln371"   --->   Operation 20 'read' 'sext_ln371_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln371_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln371_1"   --->   Operation 21 'read' 'sext_ln371_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln371_cast = sext i62 %sext_ln371_read"   --->   Operation 22 'sext' 'sext_ln371_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln371_1_cast = sext i62 %sext_ln371_1_read"   --->   Operation 23 'sext' 'sext_ln371_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 15680, void @empty_13, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 15680, void @empty_17, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [kernel_attention.cpp:373]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln373 = icmp_eq  i8 %indvar_flatten_load, i8 196" [kernel_attention.cpp:373]   --->   Operation 29 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln373 = add i8 %indvar_flatten_load, i8 1" [kernel_attention.cpp:373]   --->   Operation 30 'add' 'add_ln373' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %for.inc50.loopexit.i, void %for.inc53.loopexit.i.exitStub" [kernel_attention.cpp:373]   --->   Operation 31 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln375 = store i8 %add_ln373, i8 %indvar_flatten" [kernel_attention.cpp:375]   --->   Operation 32 'store' 'store_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln371_cast" [kernel_attention.cpp:371]   --->   Operation 33 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (36.5ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [kernel_attention.cpp:379]   --->   Operation 34 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln373)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 30.7>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln379 = bitcast i32 %gmem0_addr_read" [kernel_attention.cpp:379]   --->   Operation 35 'bitcast' 'bitcast_ln379' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (30.7ns)   --->   "%sub_i = fsub i32 %bitcast_ln379, i32 %tmp_15" [kernel_attention.cpp:379]   --->   Operation 36 'fsub' 'sub_i' <Predicate = (!icmp_ln373)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 32.6>
ST_4 : Operation 37 [1/1] (6.41ns)   --->   "%conv_i = fpext i32 %sub_i" [kernel_attention.cpp:379]   --->   Operation 37 'fpext' 'conv_i' <Predicate = (!icmp_ln373)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 38 [5/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 38 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 26.2>
ST_5 : Operation 39 [4/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 39 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 26.2>
ST_6 : Operation 40 [3/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 40 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 26.2>
ST_7 : Operation 41 [2/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 41 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 35.8>
ST_8 : Operation 42 [1/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 42 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [2/2] (9.59ns)   --->   "%mul33_i = dmul i64 %div_i, i64 %conv32_i_read" [kernel_attention.cpp:379]   --->   Operation 43 'dmul' 'mul33_i' <Predicate = (!icmp_ln373)> <Delay = 9.59> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 9.59> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.59>
ST_9 : Operation 44 [1/2] (9.59ns)   --->   "%mul33_i = dmul i64 %div_i, i64 %conv32_i_read" [kernel_attention.cpp:379]   --->   Operation 44 'dmul' 'mul33_i' <Predicate = (!icmp_ln373)> <Delay = 9.59> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 9.59> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 35.4>
ST_10 : Operation 45 [1/1] (35.4ns)   --->   "%add37_i = dadd i64 %mul33_i, i64 %conv36_i_read" [kernel_attention.cpp:379]   --->   Operation 45 'dadd' 'add37_i' <Predicate = (!icmp_ln373)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.60>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln371_1_cast" [kernel_attention.cpp:371]   --->   Operation 48 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (7.60ns)   --->   "%conv38_i = fptrunc i64 %add37_i" [kernel_attention.cpp:379]   --->   Operation 50 'fptrunc' 'conv38_i' <Predicate = (!icmp_ln373)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln373)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_373_3_VITIS_LOOP_375_4_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 52 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [kernel_attention.cpp:375]   --->   Operation 54 'specloopname' 'specloopname_ln375' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln379_1 = bitcast i32 %conv38_i" [kernel_attention.cpp:379]   --->   Operation 55 'bitcast' 'bitcast_ln379_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (36.5ns)   --->   "%write_ln379 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %bitcast_ln379_1, i4 15" [kernel_attention.cpp:379]   --->   Operation 56 'write' 'write_ln379' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln375 = br void %for.inc.i" [kernel_attention.cpp:375]   --->   Operation 57 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [9]  (0 ns)
	'load' operation ('indvar_flatten_load', kernel_attention.cpp:373) on local variable 'indvar_flatten' [23]  (0 ns)
	'add' operation ('add_ln373', kernel_attention.cpp:373) [30]  (0.705 ns)
	'store' operation ('store_ln375', kernel_attention.cpp:375) of variable 'add_ln373', kernel_attention.cpp:373 on local variable 'indvar_flatten' [47]  (0.387 ns)

 <State 2>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', kernel_attention.cpp:371) [27]  (0 ns)
	bus read operation ('gmem0_addr_read', kernel_attention.cpp:379) on port 'gmem0' (kernel_attention.cpp:379) [37]  (36.5 ns)

 <State 3>: 30.7ns
The critical path consists of the following:
	'fsub' operation ('sub_i', kernel_attention.cpp:379) [39]  (30.7 ns)

 <State 4>: 32.6ns
The critical path consists of the following:
	'fpext' operation ('conv_i', kernel_attention.cpp:379) [40]  (6.42 ns)
	'ddiv' operation ('div_i', kernel_attention.cpp:379) [41]  (26.2 ns)

 <State 5>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div_i', kernel_attention.cpp:379) [41]  (26.2 ns)

 <State 6>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div_i', kernel_attention.cpp:379) [41]  (26.2 ns)

 <State 7>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div_i', kernel_attention.cpp:379) [41]  (26.2 ns)

 <State 8>: 35.8ns
The critical path consists of the following:
	'ddiv' operation ('div_i', kernel_attention.cpp:379) [41]  (26.2 ns)
	'dmul' operation ('mul33_i', kernel_attention.cpp:379) [42]  (9.59 ns)

 <State 9>: 9.59ns
The critical path consists of the following:
	'dmul' operation ('mul33_i', kernel_attention.cpp:379) [42]  (9.59 ns)

 <State 10>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add37_i', kernel_attention.cpp:379) [43]  (35.4 ns)

 <State 11>: 7.61ns
The critical path consists of the following:
	'fptrunc' operation ('conv38_i', kernel_attention.cpp:379) [44]  (7.61 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	bus write operation ('write_ln379', kernel_attention.cpp:379) on port 'gmem1' (kernel_attention.cpp:379) [46]  (36.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
