Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan 15 21:58:47 2024
| Host         : DESKTOP-0OT9859 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.173        0.000                      0                 1936        0.050        0.000                      0                 1936        4.020        0.000                       0                   954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.173        0.000                      0                 1936        0.050        0.000                      0                 1936        4.020        0.000                       0                   954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 5.175ns (55.768%)  route 4.104ns (44.232%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.531    13.643    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    13.942 r  histogram/reg13/dina2[91]_i_1/O
                         net (fo=8, routed)           0.503    14.445    histogram/reg13_n_1
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.783    14.820    histogram/clk_IBUF_BUFG
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[0]/C
                         clock pessimism              0.358    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X96Y100        FDSE (Setup_fdse_C_S)       -0.524    14.618    histogram/dina2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 5.175ns (55.768%)  route 4.104ns (44.232%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.531    13.643    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    13.942 r  histogram/reg13/dina2[91]_i_1/O
                         net (fo=8, routed)           0.503    14.445    histogram/reg13_n_1
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.783    14.820    histogram/clk_IBUF_BUFG
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[13]/C
                         clock pessimism              0.358    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X96Y100        FDSE (Setup_fdse_C_S)       -0.524    14.618    histogram/dina2_reg[13]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[52]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 5.175ns (55.768%)  route 4.104ns (44.232%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.531    13.643    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    13.942 r  histogram/reg13/dina2[91]_i_1/O
                         net (fo=8, routed)           0.503    14.445    histogram/reg13_n_1
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[52]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.783    14.820    histogram/clk_IBUF_BUFG
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[52]/C
                         clock pessimism              0.358    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X96Y100        FDSE (Setup_fdse_C_S)       -0.524    14.618    histogram/dina2_reg[52]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[78]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 5.175ns (55.768%)  route 4.104ns (44.232%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.531    13.643    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    13.942 r  histogram/reg13/dina2[91]_i_1/O
                         net (fo=8, routed)           0.503    14.445    histogram/reg13_n_1
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[78]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.783    14.820    histogram/clk_IBUF_BUFG
    SLICE_X96Y100        FDSE                                         r  histogram/dina2_reg[78]/C
                         clock pessimism              0.358    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X96Y100        FDSE (Setup_fdse_C_S)       -0.524    14.618    histogram/dina2_reg[78]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.175ns (55.219%)  route 4.197ns (44.781%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.655    13.767    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    14.066 r  histogram/reg13/dina2[92]_i_1/O
                         net (fo=8, routed)           0.471    14.537    histogram/reg13_n_2
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.782    14.819    histogram/clk_IBUF_BUFG
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[14]/C
                         clock pessimism              0.358    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X95Y103        FDSE (Setup_fdse_C_S)       -0.429    14.712    histogram/dina2_reg[14]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.175ns (55.219%)  route 4.197ns (44.781%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.655    13.767    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    14.066 r  histogram/reg13/dina2[92]_i_1/O
                         net (fo=8, routed)           0.471    14.537    histogram/reg13_n_2
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.782    14.819    histogram/clk_IBUF_BUFG
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[1]/C
                         clock pessimism              0.358    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X95Y103        FDSE (Setup_fdse_C_S)       -0.429    14.712    histogram/dina2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.175ns (55.219%)  route 4.197ns (44.781%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.655    13.767    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    14.066 r  histogram/reg13/dina2[92]_i_1/O
                         net (fo=8, routed)           0.471    14.537    histogram/reg13_n_2
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.782    14.819    histogram/clk_IBUF_BUFG
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[27]/C
                         clock pessimism              0.358    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X95Y103        FDSE (Setup_fdse_C_S)       -0.429    14.712    histogram/dina2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.175ns (55.219%)  route 4.197ns (44.781%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.655    13.767    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    14.066 r  histogram/reg13/dina2[92]_i_1/O
                         net (fo=8, routed)           0.471    14.537    histogram/reg13_n_2
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.782    14.819    histogram/clk_IBUF_BUFG
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[40]/C
                         clock pessimism              0.358    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X95Y103        FDSE (Setup_fdse_C_S)       -0.429    14.712    histogram/dina2_reg[40]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.175ns (55.219%)  route 4.197ns (44.781%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.655    13.767    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    14.066 r  histogram/reg13/dina2[92]_i_1/O
                         net (fo=8, routed)           0.471    14.537    histogram/reg13_n_2
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.782    14.819    histogram/clk_IBUF_BUFG
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[53]/C
                         clock pessimism              0.358    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X95Y103        FDSE (Setup_fdse_C_S)       -0.429    14.712    histogram/dina2_reg[53]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/dina2_reg[66]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.175ns (55.219%)  route 4.197ns (44.781%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.785     5.166    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/clk_IBUF_BUFG
    SLICE_X101Y94        FDRE                                         r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.456     5.622 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43_psbram/Q
                         net (fo=4, routed)           0.866     6.487    histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output_signal[9]
    SLICE_X100Y94        LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  histogram/sabiraci_kumul/sabiraci1[2].sabirac1/output[3]_i_43/O
                         net (fo=1, routed)           0.000     6.611    histogram/histogram/IM_MEMS[5].IM_MEMi/output[3]_i_24[1]
    SLICE_X100Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.144 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.144    histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[3]_i_34_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  histogram/histogram/IM_MEMS[5].IM_MEMi/output_reg[7]_i_34/O[1]
                         net (fo=1, routed)           0.710     8.178    histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15_0[1]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.306     8.484 r  histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.484    histogram/reg17/output[7]_i_14_0[1]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.017 r  histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.001     9.017    histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.340 r  histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.860    10.200    histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X97Y98         LUT3 (Prop_lut3_I0_O)        0.306    10.506 r  histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.506    histogram/reg17/output[11]_i_5[1]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.056 r  histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.056    histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.390 r  histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.633    12.024    histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.303    12.327 r  histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.327    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.877    histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.112 r  histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=9, routed)           0.655    13.767    histogram/reg13/izlaz0[8]
    SLICE_X96Y102        LUT5 (Prop_lut5_I4_O)        0.299    14.066 r  histogram/reg13/dina2[92]_i_1/O
                         net (fo=8, routed)           0.471    14.537    histogram/reg13_n_2
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[66]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.782    14.819    histogram/clk_IBUF_BUFG
    SLICE_X95Y103        FDSE                                         r  histogram/dina2_reg[66]/C
                         clock pessimism              0.358    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X95Y103        FDSE (Setup_fdse_C_S)       -0.429    14.712    histogram/dina2_reg[66]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 histogram/input_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/reg4/output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.050%)  route 0.129ns (43.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.689     1.691    histogram/clk_IBUF_BUFG
    SLICE_X92Y100        FDRE                                         r  histogram/input_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.164     1.855 r  histogram/input_2_reg[19]/Q
                         net (fo=2, routed)           0.129     1.984    histogram/reg4/output_reg[63]_0[19]
    SLICE_X90Y99         FDRE                                         r  histogram/reg4/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.877     2.129    histogram/reg4/clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  histogram/reg4/output_reg[19]/C
                         clock pessimism             -0.255     1.874    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.060     1.934    histogram/reg4/output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 histogram/dina2_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.956%)  route 0.268ns (62.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.690     1.692    histogram/clk_IBUF_BUFG
    SLICE_X104Y104       FDRE                                         r  histogram/dina2_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.164     1.856 r  histogram/dina2_reg[62]/Q
                         net (fo=1, routed)           0.268     2.125    histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg_3[10]
    RAMB18_X5Y38         RAMB18E1                                     r  histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.922     2.175    histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X5Y38         RAMB18E1                                     r  histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.255     1.920    
    RAMB18_X5Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155     2.075    histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 histogram/dina2_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.032%)  route 0.231ns (60.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.691     1.693    histogram/clk_IBUF_BUFG
    SLICE_X104Y101       FDRE                                         r  histogram/dina2_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.148     1.841 r  histogram/dina2_reg[87]/Q
                         net (fo=1, routed)           0.231     2.073    histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg_3[9]
    RAMB18_X5Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.922     2.175    histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X5Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.255     1.920    
    RAMB18_X5Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.102     2.022    histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 histogram/inkrementers/counter[2].brojac/reg1/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/inkrementers/counter[2].brojac/read3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.858%)  route 0.130ns (44.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.666     1.668    histogram/inkrementers/counter[2].brojac/reg1/clk_IBUF_BUFG
    SLICE_X86Y101        FDRE                                         r  histogram/inkrementers/counter[2].brojac/reg1/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.164     1.832 r  histogram/inkrementers/counter[2].brojac/reg1/output_reg[0]/Q
                         net (fo=2, routed)           0.130     1.962    histogram/inkrementers/counter[2].brojac/reg1_n_7
    SLICE_X86Y99         FDRE                                         r  histogram/inkrementers/counter[2].brojac/read3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.854     2.106    histogram/inkrementers/counter[2].brojac/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  histogram/inkrementers/counter[2].brojac/read3_reg[0]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.059     1.910    histogram/inkrementers/counter[2].brojac/read3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 histogram/dina2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.606     1.608    histogram/clk_IBUF_BUFG
    SLICE_X92Y95         FDRE                                         r  histogram/dina2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  histogram/dina2_reg[21]/Q
                         net (fo=1, routed)           0.125     1.897    histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg_6[8]
    RAMB18_X4Y38         RAMB18E1                                     r  histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.919     2.172    histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X4Y38         RAMB18E1                                     r  histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.484     1.688    
    RAMB18_X4Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.843    histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 histogram/dina2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.689     1.691    histogram/clk_IBUF_BUFG
    SLICE_X90Y101        FDRE                                         r  histogram/dina2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     1.855 r  histogram/dina2_reg[12]/Q
                         net (fo=1, routed)           0.107     1.962    histogram/histogram/IM_MEMS[0].IM_MEMi/DIADI[12]
    RAMB18_X4Y40         RAMB18E1                                     r  histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.004     2.257    histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.749    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.904    histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 histogram/input_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.185%)  route 0.178ns (55.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.607     1.609    histogram/clk_IBUF_BUFG
    SLICE_X93Y98         FDRE                                         r  histogram/input_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y98         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  histogram/input_2_reg[24]/Q
                         net (fo=2, routed)           0.178     1.928    histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg_7[0]
    RAMB18_X4Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.918     2.171    histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X4Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.687    
    RAMB18_X4Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.870    histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 histogram/input_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/reg4/output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.626%)  route 0.131ns (44.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.689     1.691    histogram/clk_IBUF_BUFG
    SLICE_X92Y100        FDRE                                         r  histogram/input_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.164     1.855 r  histogram/input_2_reg[20]/Q
                         net (fo=2, routed)           0.131     1.986    histogram/reg4/output_reg[63]_0[20]
    SLICE_X90Y99         FDRE                                         r  histogram/reg4/output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.877     2.129    histogram/reg4/clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  histogram/reg4/output_reg[20]/C
                         clock pessimism             -0.255     1.874    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.053     1.927    histogram/reg4/output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 histogram/input_2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.874%)  route 0.160ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.607     1.609    histogram/clk_IBUF_BUFG
    SLICE_X91Y97         FDRE                                         r  histogram/input_2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  histogram/input_2_reg[29]/Q
                         net (fo=2, routed)           0.160     1.910    histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg_7[5]
    RAMB18_X4Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.918     2.171    histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X4Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.667    
    RAMB18_X4Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.850    histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 histogram/input_2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.671%)  route 0.161ns (53.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.607     1.609    histogram/clk_IBUF_BUFG
    SLICE_X91Y97         FDRE                                         r  histogram/input_2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  histogram/input_2_reg[28]/Q
                         net (fo=2, routed)           0.161     1.911    histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg_7[4]
    RAMB18_X4Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.918     2.171    histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X4Y39         RAMB18E1                                     r  histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.667    
    RAMB18_X4Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.850    histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y40    histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y38    histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y41    histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y39    histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y38    histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y36    histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y39    histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y37    histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y17    histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y16    histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y107  control/read_pic_temp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y107  control/read_pic_temp_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y108   histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y107  histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y107  control/read_pic_temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y107  control/read_pic_temp_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[7].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 3.493ns (46.509%)  route 4.018ns (53.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         2.001     5.382    histogram/slika/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X4Y24         RAMB36E1                                     r  histogram/slika/IM_MEMS[7].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.264 r  histogram/slika/IM_MEMS[7].IM_MEMi/ram_name_reg_0/DOBDO[0]
                         net (fo=2, routed)           4.018    10.282    output_OBUF[56]
    D19                  OBUF (Prop_obuf_I_O)         2.611    12.893 r  output[56]_INST_0/O
                         net (fo=0)                   0.000    12.893    output[56]
    D19                                                               r  output[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 3.593ns (48.203%)  route 3.861ns (51.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.822     5.203    histogram/slika/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.085 r  histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_0/DOBDO[2]
                         net (fo=2, routed)           3.861     9.946    output_OBUF[42]
    L16                  OBUF (Prop_obuf_I_O)         2.711    12.658 r  output[42]_INST_0/O
                         net (fo=0)                   0.000    12.658    output[42]
    L16                                                               r  output[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 3.587ns (50.011%)  route 3.585ns (49.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         2.020     5.401    histogram/slika/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y20         RAMB36E1                                     r  histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.283 r  histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_0/DOBDO[0]
                         net (fo=2, routed)           3.585     9.868    output_OBUF[48]
    M17                  OBUF (Prop_obuf_I_O)         2.705    12.573 r  output[48]_INST_0/O
                         net (fo=0)                   0.000    12.573    output[48]
    M17                                                               r  output[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[7].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 3.507ns (48.880%)  route 3.668ns (51.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         2.001     5.382    histogram/slika/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X4Y24         RAMB36E1                                     r  histogram/slika/IM_MEMS[7].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.264 r  histogram/slika/IM_MEMS[7].IM_MEMi/ram_name_reg_0/DOBDO[3]
                         net (fo=2, routed)           3.668     9.932    output_OBUF[59]
    A20                  OBUF (Prop_obuf_I_O)         2.625    12.557 r  output[59]_INST_0/O
                         net (fo=0)                   0.000    12.557    output[59]
    A20                                                               r  output[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.344ns  (logic 3.543ns (48.242%)  route 3.801ns (51.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.816     5.197    histogram/slika/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.079 r  histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/DOBDO[1]
                         net (fo=2, routed)           3.801     9.880    output_OBUF[45]
    L20                  OBUF (Prop_obuf_I_O)         2.661    12.541 r  output[45]_INST_0/O
                         net (fo=0)                   0.000    12.541    output[45]
    L20                                                               r  output[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 3.514ns (47.992%)  route 3.809ns (52.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.818     5.199    histogram/slika/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.081 r  histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/DOBDO[1]
                         net (fo=2, routed)           3.809     9.890    output_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.632    12.522 r  output[1]_INST_0/O
                         net (fo=0)                   0.000    12.522    output[1]
    P16                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 3.537ns (48.438%)  route 3.766ns (51.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.816     5.197    histogram/slika/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.079 r  histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/DOBDO[2]
                         net (fo=2, routed)           3.766     9.845    output_OBUF[46]
    L19                  OBUF (Prop_obuf_I_O)         2.655    12.500 r  output[46]_INST_0/O
                         net (fo=0)                   0.000    12.500    output[46]
    L19                                                               r  output[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.516ns (48.269%)  route 3.769ns (51.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.818     5.199    histogram/slika/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.081 r  histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/DOBDO[0]
                         net (fo=2, routed)           3.769     9.850    output_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.634    12.484 r  output[0]_INST_0/O
                         net (fo=0)                   0.000    12.484    output[0]
    T19                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 3.517ns (48.236%)  route 3.774ns (51.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.812     5.193    histogram/slika/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X4Y16         RAMB36E1                                     r  histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.075 r  histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/DOBDO[1]
                         net (fo=2, routed)           3.774     9.849    output_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.635    12.483 r  output[5]_INST_0/O
                         net (fo=0)                   0.000    12.483    output[5]
    W19                                                               r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 3.529ns (48.661%)  route 3.723ns (51.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.822     5.203    histogram/slika/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X4Y18         RAMB36E1                                     r  histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.085 r  histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/DOBDO[1]
                         net (fo=2, routed)           3.723     9.808    output_OBUF[13]
    W16                  OBUF (Prop_obuf_I_O)         2.647    12.454 r  output[13]_INST_0/O
                         net (fo=0)                   0.000    12.454    output[13]
    W16                                                               r  output[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.386ns (70.777%)  route 0.572ns (29.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.726     1.729    histogram/slika/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y21         RAMB36E1                                     r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.933 r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/DOBDO[1]
                         net (fo=2, routed)           0.572     2.505    output_OBUF[21]
    N16                  OBUF (Prop_obuf_I_O)         1.182     3.687 r  output[21]_INST_0/O
                         net (fo=0)                   0.000     3.687    output[21]
    N16                                                               r  output[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.409ns (71.155%)  route 0.571ns (28.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.726     1.729    histogram/slika/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y21         RAMB36E1                                     r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.933 r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/DOBDO[0]
                         net (fo=2, routed)           0.571     2.504    output_OBUF[20]
    L14                  OBUF (Prop_obuf_I_O)         1.205     3.708 r  output[20]_INST_0/O
                         net (fo=0)                   0.000     3.708    output[20]
    L14                                                               r  output[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.326ns (66.853%)  route 0.658ns (33.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.722     1.725    histogram/slika/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y23         RAMB36E1                                     r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.929 r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/DOBDO[1]
                         net (fo=2, routed)           0.658     2.586    output_OBUF[37]
    H17                  OBUF (Prop_obuf_I_O)         1.122     3.709 r  output[37]_INST_0/O
                         net (fo=0)                   0.000     3.709    output[37]
    H17                                                               r  output[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.327ns (66.696%)  route 0.663ns (33.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.724     1.727    histogram/slika/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.931 r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/DOBDO[1]
                         net (fo=2, routed)           0.663     2.593    output_OBUF[33]
    F20                  OBUF (Prop_obuf_I_O)         1.123     3.716 r  output[33]_INST_0/O
                         net (fo=0)                   0.000     3.716    output[33]
    F20                                                               r  output[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.388ns (69.830%)  route 0.600ns (30.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.726     1.729    histogram/slika/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y21         RAMB36E1                                     r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.933 r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/DOBDO[2]
                         net (fo=2, routed)           0.600     2.533    output_OBUF[22]
    N15                  OBUF (Prop_obuf_I_O)         1.184     3.717 r  output[22]_INST_0/O
                         net (fo=0)                   0.000     3.717    output[22]
    N15                                                               r  output[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.320ns (65.705%)  route 0.689ns (34.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.722     1.725    histogram/slika/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y23         RAMB36E1                                     r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.929 r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/DOBDO[2]
                         net (fo=2, routed)           0.689     2.618    output_OBUF[38]
    H16                  OBUF (Prop_obuf_I_O)         1.116     3.733 r  output[38]_INST_0/O
                         net (fo=0)                   0.000     3.733    output[38]
    H16                                                               r  output[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.434ns (71.475%)  route 0.572ns (28.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.726     1.729    histogram/slika/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y21         RAMB36E1                                     r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.933 r  histogram/slika/IM_MEMS[2].IM_MEMi/ram_name_reg_1/DOBDO[3]
                         net (fo=2, routed)           0.572     2.505    output_OBUF[23]
    J14                  OBUF (Prop_obuf_I_O)         1.230     3.735 r  output[23]_INST_0/O
                         net (fo=0)                   0.000     3.735    output[23]
    J14                                                               r  output[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.344ns (66.792%)  route 0.668ns (33.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.722     1.725    histogram/slika/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y23         RAMB36E1                                     r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.929 r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_1/DOBDO[0]
                         net (fo=2, routed)           0.668     2.597    output_OBUF[36]
    J18                  OBUF (Prop_obuf_I_O)         1.140     3.737 r  output[36]_INST_0/O
                         net (fo=0)                   0.000     3.737    output[36]
    J18                                                               r  output[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.327ns (65.975%)  route 0.684ns (34.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.724     1.727    histogram/slika/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.931 r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/DOBDO[0]
                         net (fo=2, routed)           0.684     2.615    output_OBUF[32]
    G17                  OBUF (Prop_obuf_I_O)         1.123     3.738 r  output[32]_INST_0/O
                         net (fo=0)                   0.000     3.738    output[32]
    G17                                                               r  output[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.328ns (66.001%)  route 0.684ns (33.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.724     1.727    histogram/slika/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.931 r  histogram/slika/IM_MEMS[4].IM_MEMi/ram_name_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.684     2.615    output_OBUF[35]
    H18                  OBUF (Prop_obuf_I_O)         1.124     3.740 r  output[35]_INST_0/O
                         net (fo=0)                   0.000     3.740    output[35]
    H18                                                               r  output[35] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 1.107ns (21.487%)  route 4.046ns (78.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.694     5.153    histogram/adresa/SR[0]
    SLICE_X98Y111        FDRE                                         r  histogram/adresa/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.779     4.816    histogram/adresa/clk_IBUF_BUFG
    SLICE_X98Y111        FDRE                                         r  histogram/adresa/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 1.107ns (21.487%)  route 4.046ns (78.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.694     5.153    histogram/adresa/SR[0]
    SLICE_X98Y111        FDRE                                         r  histogram/adresa/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.779     4.816    histogram/adresa/clk_IBUF_BUFG
    SLICE_X98Y111        FDRE                                         r  histogram/adresa/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 1.107ns (21.487%)  route 4.046ns (78.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.694     5.153    histogram/adresa/SR[0]
    SLICE_X98Y111        FDRE                                         r  histogram/adresa/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.779     4.816    histogram/adresa/clk_IBUF_BUFG
    SLICE_X98Y111        FDRE                                         r  histogram/adresa/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.107ns (21.633%)  route 4.011ns (78.367%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.659     5.119    histogram/adresa/SR[0]
    SLICE_X96Y111        FDRE                                         r  histogram/adresa/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.779     4.816    histogram/adresa/clk_IBUF_BUFG
    SLICE_X96Y111        FDRE                                         r  histogram/adresa/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.107ns (21.633%)  route 4.011ns (78.367%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.659     5.119    histogram/adresa/SR[0]
    SLICE_X96Y111        FDRE                                         r  histogram/adresa/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.779     4.816    histogram/adresa/clk_IBUF_BUFG
    SLICE_X96Y111        FDRE                                         r  histogram/adresa/counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/read_pic_temp_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.031ns  (logic 1.107ns (22.011%)  route 3.923ns (77.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.394     4.378    histogram/adresa/reset_IBUF
    SLICE_X101Y109       LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  histogram/adresa/read_pic_temp_i_1/O
                         net (fo=1, routed)           0.529     5.031    control/read_pic_temp_reg_0
    SLICE_X101Y107       FDRE                                         r  control/read_pic_temp_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.781     4.818    control/clk_IBUF_BUFG
    SLICE_X101Y107       FDRE                                         r  control/read_pic_temp_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 1.107ns (22.208%)  route 3.879ns (77.792%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.526     4.986    histogram/adresa/SR[0]
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.780     4.817    histogram/adresa/clk_IBUF_BUFG
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 1.107ns (22.208%)  route 3.879ns (77.792%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.526     4.986    histogram/adresa/SR[0]
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.780     4.817    histogram/adresa/clk_IBUF_BUFG
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 1.107ns (22.208%)  route 3.879ns (77.792%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.526     4.986    histogram/adresa/SR[0]
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.780     4.817    histogram/adresa/clk_IBUF_BUFG
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/adresa/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 1.107ns (22.208%)  route 3.879ns (77.792%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.352     4.336    histogram/diferencijator/reset_IBUF
    SLICE_X98Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.526     4.986    histogram/adresa/SR[0]
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         1.780     4.817    histogram/adresa/clk_IBUF_BUFG
    SLICE_X96Y109        FDRE                                         r  histogram/adresa/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            control/read_pic_temp_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.232ns (18.535%)  route 1.020ns (81.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.020     1.252    control/start_IBUF
    SLICE_X101Y107       FDRE                                         r  control/read_pic_temp_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.963     2.215    control/clk_IBUF_BUFG
    SLICE_X101Y107       FDRE                                         r  control/read_pic_temp_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            control/read_pic_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.232ns (17.899%)  route 1.064ns (82.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.064     1.296    control/start_IBUF
    SLICE_X101Y107       FDRE                                         r  control/read_pic_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.963     2.215    control/clk_IBUF_BUFG
    SLICE_X101Y107       FDRE                                         r  control/read_pic_temp_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            control/read_picture_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.277ns (20.041%)  route 1.105ns (79.959%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.105     1.337    control/start_IBUF
    SLICE_X99Y107        LUT5 (Prop_lut5_I3_O)        0.045     1.382 r  control/read_picture_i_1/O
                         net (fo=1, routed)           0.000     1.382    control/read_picture_i_1_n_0
    SLICE_X99Y107        FDRE                                         r  control/read_picture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.963     2.215    control/clk_IBUF_BUFG
    SLICE_X99Y107        FDRE                                         r  control/read_picture_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/hist_count/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.257ns (18.447%)  route 1.136ns (81.553%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.136     1.348    histogram/hist_count/reset_IBUF
    SLICE_X100Y106       LUT3 (Prop_lut3_I0_O)        0.045     1.393 r  histogram/hist_count/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.393    histogram/hist_count/counter[0]_i_1__1_n_0
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.964     2.216    histogram/hist_count/clk_IBUF_BUFG
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/hist_count/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.257ns (18.237%)  route 1.152ns (81.763%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.152     1.364    histogram/hist_count/reset_IBUF
    SLICE_X100Y106       LUT3 (Prop_lut3_I0_O)        0.045     1.409 r  histogram/hist_count/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.409    histogram/hist_count/counter[5]_i_1__1_n_0
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.964     2.216    histogram/hist_count/clk_IBUF_BUFG
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/hist_count/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.257ns (18.224%)  route 1.153ns (81.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.153     1.365    histogram/hist_count/reset_IBUF
    SLICE_X100Y106       LUT3 (Prop_lut3_I0_O)        0.045     1.410 r  histogram/hist_count/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.410    histogram/hist_count/counter[2]_i_1__1_n_0
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.964     2.216    histogram/hist_count/clk_IBUF_BUFG
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/hist_count/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.259ns (18.340%)  route 1.153ns (81.660%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.153     1.365    histogram/hist_count/reset_IBUF
    SLICE_X100Y106       LUT3 (Prop_lut3_I0_O)        0.047     1.412 r  histogram/hist_count/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.412    histogram/hist_count/counter[4]_i_1__1_n_0
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.964     2.216    histogram/hist_count/clk_IBUF_BUFG
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/hist_count/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.261ns (18.469%)  route 1.152ns (81.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.152     1.364    histogram/hist_count/reset_IBUF
    SLICE_X100Y106       LUT3 (Prop_lut3_I0_O)        0.049     1.413 r  histogram/hist_count/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.413    histogram/hist_count/counter[7]_i_1__1_n_0
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.964     2.216    histogram/hist_count/clk_IBUF_BUFG
    SLICE_X100Y106       FDRE                                         r  histogram/hist_count/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/hist_count/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.257ns (17.674%)  route 1.197ns (82.326%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.197     1.409    histogram/hist_count/reset_IBUF
    SLICE_X100Y108       LUT3 (Prop_lut3_I0_O)        0.045     1.454 r  histogram/hist_count/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.454    histogram/hist_count/counter[6]_i_1__1_n_0
    SLICE_X100Y108       FDRE                                         r  histogram/hist_count/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.963     2.215    histogram/hist_count/clk_IBUF_BUFG
    SLICE_X100Y108       FDRE                                         r  histogram/hist_count/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/hist_count/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.261ns (17.900%)  route 1.197ns (82.100%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.197     1.409    histogram/hist_count/reset_IBUF
    SLICE_X100Y108       LUT3 (Prop_lut3_I0_O)        0.049     1.458 r  histogram/hist_count/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.458    histogram/hist_count/counter[8]_i_1__0_n_0
    SLICE_X100Y108       FDRE                                         r  histogram/hist_count/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=953, routed)         0.963     2.215    histogram/hist_count/clk_IBUF_BUFG
    SLICE_X100Y108       FDRE                                         r  histogram/hist_count/counter_reg[8]/C





