# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../src/rom.vhdl" \
"../../../../../../tb/rom_tb.vhdl" \

# Do not sort compile order
nosort
