<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: STM32H5xx_System_Exported_Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group___s_t_m32_h5xx___system___exported___functions.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">STM32H5xx_System_Exported_Functions<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32h5xx__system.html">Stm32h5xx_system</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32H5xx_System_Exported_Functions:</div>
<div class="dyncontent">
<div class="center"><img src="group___s_t_m32_h5xx___system___exported___functions.png" border="0" usemap="#agroup______s__t__m32__h5xx______system______exported______functions" alt=""/></div>
<map name="agroup______s__t__m32__h5xx______system______exported______functions" id="agroup______s__t__m32__h5xx______system______exported______functions">
<area shape="rect" title=" " alt="" coords="191,5,396,48"/>
<area shape="rect" href="group__stm32h5xx__system.html" title=" " alt="" coords="5,13,143,40"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga93f514700ccf00d08dbdcff7f1224eb2" id="r_ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="memdesc:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the microcontroller system.  <br /></td></tr>
<tr class="separator:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c36a9591fe6e9c45ecb21a794f0f0f" id="r_gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="memdesc:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update SystemCoreClock variable.  <br /></td></tr>
<tr class="separator:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad337fa9c23be102ab8144b6bf2332331" id="r_gad337fa9c23be102ab8144b6bf2332331"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad337fa9c23be102ab8144b6bf2332331">SECURE_SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="memdesc:gad337fa9c23be102ab8144b6bf2332331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update SystemCoreClock variable from secure application and return its value when security is implemented in the system (Non-secure callable function).  <br /></td></tr>
<tr class="separator:gad337fa9c23be102ab8144b6bf2332331"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="gad337fa9c23be102ab8144b6bf2332331" name="gad337fa9c23be102ab8144b6bf2332331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad337fa9c23be102ab8144b6bf2332331">&#9670;&#160;</a></span>SECURE_SystemCoreClockUpdate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SECURE_SystemCoreClockUpdate </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel extern">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update SystemCoreClock variable from secure application and return its value when security is implemented in the system (Non-secure callable function). </p>
<p>Returns the SystemCoreClock value with current core Clock retrieved from cpu registers. </p>

</div>
</div>
<a id="gae0c36a9591fe6e9c45ecb21a794f0f0f" name="gae0c36a9591fe6e9c45ecb21a794f0f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0c36a9591fe6e9c45ecb21a794f0f0f">&#9670;&#160;</a></span>SystemCoreClockUpdate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SystemCoreClockUpdate </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel extern">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update SystemCoreClock variable. </p>
<p>Updates the SystemCoreClock with current core Clock retrieved from cpu registers.</p>
<p>Update SystemCoreClock variable.</p>
<dl class="section note"><dt>Note</dt><dd>Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.</dd>
<dd>
- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:</dd></dl>
<ul>
<li>If SYSCLK source is CSI, SystemCoreClock will contain the <a class="el" href="stm32h5xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0" title="Internal Core Speed oscillator (CSI) default value. This value is the default CSI range value after R...">CSI_VALUE(*)</a></li>
<li>If SYSCLK source is HSI, SystemCoreClock will contain the <a class="el" href="stm32h5xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37" title="Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...">HSI_VALUE(**)</a></li>
<li>If SYSCLK source is HSE, SystemCoreClock will contain the <a class="el" href="stm32h5xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb" title="Adjust the value of External High Speed oscillator (HSE) used in your application....">HSE_VALUE(***)</a></li>
<li>If SYSCLK source is PLL, SystemCoreClock will contain the <a class="el" href="stm32h5xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb" title="Adjust the value of External High Speed oscillator (HSE) used in your application....">HSE_VALUE(***)</a> or <a class="el" href="stm32h5xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37" title="Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...">HSI_VALUE(**)</a> or <a class="el" href="stm32h5xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0" title="Internal Core Speed oscillator (CSI) default value. This value is the default CSI range value after R...">CSI_VALUE(*)</a> multiplied/divided by the PLL factors.</li>
</ul>
<p>(*) CSI_VALUE is a constant defined in <a class="el" href="stm32h5xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver.">stm32h5xx_hal.h</a> file (default value 4 MHz) but the real value may vary depending on the variations in voltage and temperature.</p>
<p>(**) HSI_VALUE is a constant defined in <a class="el" href="stm32h5xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver.">stm32h5xx_hal.h</a> file (default value 64 MHz) but the real value may vary depending on the variations in voltage and temperature.</p>
<p>(***) HSE_VALUE is a constant defined in <a class="el" href="stm32h5xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver.">stm32h5xx_hal.h</a> file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.</p>
<ul>
<li>The result of this function could be not correct when using fractional value for HSE crystal.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="system__stm32h5xx_8c_source.html#l00323">323</a> of file <a class="el" href="system__stm32h5xx_8c_source.html">system_stm32h5xx.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  324</span>{</div>
<div class="line"><span class="lineno">  325</span>  uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;</div>
<div class="line"><span class="lineno">  326</span>  float_t fracn1, pllvco;</div>
<div class="line"><span class="lineno">  327</span> </div>
<div class="line"><span class="lineno">  328</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  329</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1 &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77b737a19000f1d5bb08d813e71e34a8">RCC_CFGR1_SWS</a>)</div>
<div class="line"><span class="lineno">  330</span>  {</div>
<div class="line"><span class="lineno">  331</span>  <span class="keywordflow">case</span> 0x00UL:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><span class="lineno">  332</span>    <a class="code hl_variable" href="group___s_t_m32_h5xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (uint32_t) (<a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)&gt;&gt; 3));</div>
<div class="line"><span class="lineno">  333</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  334</span> </div>
<div class="line"><span class="lineno">  335</span>  <span class="keywordflow">case</span> 0x08UL:  <span class="comment">/* CSI used as system clock  source */</span></div>
<div class="line"><span class="lineno">  336</span>    <a class="code hl_variable" href="group___s_t_m32_h5xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><span class="lineno">  337</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  338</span> </div>
<div class="line"><span class="lineno">  339</span>  <span class="keywordflow">case</span> 0x10UL:  <span class="comment">/* HSE used as system clock  source */</span></div>
<div class="line"><span class="lineno">  340</span>    <a class="code hl_variable" href="group___s_t_m32_h5xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><span class="lineno">  341</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  342</span> </div>
<div class="line"><span class="lineno">  343</span>  <span class="keywordflow">case</span> 0x18UL:  <span class="comment">/* PLL1 used as system clock source */</span></div>
<div class="line"><span class="lineno">  344</span>    <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><span class="lineno">  345</span><span class="comment">    SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><span class="lineno">  346</span><span class="comment">    */</span></div>
<div class="line"><span class="lineno">  347</span>    pllsource = (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a>);</div>
<div class="line"><span class="lineno">  348</span>    pllm = ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a>)&gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a>);</div>
<div class="line"><span class="lineno">  349</span>    pllfracen = ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a>)&gt;&gt;<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ac879e7be3be928109f970febf4bd5e">RCC_PLL1CFGR_PLL1FRACEN_Pos</a>);</div>
<div class="line"><span class="lineno">  350</span>    fracn1 = (float_t)(uint32_t)(pllfracen* ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0124c7ed64e5774c04cca029531b9de0">RCC_PLL1FRACR_PLL1FRACN</a>)&gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60100d98519c9b0da318d157a16c98db">RCC_PLL1FRACR_PLL1FRACN_Pos</a>));</div>
<div class="line"><span class="lineno">  351</span> </div>
<div class="line"><span class="lineno">  352</span>    <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><span class="lineno">  353</span>    {</div>
<div class="line"><span class="lineno">  354</span>    <span class="keywordflow">case</span> 0x01UL:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  355</span>      hsivalue = (<a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)&gt;&gt; 3)) ;</div>
<div class="line"><span class="lineno">  356</span>      pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a>) + \</div>
<div class="line"><span class="lineno">  357</span>                (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><span class="lineno">  358</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  359</span> </div>
<div class="line"><span class="lineno">  360</span>    <span class="keywordflow">case</span> 0x02UL:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  361</span>      pllvco = ((float_t)<a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a>) + \</div>
<div class="line"><span class="lineno">  362</span>                (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><span class="lineno">  363</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  364</span> </div>
<div class="line"><span class="lineno">  365</span>    <span class="keywordflow">case</span> 0x03UL:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  366</span>      pllvco = ((float_t)<a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a>) + \</div>
<div class="line"><span class="lineno">  367</span>                (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><span class="lineno">  368</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  369</span> </div>
<div class="line"><span class="lineno">  370</span>    <span class="keywordflow">default</span>:  <span class="comment">/* No clock sent to PLL*/</span></div>
<div class="line"><span class="lineno">  371</span>      pllvco = (float_t) 0U;</div>
<div class="line"><span class="lineno">  372</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  373</span>    }</div>
<div class="line"><span class="lineno">  374</span> </div>
<div class="line"><span class="lineno">  375</span>    pllp = (((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a>) &gt;&gt;<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a>) + 1U ) ;</div>
<div class="line"><span class="lineno">  376</span>    <a class="code hl_variable" href="group___s_t_m32_h5xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> =  (uint32_t)(float_t)(pllvco/(float_t)pllp);</div>
<div class="line"><span class="lineno">  377</span> </div>
<div class="line"><span class="lineno">  378</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  379</span> </div>
<div class="line"><span class="lineno">  380</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><span class="lineno">  381</span>    <a class="code hl_variable" href="group___s_t_m32_h5xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><span class="lineno">  382</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  383</span>  }</div>
<div class="line"><span class="lineno">  384</span>  <span class="comment">/* Compute HCLK clock frequency --------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  385</span>  <span class="comment">/* Get HCLK prescaler */</span></div>
<div class="line"><span class="lineno">  386</span>  tmp = <a class="code hl_variable" href="group___s_t_m32_h5xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a>[((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803fe3ac8c49138692cab9d162ff2e7b">RCC_CFGR2_HPRE</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga09710053ebe065b4dd1a63eabd76c29d">RCC_CFGR2_HPRE_Pos</a>)];</div>
<div class="line"><span class="lineno">  387</span>  <span class="comment">/* HCLK clock frequency */</span></div>
<div class="line"><span class="lineno">  388</span>  <a class="code hl_variable" href="group___s_t_m32_h5xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div>
<div class="line"><span class="lineno">  389</span>}</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0124c7ed64e5774c04cca029531b9de0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0124c7ed64e5774c04cca029531b9de0">RCC_PLL1FRACR_PLL1FRACN</a></div><div class="ttdeci">#define RCC_PLL1FRACR_PLL1FRACN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15543">stm32h563xx.h:15543</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga09710053ebe065b4dd1a63eabd76c29d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga09710053ebe065b4dd1a63eabd76c29d">RCC_CFGR2_HPRE_Pos</a></div><div class="ttdeci">#define RCC_CFGR2_HPRE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15337">stm32h563xx.h:15337</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0ac879e7be3be928109f970febf4bd5e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ac879e7be3be928109f970febf4bd5e">RCC_PLL1CFGR_PLL1FRACEN_Pos</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1FRACEN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15399">stm32h563xx.h:15399</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a></div><div class="ttdeci">#define RCC_CR_HSIDIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15139">stm32h563xx.h:15139</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga60100d98519c9b0da318d157a16c98db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60100d98519c9b0da318d157a16c98db">RCC_PLL1FRACR_PLL1FRACN_Pos</a></div><div class="ttdeci">#define RCC_PLL1FRACR_PLL1FRACN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15541">stm32h563xx.h:15541</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga606f624d5e1fb8bece7c9db829c4718a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1FRACEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15401">stm32h563xx.h:15401</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03071">stm32h563xx.h:3071</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga77b737a19000f1d5bb08d813e71e34a8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77b737a19000f1d5bb08d813e71e34a8">RCC_CFGR1_SWS</a></div><div class="ttdeci">#define RCC_CFGR1_SWS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15276">stm32h563xx.h:15276</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga803fe3ac8c49138692cab9d162ff2e7b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803fe3ac8c49138692cab9d162ff2e7b">RCC_CFGR2_HPRE</a></div><div class="ttdeci">#define RCC_CFGR2_HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15339">stm32h563xx.h:15339</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab87299e27d68d23a8ce1610ba941c590"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1M_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15405">stm32h563xx.h:15405</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabb9b79699cf94f812bb31b07ac3c98c7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1M</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15407">stm32h563xx.h:15407</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabc283f8fbbbeb86068cc47c1fcaca55a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1P_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15509">stm32h563xx.h:15509</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae8ae798c4e3966aabdec864c0f5eabc2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1N</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15499">stm32h563xx.h:15499</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf5e81be40168813d17dd276a95a1804c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15511">stm32h563xx.h:15511</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafd2b3b410f2d258b08357e781a95cc58"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1SRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15391">stm32h563xx.h:15391</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___system___private___variables_html_ga6e1d9cd666f0eacbfde31e9932a93466"><div class="ttname"><a href="group___s_t_m32_h5xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a></div><div class="ttdeci">const uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h5xx_8c_source.html#l00177">system_stm32h5xx.c:177</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_h5xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h5xx_8c_source.html#l00175">system_stm32h5xx.c:175</a></div></div>
<div class="ttc" id="astm32h5xx__hal__conf_8h_html_a4dcbff36a4b1cfd045c01d59084255d0"><div class="ttname"><a href="stm32h5xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a></div><div class="ttdeci">#define CSI_VALUE</div><div class="ttdoc">Internal Core Speed oscillator (CSI) default value. This value is the default CSI range value after R...</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__conf_8h_source.html#l00117">stm32h5xx_hal_conf.h:117</a></div></div>
<div class="ttc" id="astm32h5xx__hal__conf_8h_html_aaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="stm32h5xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdoc">Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__conf_8h_source.html#l00126">stm32h5xx_hal_conf.h:126</a></div></div>
<div class="ttc" id="astm32h5xx__hal__conf_8h_html_aeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="stm32h5xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Adjust the value of External High Speed oscillator (HSE) used in your application....</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__conf_8h_source.html#l00105">stm32h5xx_hal_conf.h:105</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga93f514700ccf00d08dbdcff7f1224eb2" name="ga93f514700ccf00d08dbdcff7f1224eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f514700ccf00d08dbdcff7f1224eb2">&#9670;&#160;</a></span>SystemInit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SystemInit </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel extern">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Setup the microcontroller system. </p>
<p>Initialize the System and update the SystemCoreClock variable.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="system__stm32h5xx_8c_source.html#l00201">201</a> of file <a class="el" href="system__stm32h5xx_8c_source.html">system_stm32h5xx.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  202</span>{</div>
<div class="line"><span class="lineno">  203</span>  uint32_t reg_opsr;</div>
<div class="line"><span class="lineno">  204</span> </div>
<div class="line"><span class="lineno">  205</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  206</span><span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><span class="lineno">  207</span>   <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; 20U)|(3UL &lt;&lt; 22U));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><span class="lineno">  208</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  209</span> </div>
<div class="line"><span class="lineno">  210</span>  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div>
<div class="line"><span class="lineno">  211</span>  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><span class="lineno">  212</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR = <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><span class="lineno">  213</span> </div>
<div class="line"><span class="lineno">  214</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><span class="lineno">  215</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1 = 0U;</div>
<div class="line"><span class="lineno">  216</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = 0U;</div>
<div class="line"><span class="lineno">  217</span> </div>
<div class="line"><span class="lineno">  218</span>  <span class="comment">/* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */</span></div>
<div class="line"><span class="lineno">  219</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><span class="lineno">  220</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4512d55112b6cd7c1c4494c312c21d2a">RCC_CR_HSECSSON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a> | \</div>
<div class="line"><span class="lineno">  221</span>               <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a> |<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>);</div>
<div class="line"><span class="lineno">  222</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  223</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4512d55112b6cd7c1c4494c312c21d2a">RCC_CR_HSECSSON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a> | \</div>
<div class="line"><span class="lineno">  224</span>               <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a> |<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>);</div>
<div class="line"><span class="lineno">  225</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  226</span> </div>
<div class="line"><span class="lineno">  227</span>  <span class="comment">/* Reset PLLxCFGR register */</span></div>
<div class="line"><span class="lineno">  228</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR = 0U;</div>
<div class="line"><span class="lineno">  229</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR = 0U;</div>
<div class="line"><span class="lineno">  230</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><span class="lineno">  231</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR = 0U;</div>
<div class="line"><span class="lineno">  232</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CR_PLL3ON */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  233</span> </div>
<div class="line"><span class="lineno">  234</span>  <span class="comment">/* Reset PLL1DIVR register */</span></div>
<div class="line"><span class="lineno">  235</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR = 0x01010280U;</div>
<div class="line"><span class="lineno">  236</span>  <span class="comment">/* Reset PLL1FRACR register */</span></div>
<div class="line"><span class="lineno">  237</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR = 0x00000000U;</div>
<div class="line"><span class="lineno">  238</span>  <span class="comment">/* Reset PLL2DIVR register */</span></div>
<div class="line"><span class="lineno">  239</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR = 0x01010280U;</div>
<div class="line"><span class="lineno">  240</span>  <span class="comment">/* Reset PLL2FRACR register */</span></div>
<div class="line"><span class="lineno">  241</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2FRACR = 0x00000000U;</div>
<div class="line"><span class="lineno">  242</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><span class="lineno">  243</span>  <span class="comment">/* Reset PLL3DIVR register */</span></div>
<div class="line"><span class="lineno">  244</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR = 0x01010280U;</div>
<div class="line"><span class="lineno">  245</span>  <span class="comment">/* Reset PLL3FRACR register */</span></div>
<div class="line"><span class="lineno">  246</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3FRACR = 0x00000000U;</div>
<div class="line"><span class="lineno">  247</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CR_PLL3ON */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  248</span> </div>
<div class="line"><span class="lineno">  249</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><span class="lineno">  250</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><span class="lineno">  251</span> </div>
<div class="line"><span class="lineno">  252</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><span class="lineno">  253</span>  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER = 0U;</div>
<div class="line"><span class="lineno">  254</span> </div>
<div class="line"><span class="lineno">  255</span>  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div>
<div class="line"><span class="lineno">  256</span><span class="preprocessor">  #ifdef VECT_TAB_SRAM</span></div>
<div class="line"><span class="lineno">  257</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div>
<div class="line"><span class="lineno">  258</span><span class="preprocessor">  #else</span></div>
<div class="line"><span class="lineno">  259</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div>
<div class="line"><span class="lineno">  260</span><span class="preprocessor">  #endif </span><span class="comment">/* VECT_TAB_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  261</span> </div>
<div class="line"><span class="lineno">  262</span>  <span class="comment">/* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */</span></div>
<div class="line"><span class="lineno">  263</span>  reg_opsr = <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;OPSR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a0b203941aa31fc2cec141294f02a46">FLASH_OPSR_CODE_OP</a>;</div>
<div class="line"><span class="lineno">  264</span>  <span class="keywordflow">if</span> ((reg_opsr == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a0b203941aa31fc2cec141294f02a46">FLASH_OPSR_CODE_OP</a>) || (reg_opsr == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga264755b60f0bcf63f39403541109b3ce">FLASH_OPSR_CODE_OP_2</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga382985d5a8ba8c8dc47f5b49d2e7d3f4">FLASH_OPSR_CODE_OP_1</a>)))</div>
<div class="line"><span class="lineno">  265</span>  {</div>
<div class="line"><span class="lineno">  266</span>    <span class="comment">/* Check FLASH Option Control Register access */</span></div>
<div class="line"><span class="lineno">  267</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;OPTCR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c1da080e341fca41ce7f7d661cc4904">FLASH_OPTCR_OPTLOCK</a>) != 0U)</div>
<div class="line"><span class="lineno">  268</span>    {</div>
<div class="line"><span class="lineno">  269</span>      <span class="comment">/* Authorizes the Option Byte registers programming */</span></div>
<div class="line"><span class="lineno">  270</span>      <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;OPTKEYR = 0x08192A3BU;</div>
<div class="line"><span class="lineno">  271</span>      <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;OPTKEYR = 0x4C5D6E7FU;</div>
<div class="line"><span class="lineno">  272</span>    }</div>
<div class="line"><span class="lineno">  273</span>    <span class="comment">/* Launch the option bytes change operation */</span></div>
<div class="line"><span class="lineno">  274</span>    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;OPTCR |= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5645b984a593633f579db1de2f59f87f">FLASH_OPTCR_OPTSTART</a>;</div>
<div class="line"><span class="lineno">  275</span> </div>
<div class="line"><span class="lineno">  276</span>    <span class="comment">/* Lock the FLASH Option Control Register access */</span></div>
<div class="line"><span class="lineno">  277</span>    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;OPTCR |= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c1da080e341fca41ce7f7d661cc4904">FLASH_OPTCR_OPTLOCK</a>;</div>
<div class="line"><span class="lineno">  278</span>  }</div>
<div class="line"><span class="lineno">  279</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l03106">core_armv81mml.h:3106</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03047">stm32h563xx.h:3047</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga250f64c1041b823f2bd5dbbb4c54a2d5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a></div><div class="ttdeci">#define RCC_CR_PLL2ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15183">stm32h563xx.h:15183</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga264755b60f0bcf63f39403541109b3ce"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga264755b60f0bcf63f39403541109b3ce">FLASH_OPSR_CODE_OP_2</a></div><div class="ttdeci">#define FLASH_OPSR_CODE_OP_2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l09872">stm32h563xx.h:9872</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga382985d5a8ba8c8dc47f5b49d2e7d3f4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga382985d5a8ba8c8dc47f5b49d2e7d3f4">FLASH_OPSR_CODE_OP_1</a></div><div class="ttdeci">#define FLASH_OPSR_CODE_OP_1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l09871">stm32h563xx.h:9871</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4512d55112b6cd7c1c4494c312c21d2a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4512d55112b6cd7c1c4494c312c21d2a">RCC_CR_HSECSSON</a></div><div class="ttdeci">#define RCC_CR_HSECSSON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15171">stm32h563xx.h:15171</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4c1da080e341fca41ce7f7d661cc4904"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c1da080e341fca41ce7f7d661cc4904">FLASH_OPTCR_OPTLOCK</a></div><div class="ttdeci">#define FLASH_OPTCR_OPTLOCK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l09877">stm32h563xx.h:9877</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4cad9a81f5c5544f46c742ae1aa64ae2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a></div><div class="ttdeci">#define RCC_CR_PLL1ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15177">stm32h563xx.h:15177</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5645b984a593633f579db1de2f59f87f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5645b984a593633f579db1de2f59f87f">FLASH_OPTCR_OPTSTART</a></div><div class="ttdeci">#define FLASH_OPTCR_OPTSTART</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l09880">stm32h563xx.h:9880</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5a0b203941aa31fc2cec141294f02a46"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a0b203941aa31fc2cec141294f02a46">FLASH_OPSR_CODE_OP</a></div><div class="ttdeci">#define FLASH_OPSR_CODE_OP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l09869">stm32h563xx.h:9869</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7d0fbfb8894012dbbb96754b95e562cd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></div><div class="ttdeci">#define SRAM1_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03052">stm32h563xx.h:3052</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7e7f10468741ab47dc34808af0e49b2b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a></div><div class="ttdeci">#define RCC_CR_PLL3ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15189">stm32h563xx.h:15189</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03083">stm32h563xx.h:3083</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15168">stm32h563xx.h:15168</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15136">stm32h563xx.h:15136</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaca95d519a1d398b417e5ce4b3fd14c51"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a></div><div class="ttdeci">#define RCC_CR_HSI48ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15156">stm32h563xx.h:15156</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15162">stm32h563xx.h:15162</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae3b501eadb2c4fd9aa2a9c32502e5653"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a></div><div class="ttdeci">#define RCC_CR_CSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15147">stm32h563xx.h:15147</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaef10a79a3f8d1ad7ef6affa51771fdff"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a></div><div class="ttdeci">#define RCC_CR_HSEEXT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15174">stm32h563xx.h:15174</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf1ce8304061c77e829afaa5f2abc4711"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a></div><div class="ttdeci">#define RCC_CR_CSIKERON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15153">stm32h563xx.h:15153</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15130">stm32h563xx.h:15130</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_h5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h5xx_8c_source.html#l00146">system_stm32h5xx.c:146</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
