library ieee;
use ieee.std_logic_1164.all;

entity  DFF_2 is 
 port (D, CLK ,reset: in std_logic; Q: out std_logic);
end  DFF_2;

architecture WhatDoYouCare of DFF_2 is

begin

process(clk,reset)

begin
if
	(reset='1') then
	Q<='0';
elsif CLK'event and (CLK = '1') then
	     Q <= D;
	end if;

end process;
end WhatDoYouCare;
