Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 25 11:27:19 2024
| Host         : LilyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MovingText_timing_summary_routed.rpt -pb MovingText_timing_summary_routed.pb -rpx MovingText_timing_summary_routed.rpx -warn_on_violation
| Design       : MovingText
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               258         
XDCH-2     Warning           Same min and max delay values on IO port  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (258)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (707)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (258)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CDIV2/cout_reg/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: CDIV3/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (707)
--------------------------------------------------
 There are 707 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.346        0.000                      0                  516        0.189        0.000                      0                  516        4.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.346        0.000                      0                  516        0.189        0.000                      0                  516        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 CDIV3/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV3/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 2.378ns (42.128%)  route 3.267ns (57.872%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.565     5.091    CDIV3/CLK
    SLICE_X37Y40         FDRE                                         r  CDIV3/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  CDIV3/count1_reg[9]/Q
                         net (fo=2, routed)           0.954     6.501    CDIV3/count1_reg[9]
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.625 f  CDIV3/count1[0]_i_10__0/O
                         net (fo=1, routed)           0.937     7.563    CDIV3/count1[0]_i_10__0_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  CDIV3/count1[0]_i_3__0/O
                         net (fo=37, routed)          1.375     9.062    CDIV3/count1[0]_i_3__0_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  CDIV3/count2[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.186    CDIV3/count2[0]_i_8__0_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  CDIV3/count2_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.718    CDIV3/count2_reg[0]_i_2__0_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  CDIV3/count2_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    CDIV3/count2_reg[4]_i_1__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  CDIV3/count2_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.946    CDIV3/count2_reg[8]_i_1__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  CDIV3/count2_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.060    CDIV3/count2_reg[12]_i_1__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  CDIV3/count2_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.174    CDIV3/count2_reg[16]_i_1__0_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  CDIV3/count2_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    CDIV3/count2_reg[20]_i_1__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  CDIV3/count2_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.402    CDIV3/count2_reg[24]_i_1__0_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.736 r  CDIV3/count2_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.736    CDIV3/count2_reg[28]_i_1__0_n_6
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.797    CDIV3/CLK
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[29]/C
                         clock pessimism              0.258    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.062    15.082    CDIV3/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 CDIV3/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV3/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 2.357ns (41.911%)  route 3.267ns (58.088%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.565     5.091    CDIV3/CLK
    SLICE_X37Y40         FDRE                                         r  CDIV3/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  CDIV3/count1_reg[9]/Q
                         net (fo=2, routed)           0.954     6.501    CDIV3/count1_reg[9]
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.625 f  CDIV3/count1[0]_i_10__0/O
                         net (fo=1, routed)           0.937     7.563    CDIV3/count1[0]_i_10__0_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  CDIV3/count1[0]_i_3__0/O
                         net (fo=37, routed)          1.375     9.062    CDIV3/count1[0]_i_3__0_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  CDIV3/count2[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.186    CDIV3/count2[0]_i_8__0_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  CDIV3/count2_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.718    CDIV3/count2_reg[0]_i_2__0_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  CDIV3/count2_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    CDIV3/count2_reg[4]_i_1__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  CDIV3/count2_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.946    CDIV3/count2_reg[8]_i_1__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  CDIV3/count2_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.060    CDIV3/count2_reg[12]_i_1__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  CDIV3/count2_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.174    CDIV3/count2_reg[16]_i_1__0_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  CDIV3/count2_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    CDIV3/count2_reg[20]_i_1__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  CDIV3/count2_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.402    CDIV3/count2_reg[24]_i_1__0_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.715 r  CDIV3/count2_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.715    CDIV3/count2_reg[28]_i_1__0_n_4
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.797    CDIV3/CLK
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[31]/C
                         clock pessimism              0.258    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.062    15.082    CDIV3/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 CDIV2/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 2.458ns (43.840%)  route 3.149ns (56.160%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.623     5.149    CDIV2/count2_reg[0]_0
    SLICE_X60Y56         FDRE                                         r  CDIV2/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  CDIV2/count2_reg[8]/Q
                         net (fo=2, routed)           0.953     6.620    CDIV2/count2_reg[8]
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.744 f  CDIV2/count2[0]_i_10/O
                         net (fo=1, routed)           0.943     7.687    CDIV2/count2[0]_i_10_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.811 r  CDIV2/count2[0]_i_3/O
                         net (fo=36, routed)          1.253     9.064    CDIV2/sel0__0[32]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.188 r  CDIV2/count3[0]_i_8/O
                         net (fo=1, routed)           0.000     9.188    CDIV2/count3[0]_i_8_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.738 r  CDIV2/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.738    CDIV2/count3_reg[0]_i_2_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  CDIV2/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.852    CDIV2/count3_reg[4]_i_1_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  CDIV2/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    CDIV2/count3_reg[8]_i_1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  CDIV2/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.080    CDIV2/count3_reg[12]_i_1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  CDIV2/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    CDIV2/count3_reg[16]_i_1_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  CDIV2/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    CDIV2/count3_reg[20]_i_1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  CDIV2/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    CDIV2/count3_reg[24]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.756 r  CDIV2/count3_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.756    CDIV2/count3_reg[28]_i_1_n_6
    SLICE_X58Y61         FDRE                                         r  CDIV2/count3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.502    14.849    CDIV2/count2_reg[0]_0
    SLICE_X58Y61         FDRE                                         r  CDIV2/count3_reg[29]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.062    15.148    CDIV2/count3_reg[29]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 CDIV2/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.437ns (43.629%)  route 3.149ns (56.371%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.623     5.149    CDIV2/count2_reg[0]_0
    SLICE_X60Y56         FDRE                                         r  CDIV2/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  CDIV2/count2_reg[8]/Q
                         net (fo=2, routed)           0.953     6.620    CDIV2/count2_reg[8]
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.744 f  CDIV2/count2[0]_i_10/O
                         net (fo=1, routed)           0.943     7.687    CDIV2/count2[0]_i_10_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.811 r  CDIV2/count2[0]_i_3/O
                         net (fo=36, routed)          1.253     9.064    CDIV2/sel0__0[32]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.188 r  CDIV2/count3[0]_i_8/O
                         net (fo=1, routed)           0.000     9.188    CDIV2/count3[0]_i_8_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.738 r  CDIV2/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.738    CDIV2/count3_reg[0]_i_2_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  CDIV2/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.852    CDIV2/count3_reg[4]_i_1_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  CDIV2/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    CDIV2/count3_reg[8]_i_1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  CDIV2/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.080    CDIV2/count3_reg[12]_i_1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  CDIV2/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    CDIV2/count3_reg[16]_i_1_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  CDIV2/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    CDIV2/count3_reg[20]_i_1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  CDIV2/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    CDIV2/count3_reg[24]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.735 r  CDIV2/count3_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.735    CDIV2/count3_reg[28]_i_1_n_4
    SLICE_X58Y61         FDRE                                         r  CDIV2/count3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.502    14.849    CDIV2/count2_reg[0]_0
    SLICE_X58Y61         FDRE                                         r  CDIV2/count3_reg[31]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.062    15.148    CDIV2/count3_reg[31]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 CDIV3/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV3/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.283ns (41.137%)  route 3.267ns (58.863%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.565     5.091    CDIV3/CLK
    SLICE_X37Y40         FDRE                                         r  CDIV3/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  CDIV3/count1_reg[9]/Q
                         net (fo=2, routed)           0.954     6.501    CDIV3/count1_reg[9]
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.625 f  CDIV3/count1[0]_i_10__0/O
                         net (fo=1, routed)           0.937     7.563    CDIV3/count1[0]_i_10__0_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  CDIV3/count1[0]_i_3__0/O
                         net (fo=37, routed)          1.375     9.062    CDIV3/count1[0]_i_3__0_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  CDIV3/count2[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.186    CDIV3/count2[0]_i_8__0_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  CDIV3/count2_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.718    CDIV3/count2_reg[0]_i_2__0_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  CDIV3/count2_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    CDIV3/count2_reg[4]_i_1__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  CDIV3/count2_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.946    CDIV3/count2_reg[8]_i_1__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  CDIV3/count2_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.060    CDIV3/count2_reg[12]_i_1__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  CDIV3/count2_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.174    CDIV3/count2_reg[16]_i_1__0_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  CDIV3/count2_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    CDIV3/count2_reg[20]_i_1__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  CDIV3/count2_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.402    CDIV3/count2_reg[24]_i_1__0_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.641 r  CDIV3/count2_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.641    CDIV3/count2_reg[28]_i_1__0_n_5
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.797    CDIV3/CLK
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[30]/C
                         clock pessimism              0.258    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.062    15.082    CDIV3/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 CDIV3/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV3/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.267ns (40.967%)  route 3.267ns (59.033%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.565     5.091    CDIV3/CLK
    SLICE_X37Y40         FDRE                                         r  CDIV3/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  CDIV3/count1_reg[9]/Q
                         net (fo=2, routed)           0.954     6.501    CDIV3/count1_reg[9]
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.625 f  CDIV3/count1[0]_i_10__0/O
                         net (fo=1, routed)           0.937     7.563    CDIV3/count1[0]_i_10__0_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  CDIV3/count1[0]_i_3__0/O
                         net (fo=37, routed)          1.375     9.062    CDIV3/count1[0]_i_3__0_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  CDIV3/count2[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.186    CDIV3/count2[0]_i_8__0_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  CDIV3/count2_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.718    CDIV3/count2_reg[0]_i_2__0_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  CDIV3/count2_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    CDIV3/count2_reg[4]_i_1__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  CDIV3/count2_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.946    CDIV3/count2_reg[8]_i_1__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  CDIV3/count2_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.060    CDIV3/count2_reg[12]_i_1__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  CDIV3/count2_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.174    CDIV3/count2_reg[16]_i_1__0_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  CDIV3/count2_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    CDIV3/count2_reg[20]_i_1__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  CDIV3/count2_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.402    CDIV3/count2_reg[24]_i_1__0_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.625 r  CDIV3/count2_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.625    CDIV3/count2_reg[28]_i_1__0_n_7
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.797    CDIV3/CLK
    SLICE_X40Y46         FDRE                                         r  CDIV3/count2_reg[28]/C
                         clock pessimism              0.258    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.062    15.082    CDIV3/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 CDIV3/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV3/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.264ns (40.935%)  route 3.267ns (59.065%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.565     5.091    CDIV3/CLK
    SLICE_X37Y40         FDRE                                         r  CDIV3/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  CDIV3/count1_reg[9]/Q
                         net (fo=2, routed)           0.954     6.501    CDIV3/count1_reg[9]
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.625 f  CDIV3/count1[0]_i_10__0/O
                         net (fo=1, routed)           0.937     7.563    CDIV3/count1[0]_i_10__0_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  CDIV3/count1[0]_i_3__0/O
                         net (fo=37, routed)          1.375     9.062    CDIV3/count1[0]_i_3__0_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  CDIV3/count2[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.186    CDIV3/count2[0]_i_8__0_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  CDIV3/count2_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.718    CDIV3/count2_reg[0]_i_2__0_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  CDIV3/count2_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    CDIV3/count2_reg[4]_i_1__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  CDIV3/count2_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.946    CDIV3/count2_reg[8]_i_1__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  CDIV3/count2_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.060    CDIV3/count2_reg[12]_i_1__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  CDIV3/count2_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.174    CDIV3/count2_reg[16]_i_1__0_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  CDIV3/count2_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    CDIV3/count2_reg[20]_i_1__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.622 r  CDIV3/count2_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.622    CDIV3/count2_reg[24]_i_1__0_n_6
    SLICE_X40Y45         FDRE                                         r  CDIV3/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.797    CDIV3/CLK
    SLICE_X40Y45         FDRE                                         r  CDIV3/count2_reg[25]/C
                         clock pessimism              0.258    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)        0.062    15.082    CDIV3/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 CDIV3/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV3/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.243ns (40.710%)  route 3.267ns (59.290%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.565     5.091    CDIV3/CLK
    SLICE_X37Y40         FDRE                                         r  CDIV3/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  CDIV3/count1_reg[9]/Q
                         net (fo=2, routed)           0.954     6.501    CDIV3/count1_reg[9]
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.625 f  CDIV3/count1[0]_i_10__0/O
                         net (fo=1, routed)           0.937     7.563    CDIV3/count1[0]_i_10__0_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  CDIV3/count1[0]_i_3__0/O
                         net (fo=37, routed)          1.375     9.062    CDIV3/count1[0]_i_3__0_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  CDIV3/count2[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.186    CDIV3/count2[0]_i_8__0_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  CDIV3/count2_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.718    CDIV3/count2_reg[0]_i_2__0_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  CDIV3/count2_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    CDIV3/count2_reg[4]_i_1__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  CDIV3/count2_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.946    CDIV3/count2_reg[8]_i_1__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  CDIV3/count2_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.060    CDIV3/count2_reg[12]_i_1__0_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  CDIV3/count2_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.174    CDIV3/count2_reg[16]_i_1__0_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  CDIV3/count2_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    CDIV3/count2_reg[20]_i_1__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.601 r  CDIV3/count2_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.601    CDIV3/count2_reg[24]_i_1__0_n_4
    SLICE_X40Y45         FDRE                                         r  CDIV3/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.797    CDIV3/CLK
    SLICE_X40Y45         FDRE                                         r  CDIV3/count2_reg[27]/C
                         clock pessimism              0.258    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)        0.062    15.082    CDIV3/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 CDIV2/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 2.363ns (42.872%)  route 3.149ns (57.128%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.623     5.149    CDIV2/count2_reg[0]_0
    SLICE_X60Y56         FDRE                                         r  CDIV2/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  CDIV2/count2_reg[8]/Q
                         net (fo=2, routed)           0.953     6.620    CDIV2/count2_reg[8]
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.744 f  CDIV2/count2[0]_i_10/O
                         net (fo=1, routed)           0.943     7.687    CDIV2/count2[0]_i_10_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.811 r  CDIV2/count2[0]_i_3/O
                         net (fo=36, routed)          1.253     9.064    CDIV2/sel0__0[32]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.188 r  CDIV2/count3[0]_i_8/O
                         net (fo=1, routed)           0.000     9.188    CDIV2/count3[0]_i_8_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.738 r  CDIV2/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.738    CDIV2/count3_reg[0]_i_2_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  CDIV2/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.852    CDIV2/count3_reg[4]_i_1_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  CDIV2/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    CDIV2/count3_reg[8]_i_1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  CDIV2/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.080    CDIV2/count3_reg[12]_i_1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  CDIV2/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    CDIV2/count3_reg[16]_i_1_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  CDIV2/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    CDIV2/count3_reg[20]_i_1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  CDIV2/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    CDIV2/count3_reg[24]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.661 r  CDIV2/count3_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.661    CDIV2/count3_reg[28]_i_1_n_5
    SLICE_X58Y61         FDRE                                         r  CDIV2/count3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.502    14.849    CDIV2/count2_reg[0]_0
    SLICE_X58Y61         FDRE                                         r  CDIV2/count3_reg[30]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.062    15.148    CDIV2/count3_reg[30]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 CDIV2/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.366ns (42.668%)  route 3.179ns (57.332%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.623     5.149    CDIV2/count2_reg[0]_0
    SLICE_X61Y56         FDRE                                         r  CDIV2/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  CDIV2/count1_reg[7]/Q
                         net (fo=2, routed)           0.839     6.444    CDIV2/count1_reg[7]
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.568 f  CDIV2/count1[0]_i_10/O
                         net (fo=1, routed)           1.089     7.657    CDIV2/count1[0]_i_10_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.781 r  CDIV2/count1[0]_i_3/O
                         net (fo=37, routed)          1.251     9.032    CDIV2/sel0__0[33]
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.124     9.156 r  CDIV2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.156    CDIV2/count2[0]_i_8_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.669 r  CDIV2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.669    CDIV2/count2_reg[0]_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  CDIV2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    CDIV2/count2_reg[4]_i_1_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  CDIV2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    CDIV2/count2_reg[8]_i_1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  CDIV2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    CDIV2/count2_reg[12]_i_1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  CDIV2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    CDIV2/count2_reg[16]_i_1_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.254 r  CDIV2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    CDIV2/count2_reg[20]_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  CDIV2/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.371    CDIV2/count2_reg[24]_i_1_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.694 r  CDIV2/count2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.694    CDIV2/count2_reg[28]_i_1_n_6
    SLICE_X60Y61         FDRE                                         r  CDIV2/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.502    14.849    CDIV2/count2_reg[0]_0
    SLICE_X60Y61         FDRE                                         r  CDIV2/count2_reg[29]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.109    15.195    CDIV2/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  4.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CDIV3/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV3/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.565     1.451    CDIV3/CLK
    SLICE_X42Y44         FDRE                                         r  CDIV3/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  CDIV3/d_reg/Q
                         net (fo=2, routed)           0.111     1.726    CDIV3/d_reg_n_0
    SLICE_X41Y44         FDRE                                         r  CDIV3/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.835     1.966    CDIV3/CLK
    SLICE_X41Y44         FDRE                                         r  CDIV3/cout_reg/C
                         clock pessimism             -0.499     1.467    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.070     1.537    CDIV3/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CDIV2/count3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.732%)  route 0.160ns (46.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.476    CDIV2/count2_reg[0]_0
    SLICE_X58Y54         FDRE                                         r  CDIV2/count3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CDIV2/count3_reg[2]/Q
                         net (fo=3, routed)           0.160     1.777    CDIV2/sel0__1[2]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  CDIV2/d_i_1/O
                         net (fo=1, routed)           0.000     1.822    CDIV2/d_i_1_n_0
    SLICE_X59Y55         FDRE                                         r  CDIV2/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.991    CDIV2/count2_reg[0]_0
    SLICE_X59Y55         FDRE                                         r  CDIV2/d_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.092     1.584    CDIV2/d_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CDIV2/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.476    CDIV2/count2_reg[0]_0
    SLICE_X59Y55         FDRE                                         r  CDIV2/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CDIV2/d_reg/Q
                         net (fo=2, routed)           0.188     1.805    CDIV2/d
    SLICE_X59Y55         FDRE                                         r  CDIV2/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.991    CDIV2/count2_reg[0]_0
    SLICE_X59Y55         FDRE                                         r  CDIV2/cout_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.070     1.546    CDIV2/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.476    CDIV2/count2_reg[0]_0
    SLICE_X63Y57         FDRE                                         r  CDIV2/count0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CDIV2/count0_reg[16]/Q
                         net (fo=2, routed)           0.117     1.735    CDIV2/count0[16]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  CDIV2/count0_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    CDIV2/p_1_in[16]
    SLICE_X63Y57         FDRE                                         r  CDIV2/count0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.992    CDIV2/count2_reg[0]_0
    SLICE_X63Y57         FDRE                                         r  CDIV2/count0_reg[16]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.581    CDIV2/count0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.475    CDIV2/count2_reg[0]_0
    SLICE_X63Y60         FDRE                                         r  CDIV2/count0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CDIV2/count0_reg[28]/Q
                         net (fo=2, routed)           0.117     1.734    CDIV2/count0[28]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  CDIV2/count0_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    CDIV2/p_1_in[28]
    SLICE_X63Y60         FDRE                                         r  CDIV2/count0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.991    CDIV2/count2_reg[0]_0
    SLICE_X63Y60         FDRE                                         r  CDIV2/count0_reg[28]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105     1.580    CDIV2/count0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.477    CDIV2/count2_reg[0]_0
    SLICE_X63Y54         FDRE                                         r  CDIV2/count0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CDIV2/count0_reg[4]/Q
                         net (fo=2, routed)           0.119     1.738    CDIV2/count0[4]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  CDIV2/count0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    CDIV2/p_1_in[4]
    SLICE_X63Y54         FDRE                                         r  CDIV2/count0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.993    CDIV2/count2_reg[0]_0
    SLICE_X63Y54         FDRE                                         r  CDIV2/count0_reg[4]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.105     1.582    CDIV2/count0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.476    CDIV2/count2_reg[0]_0
    SLICE_X63Y58         FDRE                                         r  CDIV2/count0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CDIV2/count0_reg[20]/Q
                         net (fo=2, routed)           0.119     1.737    CDIV2/count0[20]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  CDIV2/count0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    CDIV2/p_1_in[20]
    SLICE_X63Y58         FDRE                                         r  CDIV2/count0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.992    CDIV2/count2_reg[0]_0
    SLICE_X63Y58         FDRE                                         r  CDIV2/count0_reg[20]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.581    CDIV2/count0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.477    CDIV2/count2_reg[0]_0
    SLICE_X63Y56         FDRE                                         r  CDIV2/count0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CDIV2/count0_reg[12]/Q
                         net (fo=2, routed)           0.120     1.739    CDIV2/count0[12]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  CDIV2/count0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    CDIV2/p_1_in[12]
    SLICE_X63Y56         FDRE                                         r  CDIV2/count0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.993    CDIV2/count2_reg[0]_0
    SLICE_X63Y56         FDRE                                         r  CDIV2/count0_reg[12]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.105     1.582    CDIV2/count0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.477    CDIV2/count2_reg[0]_0
    SLICE_X63Y55         FDRE                                         r  CDIV2/count0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CDIV2/count0_reg[8]/Q
                         net (fo=2, routed)           0.120     1.739    CDIV2/count0[8]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  CDIV2/count0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    CDIV2/p_1_in[8]
    SLICE_X63Y55         FDRE                                         r  CDIV2/count0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.993    CDIV2/count2_reg[0]_0
    SLICE_X63Y55         FDRE                                         r  CDIV2/count0_reg[8]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105     1.582    CDIV2/count0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.476    CDIV2/count2_reg[0]_0
    SLICE_X63Y59         FDRE                                         r  CDIV2/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CDIV2/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.738    CDIV2/count0[24]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  CDIV2/count0_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    CDIV2/p_1_in[24]
    SLICE_X63Y59         FDRE                                         r  CDIV2/count0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.992    CDIV2/count2_reg[0]_0
    SLICE_X63Y59         FDRE                                         r  CDIV2/count0_reg[24]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105     1.581    CDIV2/count0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    CDIV2/count0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56    CDIV2/count0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56    CDIV2/count0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56    CDIV2/count0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57    CDIV2/count0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57    CDIV2/count0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57    CDIV2/count0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57    CDIV2/count0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58    CDIV2/count0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    CDIV2/count0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    CDIV2/count0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    CDIV2/count0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    CDIV2/count0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    CDIV2/count0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    CDIV2/count0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56    CDIV2/count0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    CDIV2/count0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    CDIV2/count0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           716 Endpoints
Min Delay           716 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scrollIndex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayCharacters_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 1.213ns (15.492%)  route 6.617ns (84.508%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  scrollIndex_reg[2]/Q
                         net (fo=80, routed)          2.905     3.361    scrollIndex_reg[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.154     3.515 r  displayCharacters[1][7]_i_7/O
                         net (fo=8, routed)           0.851     4.366    displayCharacters[1][7]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.327     4.693 r  displayCharacters[1][0]_i_3/O
                         net (fo=1, routed)           1.245     5.938    displayCharacters[1][0]_i_3_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.062 r  displayCharacters[1][0]_i_2/O
                         net (fo=1, routed)           1.141     7.203    displayCharacters[1][0]_i_2_n_0
    SLICE_X61Y48         LUT3 (Prop_lut3_I1_O)        0.152     7.355 r  displayCharacters[1][0]_i_1/O
                         net (fo=1, routed)           0.475     7.830    displayCharacters[1][0]_i_1_n_0
    SLICE_X61Y48         FDRE                                         r  displayCharacters_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrollIndex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayCharacters_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 1.185ns (16.180%)  route 6.139ns (83.820%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  scrollIndex_reg[2]/Q
                         net (fo=80, routed)          2.905     3.361    scrollIndex_reg[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.154     3.515 r  displayCharacters[1][7]_i_7/O
                         net (fo=8, routed)           1.153     4.668    displayCharacters[1][7]_i_7_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I2_O)        0.327     4.995 r  displayCharacters[1][2]_i_3/O
                         net (fo=1, routed)           0.865     5.860    displayCharacters[1][2]_i_3_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.984 r  displayCharacters[1][2]_i_2/O
                         net (fo=1, routed)           1.216     7.200    displayCharacters[1][2]_i_2_n_0
    SLICE_X58Y53         LUT3 (Prop_lut3_I1_O)        0.124     7.324 r  displayCharacters[1][2]_i_1/O
                         net (fo=1, routed)           0.000     7.324    displayCharacters[1][2]_i_1_n_0
    SLICE_X58Y53         FDRE                                         r  displayCharacters_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrollIndex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayCharacters_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 1.185ns (16.315%)  route 6.078ns (83.685%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  scrollIndex_reg[2]/Q
                         net (fo=80, routed)          2.905     3.361    scrollIndex_reg[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.154     3.515 r  displayCharacters[1][7]_i_7/O
                         net (fo=8, routed)           1.128     4.643    displayCharacters[1][7]_i_7_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I2_O)        0.327     4.970 r  displayCharacters[1][6]_i_3/O
                         net (fo=1, routed)           1.047     6.016    displayCharacters[1][6]_i_3_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.140 r  displayCharacters[1][6]_i_2/O
                         net (fo=1, routed)           0.488     6.628    displayCharacters[1][6]_i_2_n_0
    SLICE_X58Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.752 r  displayCharacters[1][6]_i_1/O
                         net (fo=1, routed)           0.511     7.263    displayCharacters[1][6]_i_1_n_0
    SLICE_X60Y53         FDRE                                         r  displayCharacters_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrollIndex_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayCharacters_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 1.088ns (15.095%)  route 6.120ns (84.905%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[0]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  scrollIndex_reg[0]/Q
                         net (fo=186, routed)         3.511     3.930    scrollIndex_reg[0]
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.297     4.227 r  displayCharacters[3][6]_i_7/O
                         net (fo=1, routed)           1.170     5.397    displayCharacters[3][6]_i_7_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  displayCharacters[3][6]_i_3/O
                         net (fo=1, routed)           0.636     6.157    displayCharacters[3][6]_i_3_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.281 r  displayCharacters[3][6]_i_2/O
                         net (fo=1, routed)           0.803     7.084    mem[6]
    SLICE_X62Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.208 r  displayCharacters[3][6]_i_1/O
                         net (fo=1, routed)           0.000     7.208    displayCharacters[3][6]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  displayCharacters_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrollIndex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayCharacters_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 1.185ns (16.578%)  route 5.963ns (83.422%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  scrollIndex_reg[2]/Q
                         net (fo=80, routed)          2.905     3.361    scrollIndex_reg[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.154     3.515 r  displayCharacters[1][7]_i_7/O
                         net (fo=8, routed)           1.004     4.519    displayCharacters[1][7]_i_7_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.327     4.846 r  displayCharacters[1][1]_i_3/O
                         net (fo=1, routed)           1.256     6.102    displayCharacters[1][1]_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.226 r  displayCharacters[1][1]_i_2/O
                         net (fo=1, routed)           0.798     7.024    displayCharacters[1][1]_i_2_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.148 r  displayCharacters[1][1]_i_1/O
                         net (fo=1, routed)           0.000     7.148    displayCharacters[1][1]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  displayCharacters_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftCathode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftCathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 4.053ns (58.334%)  route 2.895ns (41.666%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  leftCathode_reg[4]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  leftCathode_reg[4]/Q
                         net (fo=1, routed)           2.895     3.413    leftCathode_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535     6.948 r  leftCathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.948    leftCathode[4]
    A7                                                                r  leftCathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftCathode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftCathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 4.169ns (60.710%)  route 2.698ns (39.290%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  leftCathode_reg[6]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  leftCathode_reg[6]/Q
                         net (fo=1, routed)           2.698     3.176    leftCathode_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.691     6.866 r  leftCathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.866    leftCathode[6]
    B5                                                                r  leftCathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftCathode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftCathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 4.058ns (60.243%)  route 2.678ns (39.757%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  leftCathode_reg[3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  leftCathode_reg[3]/Q
                         net (fo=1, routed)           2.678     3.196    leftCathode_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540     6.736 r  leftCathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.736    leftCathode[3]
    B7                                                                r  leftCathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrollIndex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayCharacters_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.642ns  (logic 1.185ns (17.840%)  route 5.457ns (82.160%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  scrollIndex_reg[2]/Q
                         net (fo=80, routed)          2.905     3.361    scrollIndex_reg[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.154     3.515 r  displayCharacters[1][7]_i_7/O
                         net (fo=8, routed)           1.000     4.515    displayCharacters[1][7]_i_7_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I2_O)        0.327     4.842 r  displayCharacters[1][4]_i_3/O
                         net (fo=1, routed)           0.429     5.271    displayCharacters[1][4]_i_3_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.395 r  displayCharacters[1][4]_i_2/O
                         net (fo=1, routed)           0.791     6.186    displayCharacters[1][4]_i_2_n_0
    SLICE_X58Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.310 r  displayCharacters[1][4]_i_1/O
                         net (fo=1, routed)           0.332     6.642    displayCharacters[1][4]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  displayCharacters_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightCathode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rightCathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 3.987ns (60.364%)  route 2.618ns (39.636%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE                         0.000     0.000 r  rightCathode_reg[4]/C
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rightCathode_reg[4]/Q
                         net (fo=1, routed)           2.618     3.074    rightCathode_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531     6.604 r  rightCathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.604    rightCathode[4]
    B1                                                                r  rightCathode[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayCharacters_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rightCathode_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.905%)  route 0.114ns (38.095%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE                         0.000     0.000 r  displayCharacters_reg[2][7]/C
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  displayCharacters_reg[2][7]/Q
                         net (fo=1, routed)           0.114     0.255    displayCharacters_reg[2][7]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  rightCathode[7]_i_1/O
                         net (fo=1, routed)           0.000     0.300    rightCathode[7]_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  rightCathode_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayCharacters_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rightCathode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.050%)  route 0.129ns (40.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE                         0.000     0.000 r  displayCharacters_reg[1][2]/C
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  displayCharacters_reg[1][2]/Q
                         net (fo=1, routed)           0.129     0.270    displayCharacters_reg[1][2]
    SLICE_X61Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  rightCathode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    rightCathode[2]_i_1_n_0
    SLICE_X61Y54         FDRE                                         r  rightCathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayCharacters_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rightCathode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE                         0.000     0.000 r  displayCharacters_reg[3][3]/C
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  displayCharacters_reg[3][3]/Q
                         net (fo=1, routed)           0.139     0.280    displayCharacters_reg[3][3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  rightCathode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    rightCathode[3]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  rightCathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.881%)  route 0.129ns (38.119%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE                         0.000     0.000 r  storeState_reg/C
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  storeState_reg/Q
                         net (fo=7, routed)           0.129     0.293    storeState
    SLICE_X64Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.338 r  storeState_i_1/O
                         net (fo=1, routed)           0.000     0.338    storeState_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  storeState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modifyState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE                         0.000     0.000 r  modifyState_reg/C
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  modifyState_reg/Q
                         net (fo=73, routed)          0.157     0.298    modifyState
    SLICE_X65Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  resetState_i_1/O
                         net (fo=1, routed)           0.000     0.343    resetState_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  resetState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayCharacters_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rightCathode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.755%)  route 0.173ns (48.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE                         0.000     0.000 r  displayCharacters_reg[0][4]/C
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  displayCharacters_reg[0][4]/Q
                         net (fo=1, routed)           0.173     0.314    displayCharacters_reg[0][4]
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.359 r  rightCathode[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    rightCathode[4]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  rightCathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numCharactersStored_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_reg[14][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.404%)  route 0.176ns (48.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE                         0.000     0.000 r  numCharactersStored_reg[3]/C
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numCharactersStored_reg[3]/Q
                         net (fo=101, routed)         0.176     0.317    numCharactersStored_reg[3]
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  mem[14][5]_i_1/O
                         net (fo=1, routed)           0.000     0.362    mem[14][5]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  mem_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrollIndex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scrollIndex_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scrollIndex_reg[2]/Q
                         net (fo=80, routed)          0.182     0.323    scrollIndex_reg[2]
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.043     0.366 r  scrollIndex[4]_i_3/O
                         net (fo=1, routed)           0.000     0.366    p_0_in[4]
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrollIndex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scrollIndex_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  scrollIndex_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scrollIndex_reg[2]/Q
                         net (fo=80, routed)          0.182     0.323    scrollIndex_reg[2]
    SLICE_X55Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.368 r  scrollIndex[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    p_0_in[3]
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numCharactersStored_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.471%)  route 0.183ns (49.529%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE                         0.000     0.000 r  numCharactersStored_reg[4]/C
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  numCharactersStored_reg[4]/Q
                         net (fo=131, routed)         0.183     0.324    numCharactersStored_reg[4]
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.369 r  mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    mem[7][0]_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           437 Endpoints
Min Delay           437 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 1.940ns (25.720%)  route 5.602ns (74.280%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.152     3.399 r  mem[1][7]_i_6/O
                         net (fo=108, routed)         2.901     6.301    mem[1][7]_i_6_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.332     6.633 r  mem[1][7]_i_2/O
                         net (fo=8, routed)           0.909     7.542    mem[1][7]_i_2_n_0
    SLICE_X59Y51         FDRE                                         r  mem_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 1.940ns (25.720%)  route 5.602ns (74.280%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.152     3.399 r  mem[1][7]_i_6/O
                         net (fo=108, routed)         2.901     6.301    mem[1][7]_i_6_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.332     6.633 r  mem[1][7]_i_2/O
                         net (fo=8, routed)           0.909     7.542    mem[1][7]_i_2_n_0
    SLICE_X59Y51         FDRE                                         r  mem_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 1.940ns (25.720%)  route 5.602ns (74.280%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.152     3.399 r  mem[1][7]_i_6/O
                         net (fo=108, routed)         2.901     6.301    mem[1][7]_i_6_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.332     6.633 r  mem[1][7]_i_2/O
                         net (fo=8, routed)           0.909     7.542    mem[1][7]_i_2_n_0
    SLICE_X59Y51         FDRE                                         r  mem_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 1.940ns (25.720%)  route 5.602ns (74.280%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.152     3.399 r  mem[1][7]_i_6/O
                         net (fo=108, routed)         2.901     6.301    mem[1][7]_i_6_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.332     6.633 r  mem[1][7]_i_2/O
                         net (fo=8, routed)           0.909     7.542    mem[1][7]_i_2_n_0
    SLICE_X59Y51         FDRE                                         r  mem_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollIndex_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 1.952ns (25.959%)  route 5.567ns (74.041%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.371 r  mem[0][7]_i_7/O
                         net (fo=110, routed)         1.625     4.997    displayState115_out
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.121 f  numCharactersStored[2]_i_1/O
                         net (fo=2, routed)           0.951     6.072    numCharactersStored[2]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.196 f  scrollIndex[4]_i_4/O
                         net (fo=1, routed)           0.811     7.008    scrollIndex[4]_i_4_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.132 r  scrollIndex[4]_i_1/O
                         net (fo=6, routed)           0.387     7.519    clear
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollIndex_reg[0]_rep/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 1.952ns (25.959%)  route 5.567ns (74.041%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.371 r  mem[0][7]_i_7/O
                         net (fo=110, routed)         1.625     4.997    displayState115_out
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.121 f  numCharactersStored[2]_i_1/O
                         net (fo=2, routed)           0.951     6.072    numCharactersStored[2]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.196 f  scrollIndex[4]_i_4/O
                         net (fo=1, routed)           0.811     7.008    scrollIndex[4]_i_4_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.132 r  scrollIndex[4]_i_1/O
                         net (fo=6, routed)           0.387     7.519    clear
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollIndex_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 1.952ns (25.959%)  route 5.567ns (74.041%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.371 r  mem[0][7]_i_7/O
                         net (fo=110, routed)         1.625     4.997    displayState115_out
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.121 f  numCharactersStored[2]_i_1/O
                         net (fo=2, routed)           0.951     6.072    numCharactersStored[2]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.196 f  scrollIndex[4]_i_4/O
                         net (fo=1, routed)           0.811     7.008    scrollIndex[4]_i_4_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.132 r  scrollIndex[4]_i_1/O
                         net (fo=6, routed)           0.387     7.519    clear
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollIndex_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 1.952ns (25.959%)  route 5.567ns (74.041%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.371 r  mem[0][7]_i_7/O
                         net (fo=110, routed)         1.625     4.997    displayState115_out
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.121 f  numCharactersStored[2]_i_1/O
                         net (fo=2, routed)           0.951     6.072    numCharactersStored[2]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.196 f  scrollIndex[4]_i_4/O
                         net (fo=1, routed)           0.811     7.008    scrollIndex[4]_i_4_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.132 r  scrollIndex[4]_i_1/O
                         net (fo=6, routed)           0.387     7.519    clear
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollIndex_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 1.952ns (25.959%)  route 5.567ns (74.041%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.371 r  mem[0][7]_i_7/O
                         net (fo=110, routed)         1.625     4.997    displayState115_out
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.121 f  numCharactersStored[2]_i_1/O
                         net (fo=2, routed)           0.951     6.072    numCharactersStored[2]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.196 f  scrollIndex[4]_i_4/O
                         net (fo=1, routed)           0.811     7.008    scrollIndex[4]_i_4_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.132 r  scrollIndex[4]_i_1/O
                         net (fo=6, routed)           0.387     7.519    clear
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollIndex_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 1.952ns (25.959%)  route 5.567ns (74.041%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=6, routed)           1.792     3.247    sw_IBUF[9]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.371 r  mem[0][7]_i_7/O
                         net (fo=110, routed)         1.625     4.997    displayState115_out
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.121 f  numCharactersStored[2]_i_1/O
                         net (fo=2, routed)           0.951     6.072    numCharactersStored[2]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.196 f  scrollIndex[4]_i_4/O
                         net (fo=1, routed)           0.811     7.008    scrollIndex[4]_i_4_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.132 r  scrollIndex[4]_i_1/O
                         net (fo=6, routed)           0.387     7.519    clear
    SLICE_X55Y45         FDRE                                         r  scrollIndex_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.276ns (31.579%)  route 0.597ns (68.421%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           0.597     0.828    sw_IBUF[8]
    SLICE_X64Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.873 r  displayState_i_1/O
                         net (fo=1, routed)           0.000     0.873    displayState_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  displayState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.276ns (30.974%)  route 0.614ns (69.026%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           0.614     0.845    sw_IBUF[8]
    SLICE_X65Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.890 r  resetState_i_1/O
                         net (fo=1, routed)           0.000     0.890    resetState_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  resetState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.270ns (29.219%)  route 0.654ns (70.781%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sw_IBUF[7]_inst/O
                         net (fo=25, routed)          0.654     0.879    sw_IBUF[7]
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.924 r  mem[3][7]_i_3/O
                         net (fo=1, routed)           0.000     0.924    mem[3][7]_i_3_n_0
    SLICE_X65Y50         FDRE                                         r  mem_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modifyState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.279ns (29.803%)  route 0.656ns (70.197%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P1                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 f  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           0.656     0.887    sw_IBUF[8]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.048     0.935 r  modifyState_i_1/O
                         net (fo=1, routed)           0.000     0.935    modifyState_i_1_n_0
    SLICE_X65Y45         FDRE                                         r  modifyState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[8][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.274ns (29.140%)  route 0.665ns (70.860%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=25, routed)          0.665     0.894    sw_IBUF[0]
    SLICE_X65Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.939 r  mem[8][0]_i_1/O
                         net (fo=1, routed)           0.000     0.939    mem[8][0]_i_1_n_0
    SLICE_X65Y46         FDRE                                         r  mem_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.274ns (28.922%)  route 0.673ns (71.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=25, routed)          0.673     0.901    sw_IBUF[0]
    SLICE_X64Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.946 r  mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    mem[3][0]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storeState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.276ns (29.050%)  route 0.673ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           0.673     0.904    sw_IBUF[8]
    SLICE_X64Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.949 r  storeState_i_1/O
                         net (fo=1, routed)           0.000     0.949    storeState_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  storeState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.269ns (27.738%)  route 0.700ns (72.262%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[4]_inst/O
                         net (fo=25, routed)          0.700     0.923    sw_IBUF[4]
    SLICE_X64Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.968 r  mem[3][4]_i_1/O
                         net (fo=1, routed)           0.000     0.968    mem[3][4]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[10][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.261ns (26.325%)  route 0.730ns (73.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  sw_IBUF[6]_inst/O
                         net (fo=25, routed)          0.730     0.946    sw_IBUF[6]
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.991 r  mem[10][6]_i_1/O
                         net (fo=1, routed)           0.000     0.991    mem[10][6]_i_1_n_0
    SLICE_X61Y47         FDRE                                         r  mem_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.274ns (26.853%)  route 0.745ns (73.147%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[0]_inst/O
                         net (fo=25, routed)          0.745     0.974    sw_IBUF[0]
    SLICE_X64Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.019 r  mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     1.019    mem[7][0]_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------





