INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:59:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 2.011ns (23.859%)  route 6.418ns (76.141%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1457, unset)         0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X30Y82         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=125, routed)         0.941     1.647    mem_controller2/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.128     1.775 f  mem_controller2/read_arbiter/data/data_tehb/expSum_c1[4]_i_1/O
                         net (fo=6, routed)           0.345     2.121    mem_controller2/read_arbiter/data/A_loadData[31][3]
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.135     2.256 f  mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0/O
                         net (fo=2, routed)           0.432     2.687    mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0_n_0
    SLICE_X29Y79         LUT5 (Prop_lut5_I4_O)        0.136     2.823 r  mem_controller2/read_arbiter/data/g0_b2_i_13/O
                         net (fo=1, routed)           0.220     3.043    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.129     3.172 r  mem_controller2/read_arbiter/data/g0_b2_i_7/O
                         net (fo=23, routed)          0.335     3.507    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/sfracX1__0
    SLICE_X29Y79         LUT3 (Prop_lut3_I1_O)        0.053     3.560 f  mem_controller2/read_arbiter/data/g0_b2__18_i_1/O
                         net (fo=58, routed)          0.502     4.062    mem_controller2/read_arbiter/data/A_loadData_1_sn_1
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.131     4.193 r  mem_controller2/read_arbiter/data/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.193    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_0[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.444 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.444    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.493 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.493    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.600 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=1, routed)           0.284     4.884    mem_controller2/read_arbiter/data/dataReg_reg[0][0]
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.123     5.007 r  mem_controller2/read_arbiter/data/A_storeData[0]_INST_0_i_5/O
                         net (fo=13, routed)          0.184     5.190    control_merge2/tehb/control/cmpf0_result
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.043     5.233 f  control_merge2/tehb/control/A_storeData[0]_INST_0_i_2/O
                         net (fo=39, routed)          0.237     5.470    control_merge2/tehb/control/fullReg_reg_3
    SLICE_X26Y82         LUT3 (Prop_lut3_I0_O)        0.043     5.513 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__1/O
                         net (fo=156, routed)         0.343     5.856    control_merge2/tehb/control/oehb_ready_1
    SLICE_X27Y82         LUT4 (Prop_lut4_I0_O)        0.043     5.899 f  control_merge2/tehb/control/sticky_c3_i_1__0/O
                         net (fo=297, routed)         0.570     6.469    control_merge2/tehb/control/mulf2_result_ready
    SLICE_X26Y74         LUT2 (Prop_lut2_I0_O)        0.043     6.512 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__0/O
                         net (fo=156, routed)         0.487     6.999    control_merge2/tehb/control/oehb_ready_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.043     7.042 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1/O
                         net (fo=157, routed)         0.193     7.235    fork7/control/generateBlocks[1].regblock/oehb_ready_2
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.043     7.278 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_3__2/O
                         net (fo=1, routed)           0.212     7.490    fork7/control/generateBlocks[1].regblock/transmitValue_i_3__2_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.043     7.533 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_2__6/O
                         net (fo=8, routed)           0.278     7.811    fork6/control/generateBlocks[2].regblock/transmitValue_i_4
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.043     7.854 r  fork6/control/generateBlocks[2].regblock/transmitValue_i_5/O
                         net (fo=1, routed)           0.187     8.041    fork6/control/generateBlocks[4].regblock/transmitValue_reg_8
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.043     8.084 f  fork6/control/generateBlocks[4].regblock/transmitValue_i_4/O
                         net (fo=5, routed)           0.330     8.414    fork6/control/generateBlocks[3].regblock/transmitValue_reg_12
    SLICE_X35Y85         LUT4 (Prop_lut4_I3_O)        0.053     8.467 r  fork6/control/generateBlocks[3].regblock/transmitValue_i_2/O
                         net (fo=1, routed)           0.339     8.806    control_merge0/tehb/control/transmitValue_reg_3
    SLICE_X35Y85         LUT6 (Prop_lut6_I5_O)        0.131     8.937 r  control_merge0/tehb/control/transmitValue_i_1__4/O
                         net (fo=1, routed)           0.000     8.937    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X35Y85         FDSE                                         r  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1457, unset)         0.483    10.183    control_merge0/fork_valid/generateBlocks[0].regblock/clk
    SLICE_X35Y85         FDSE                                         r  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X35Y85         FDSE (Setup_fdse_C_D)        0.032    10.179    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         10.179    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  1.243    




