""	,	L_4
"base_index=0x%08x\n"	,	L_3
hrt_data	,	T_1
sp_address_of	,	F_5
sh_css_mmu_set_page_table_base_index	,	F_6
ia_css_fw_info	,	V_1
SP0_ID	,	V_9
"ia_css_mmu_invalidate_cache() leave\n"	,	L_2
fw	,	V_2
mmu_ID_t	,	T_2
sh_css_sp_is_running	,	F_3
IA_CSS_ENTER_PRIVATE	,	F_7
invalidate_tlb	,	V_8
sp_dmem_store_uint32	,	F_4
sp	,	V_7
mmu_set_page_table_base_index	,	F_8
IA_CSS_DEBUG_TRACE	,	V_5
info	,	V_6
N_MMU_ID	,	V_13
ia_css_debug_dtrace	,	F_2
IA_CSS_LEAVE_PRIVATE	,	F_10
HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb	,	V_4
i	,	V_12
sh_css_sp_fw	,	V_3
ia_css_mmu_invalidate_cache	,	F_1
mmu_id	,	V_14
"ia_css_mmu_invalidate_cache() enter\n"	,	L_1
mmu_invalidate_cache	,	F_9
ia_css_dmaproxy_sp_invalidate_tlb	,	V_10
base_index	,	V_11
