#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May  6 02:33:47 2025
# Process ID: 27728
# Current directory: D:/maneesha/Nano2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6556 D:\maneesha\Nano2\Nano2.xpr
# Log file: D:/maneesha/Nano2/vivado.log
# Journal file: D:/maneesha/Nano2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/maneesha/Nano2/Nano2.xpr
update_compile_order -fileset sources_1
close [ open D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd w ]
add_files D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Instruction_Decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd w ]
add_files -fileset sim_1 D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Instruction_Decorder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_Instruction_Decorder.tcl
close [ open D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd w ]
add_files D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd w ]
add_files -fileset sim_1 D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd
update_compile_order -fileset sim_1
close [ open D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd w ]
add_files D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd w ]
add_files -fileset sim_1 D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd
update_compile_order -fileset sim_1
close [ open D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd w ]
add_files D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd w ]
add_files D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd w ]
add_files -fileset sim_1 D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd
update_compile_order -fileset sim_1
close [ open D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd w ]
add_files D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd w ]
add_files D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd w ]
add_files -fileset sim_1 D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd w ]
add_files -fileset sim_1 D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_nanoprocessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top nanoprocessor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source TB_nanoprocessor.tcl
close_sim
launch_simulation
source TB_nanoprocessor.tcl
close_sim
launch_simulation
source TB_nanoprocessor.tcl
close_sim
launch_simulation
source TB_nanoprocessor.tcl
close_sim
launch_simulation
source TB_nanoprocessor.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source TB_nanoprocessor.tcl
close_sim
close_sim
