module top_module ( input clk, input d, output q );

   wire my_dff_in_1;
   wire my_dff_in_2;
   wire my_dff_in_3;

   my_dff instance1 (.clk(clk), .d(d), .q(my_dff_in_1));   
   my_dff instance2 (.clk(clk), .d(my_dff_in_1), .q(my_dff_in_2));
   my_dff instance3 (.clk(clk), .d(my_dff_in_2), .q(my_dff_in_3));

   assign q = my_dff_in_3;
   
endmodule
