nohup: ignoring input
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 1869182069 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
a9e00e22299cf38fc4cf7f448fa09211  /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Extracting PTX file and ptxas options    1: gemm.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Running md5sum using "md5sum /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu "
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Extracting specific PTX file named gemm.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15matrix_multiplyPfS_S_i : hostFun 0x0x5b57568335d0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing gemm.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ15matrix_multiplyPfS_S_iE4locA" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ15matrix_multiplyPfS_S_iE4locB" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15matrix_multiplyPfS_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file gemm.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from gemm.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z15matrix_multiplyPfS_S_i' : regs=24, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceeb24a68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceeb24a60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceeb24a58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceeb24a54..

GPGPU-Sim PTX: cudaLaunch for 0x0x5b57568335d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z15matrix_multiplyPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (gemm.1.sm_30.ptx:48) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (gemm.1.sm_30.ptx:185) add.s32 %r32, %r3, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (gemm.1.sm_30.ptx:182) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (gemm.1.sm_30.ptx:185) add.s32 %r32, %r3, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15matrix_multiplyPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15matrix_multiplyPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z15matrix_multiplyPfS_S_i' to stream 0, gridDim= (32,32,1) blockDim = (32,32,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z15matrix_multiplyPfS_S_i 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 8091134
gpu_sim_insn = 3831496704
gpu_ipc =     473.5426
gpu_tot_sim_cycle = 8091134
gpu_tot_sim_insn = 3831496704
gpu_tot_ipc =     473.5426
gpu_tot_issued_cta = 1024
gpu_occupancy = 66.6225% 
gpu_tot_occupancy = 66.6225% 
max_total_param_size = 0
gpu_stall_dramfull = 204869
gpu_stall_icnt2sh    = 537167
partiton_level_parallism =       0.2633
partiton_level_parallism_total  =       0.2633
partiton_level_parallism_util =       1.2746
partiton_level_parallism_util_total  =       1.2746
L2_BW  =      23.5882 GB/Sec
L2_BW_total  =      23.5882 GB/Sec
gpu_total_sim_rate=520230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60424192
	L1I_total_cache_misses = 4143
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10162
	L1D_cache_core[1]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11974
	L1D_cache_core[2]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11657
	L1D_cache_core[3]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11487
	L1D_cache_core[4]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11861
	L1D_cache_core[5]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12628
	L1D_cache_core[6]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11133
	L1D_cache_core[7]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10920
	L1D_cache_core[8]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11443
	L1D_cache_core[9]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11177
	L1D_cache_core[10]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9900
	L1D_cache_core[11]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12187
	L1D_cache_core[12]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13042
	L1D_cache_core[13]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10288
	L1D_cache_core[14]: Access = 141440, Miss = 141440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10381
	L1D_total_cache_accesses = 2129920
	L1D_total_cache_misses = 2129920
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 170240
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 131072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2097152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4460
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 465
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60420049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4143
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3993
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2097152
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60424192

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 170240
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4460
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 248608, 
gpgpu_n_tot_thrd_icount = 3833593856
gpgpu_n_tot_w_icount = 119799808
gpgpu_n_stall_shd_mem = 4460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2097152
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 67108864
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = -2080374784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43458392	W0_Idle:2133955	W0_Scoreboard:74829227	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:119799808
single_issue_nums: WS0:59899904	WS1:59899904	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16777216 {8:2097152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4456448 {136:32768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 335544320 {40:8388608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1048576 {8:131072,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 921 
max_icnt2mem_latency = 711 
maxmrqlatency = 430 
max_icnt2sh_latency = 214 
averagemflatency = 264 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 37 
mrq_lat_table:1132490 	789649 	642244 	639533 	1004129 	285161 	67993 	10251 	532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4296767 	4173908 	49035 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	120 	39 	6 	2103016 	18508 	6508 	1802 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2406630 	1975289 	888247 	1106618 	1922605 	220321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5362 	5462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11759     11947     11860     11796     60532     11703     67717     19913     67712     20038     67668     11918     12077     12194     12016     11824 
dram[1]:     11950     11853     11888     11810     67425     11873     74714     20062     74677     20080     74700     11995     12438     12114     12461     11811 
dram[2]:     11949     11784     11808     11878     11817     60516     19890     67709     20100     67690     11890     67677     12166     11835     11894     11910 
dram[3]:     11884     11942     11908     12011     11900     67394     20075     74683     20071     74657     11991     74672     12231     12397     11859     12413 
dram[4]:     11694     11945     11792     11946     60522     11739     67709     19896     67697     19993     67681     11919     11962     12146     11944     11804 
dram[5]:     11939     11844     11914     11796     67433     11865     74694     20063     74668     19945     74682     11981     12432     12215     12483     11888 
average row accesses per activate:
dram[0]: 46.466919 45.721756 46.589573 45.074791 34.243031 32.499660 47.864407 47.097588 49.982300 48.158798 32.429256 32.410923 47.013489 47.873516 46.168400 46.666668 
dram[1]: 46.184559 46.267422 46.166039 45.793102 32.644852 32.586395 46.390144 46.725956 48.602798 48.953411 31.692719 31.338593 48.749500 47.563354 47.423000 46.037735 
dram[2]: 45.721756 46.501419 45.241890 46.633778 32.521797 33.933098 47.151260 48.170574 48.210526 49.982300 32.423367 32.277588 47.826260 47.195358 46.985477 46.387833 
dram[3]: 46.318569 45.744164 46.223896 46.543728 32.767441 32.582764 46.774326 46.334358 48.847569 48.917747 31.378307 31.719229 47.286823 48.616001 45.821598 47.803730 
dram[4]: 46.377357 46.013172 46.282486 45.622429 34.267525 32.440491 47.966030 47.196636 50.093128 48.111469 32.381794 32.614010 47.195358 47.826260 45.907806 46.789982 
dram[5]: 45.874649 46.618595 46.105461 46.137089 32.539402 32.546448 46.239510 46.871368 48.786179 48.794815 31.650730 31.530424 48.749500 47.378639 47.756863 45.951035 
average row locality = 4571982/108100 = 42.294006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       640       640       640       640       660       660       704       704       704       704       664       660       640       640       640       640 
dram[1]:       640       640       640       640       660       660       704       704       704       704       664       660       640       640       640       640 
dram[2]:       640       640       640       640       660       664       704       704       704       704       664       660       640       640       640       640 
dram[3]:       640       640       640       640       660       664       704       704       704       704       664       660       640       640       640       640 
dram[4]:       640       640       640       640       660       664       704       704       704       704       660       660       640       640       640       640 
dram[5]:       640       640       640       640       660       664       704       704       704       704       660       660       640       640       640       640 
total dram writes = 63488
bank skew: 704/640 = 1.10
chip skew: 10584/10580 = 1.00
average mf latency per bank:
dram[0]:      36186     36063     38560     38481     36902     37144     31069     31769     33059     33919     33645     34133     35051     35805     36987     38035
dram[1]:      36367     35855     38651     38465     37529     36976     32271     31457     34386     33584     34806     34131     36022     35963     38216     38127
dram[2]:      35999     35650     38363     38067     37170     35889     32201     31344     34304     33426     34272     33727     35181     35337     37314     37368
dram[3]:      35760     35854     38270     38204     37029     36408     31774     32411     33874     34604     34259     34922     35537     36439     37711     38828
dram[4]:      35925     35611     38307     38017     36677     36312     30966     32305     32893     34423     33732     34197     35453     35618     37512     37891
dram[5]:      36311     35403     38651     37909     37381     36165     32019     31952     34126     34108     34948     34262     36620     35993     38877     38224
maximum mf latency per bank:
dram[0]:        813       649       849       660       921       690       918       594       918       662       920       631       638       632       629       702
dram[1]:        712       597       716       630       724       752       673       609       787       597       797       687       676       698       866       663
dram[2]:        652       752       651       782       672       821       591       868       645       868       649       883       645       677       686       643
dram[3]:        587       658       620       656       853       667       598       712       664       847       726       855       733       659       754       895
dram[4]:        892       641       908       676       908       689       868       637       875       729       868       742       646       660       670       693
dram[5]:        759       613       759       639       771       886       704       601       790       655       747       717       680       718       907       710
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10680296 n_nop=9878342 n_act=17946 n_pre=17930 n_ref_event=0 n_req=761436 n_rd=756146 n_rd_L2_A=0 n_write=0 n_wr_bk=10580 bw_util=0.1436
n_activity=2516007 dram_eff=0.6095
bk0: 48842a 10530728i bk1: 48648a 10532659i bk2: 48832a 10525792i bk3: 48496a 10520582i bk4: 47576a 10508913i bk5: 47412a 10504956i bk6: 44832a 10541096i bk7: 44532a 10539526i bk8: 44832a 10530060i bk9: 44532a 10526243i bk10: 47112a 10507097i bk11: 47152a 10513990i bk12: 48480a 10527597i bk13: 48128a 10527611i bk14: 48480a 10522873i bk15: 48260a 10521979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976434
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.762571
Bank_Level_Parallism = 1.538235
Bank_Level_Parallism_Col = 1.499743
Bank_Level_Parallism_Ready = 1.147633
write_to_read_ratio_blp_rw_average = 0.038495
GrpLevelPara = 1.412215 

BW Util details:
bwutil = 0.143578 
total_CMD = 10680296 
util_bw = 1533452 
Wasted_Col = 533056 
Wasted_Row = 97067 
Idle = 8516721 

BW Util Bottlenecks: 
RCDc_limit = 134104 
RCDWRc_limit = 4248 
WTRc_limit = 10740 
RTWc_limit = 46030 
CCDLc_limit = 427141 
rwq = 0 
CCDLc_limit_alone = 413104 
WTRc_limit_alone = 9416 
RTWc_limit_alone = 33317 

Commands details: 
total_CMD = 10680296 
n_nop = 9878342 
Read = 756146 
Write = 0 
L2_Alloc = 0 
L2_WB = 10580 
n_act = 17946 
n_pre = 17930 
n_ref = 0 
n_req = 761436 
total_req = 766726 

Dual Bus Interface Util: 
issued_total_row = 35876 
issued_total_col = 766726 
Row_Bus_Util =  0.003359 
CoL_Bus_Util = 0.071789 
Either_Row_CoL_Bus_Util = 0.075087 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000808 
queue_avg = 1.082442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10680296 n_nop=9876655 n_act=18115 n_pre=18099 n_ref_event=0 n_req=762770 n_rd=757480 n_rd_L2_A=0 n_write=0 n_wr_bk=10580 bw_util=0.1438
n_activity=2555479 dram_eff=0.6011
bk0: 48728a 10535033i bk1: 48816a 10534540i bk2: 48616a 10530695i bk3: 48816a 10523461i bk4: 47560a 10513502i bk5: 47572a 10505948i bk6: 44832a 10541922i bk7: 44832a 10537498i bk8: 44800a 10535667i bk9: 44832a 10528122i bk10: 47112a 10514682i bk11: 47336a 10510829i bk12: 48332a 10532419i bk13: 48480a 10527688i bk14: 48336a 10527375i bk15: 48480a 10521605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976251
Row_Buffer_Locality_read = 0.977739
Row_Buffer_Locality_write = 0.763138
Bank_Level_Parallism = 1.506281
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.135103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143827 
total_CMD = 10680296 
util_bw = 1536120 
Wasted_Col = 551414 
Wasted_Row = 98204 
Idle = 8494558 

BW Util Bottlenecks: 
RCDc_limit = 135746 
RCDWRc_limit = 4489 
WTRc_limit = 10955 
RTWc_limit = 46790 
CCDLc_limit = 444285 
rwq = 0 
CCDLc_limit_alone = 429068 
WTRc_limit_alone = 9456 
RTWc_limit_alone = 33072 

Commands details: 
total_CMD = 10680296 
n_nop = 9876655 
Read = 757480 
Write = 0 
L2_Alloc = 0 
L2_WB = 10580 
n_act = 18115 
n_pre = 18099 
n_ref = 0 
n_req = 762770 
total_req = 768060 

Dual Bus Interface Util: 
issued_total_row = 36214 
issued_total_col = 768060 
Row_Bus_Util =  0.003391 
CoL_Bus_Util = 0.071914 
Either_Row_CoL_Bus_Util = 0.075245 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000788 
queue_avg = 1.056064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10680296 n_nop=9878713 n_act=17926 n_pre=17910 n_ref_event=0 n_req=761080 n_rd=755788 n_rd_L2_A=0 n_write=0 n_wr_bk=10584 bw_util=0.1435
n_activity=2515973 dram_eff=0.6092
bk0: 48648a 10531173i bk1: 48832a 10530763i bk2: 48496a 10528131i bk3: 48832a 10517607i bk4: 47412a 10510624i bk5: 47344a 10503246i bk6: 44536a 10542373i bk7: 44832a 10538423i bk8: 44532a 10535191i bk9: 44832a 10525320i bk10: 46844a 10515867i bk11: 47344a 10506158i bk12: 48128a 10529052i bk13: 48480a 10523210i bk14: 48216a 10524896i bk15: 48480a 10514073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976451
Row_Buffer_Locality_read = 0.977933
Row_Buffer_Locality_write = 0.764739
Bank_Level_Parallism = 1.540816
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.149837
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143511 
total_CMD = 10680296 
util_bw = 1532744 
Wasted_Col = 534002 
Wasted_Row = 96214 
Idle = 8517336 

BW Util Bottlenecks: 
RCDc_limit = 133866 
RCDWRc_limit = 4271 
WTRc_limit = 10771 
RTWc_limit = 46219 
CCDLc_limit = 428112 
rwq = 0 
CCDLc_limit_alone = 413951 
WTRc_limit_alone = 9383 
RTWc_limit_alone = 33446 

Commands details: 
total_CMD = 10680296 
n_nop = 9878713 
Read = 755788 
Write = 0 
L2_Alloc = 0 
L2_WB = 10584 
n_act = 17926 
n_pre = 17910 
n_ref = 0 
n_req = 761080 
total_req = 766372 

Dual Bus Interface Util: 
issued_total_row = 35836 
issued_total_col = 766372 
Row_Bus_Util =  0.003355 
CoL_Bus_Util = 0.071756 
Either_Row_CoL_Bus_Util = 0.075053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000780 
queue_avg = 1.091122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09112
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10680296 n_nop=9876896 n_act=18092 n_pre=18076 n_ref_event=0 n_req=762568 n_rd=757276 n_rd_L2_A=0 n_write=0 n_wr_bk=10584 bw_util=0.1438
n_activity=2556531 dram_eff=0.6007
bk0: 48824a 10532534i bk1: 48672a 10536472i bk2: 48816a 10529559i bk3: 48644a 10525758i bk4: 47576a 10513496i bk5: 47304a 10509950i bk6: 44832a 10541209i bk7: 44824a 10539865i bk8: 44832a 10534942i bk9: 44848a 10530220i bk10: 47112a 10514680i bk11: 47344a 10510974i bk12: 48480a 10529397i bk13: 48296a 10529006i bk14: 48480a 10523293i bk15: 48392a 10521531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976275
Row_Buffer_Locality_read = 0.977770
Row_Buffer_Locality_write = 0.762283
Bank_Level_Parallism = 1.505169
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.132152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143790 
total_CMD = 10680296 
util_bw = 1535720 
Wasted_Col = 551881 
Wasted_Row = 97838 
Idle = 8494857 

BW Util Bottlenecks: 
RCDc_limit = 135936 
RCDWRc_limit = 4511 
WTRc_limit = 11544 
RTWc_limit = 48444 
CCDLc_limit = 444308 
rwq = 0 
CCDLc_limit_alone = 428453 
WTRc_limit_alone = 9941 
RTWc_limit_alone = 34192 

Commands details: 
total_CMD = 10680296 
n_nop = 9876896 
Read = 757276 
Write = 0 
L2_Alloc = 0 
L2_WB = 10584 
n_act = 18092 
n_pre = 18076 
n_ref = 0 
n_req = 762568 
total_req = 767860 

Dual Bus Interface Util: 
issued_total_row = 36168 
issued_total_col = 767860 
Row_Bus_Util =  0.003386 
CoL_Bus_Util = 0.071895 
Either_Row_CoL_Bus_Util = 0.075223 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000782 
queue_avg = 1.056015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10680296 n_nop=9878523 n_act=17922 n_pre=17906 n_ref_event=463904 n_req=761282 n_rd=755992 n_rd_L2_A=0 n_write=0 n_wr_bk=10580 bw_util=0.1435
n_activity=2514452 dram_eff=0.6097
bk0: 48840a 10531625i bk1: 48592a 10532018i bk2: 48832a 10524330i bk3: 48496a 10518273i bk4: 47576a 10505711i bk5: 47096a 10504259i bk6: 44832a 10541546i bk7: 44532a 10540824i bk8: 44832a 10532453i bk9: 44536a 10529409i bk10: 47336a 10510345i bk11: 47156a 10514726i bk12: 48480a 10527222i bk13: 48128a 10525363i bk14: 48480a 10520983i bk15: 48248a 10519394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976462
Row_Buffer_Locality_read = 0.977942
Row_Buffer_Locality_write = 0.765028
Bank_Level_Parallism = 1.541679
Bank_Level_Parallism_Col = 1.502985
Bank_Level_Parallism_Ready = 1.151815
write_to_read_ratio_blp_rw_average = 0.037912
GrpLevelPara = 1.415406 

BW Util details:
bwutil = 0.143549 
total_CMD = 10680296 
util_bw = 1533144 
Wasted_Col = 531110 
Wasted_Row = 96505 
Idle = 8519537 

BW Util Bottlenecks: 
RCDc_limit = 133980 
RCDWRc_limit = 4181 
WTRc_limit = 10726 
RTWc_limit = 44295 
CCDLc_limit = 425310 
rwq = 0 
CCDLc_limit_alone = 411690 
WTRc_limit_alone = 9399 
RTWc_limit_alone = 32002 

Commands details: 
total_CMD = 10680296 
n_nop = 9878523 
Read = 755992 
Write = 0 
L2_Alloc = 0 
L2_WB = 10580 
n_act = 17922 
n_pre = 17906 
n_ref = 463904 
n_req = 761282 
total_req = 766572 

Dual Bus Interface Util: 
issued_total_row = 35828 
issued_total_col = 766572 
Row_Bus_Util =  0.003355 
CoL_Bus_Util = 0.071774 
Either_Row_CoL_Bus_Util = 0.075070 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000782 
queue_avg = 1.086207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08621
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10680296 n_nop=9876606 n_act=18107 n_pre=18091 n_ref_event=0 n_req=762846 n_rd=757556 n_rd_L2_A=0 n_write=0 n_wr_bk=10580 bw_util=0.1438
n_activity=2554432 dram_eff=0.6014
bk0: 48720a 10534241i bk1: 48816a 10531700i bk2: 48644a 10530216i bk3: 48816a 10520597i bk4: 47568a 10511961i bk5: 47316a 10504364i bk6: 44824a 10542201i bk7: 44832a 10539751i bk8: 44824a 10535316i bk9: 44832a 10530029i bk10: 47336a 10514064i bk11: 47344a 10513139i bk12: 48332a 10532661i bk13: 48480a 10526728i bk14: 48392a 10526613i bk15: 48480a 10518194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976264
Row_Buffer_Locality_read = 0.977759
Row_Buffer_Locality_write = 0.762193
Bank_Level_Parallism = 1.513181
Bank_Level_Parallism_Col = 1.472692
Bank_Level_Parallism_Ready = 1.136454
write_to_read_ratio_blp_rw_average = 0.039030
GrpLevelPara = 1.385686 

BW Util details:
bwutil = 0.143842 
total_CMD = 10680296 
util_bw = 1536272 
Wasted_Col = 548607 
Wasted_Row = 97347 
Idle = 8498070 

BW Util Bottlenecks: 
RCDc_limit = 135515 
RCDWRc_limit = 4611 
WTRc_limit = 11294 
RTWc_limit = 48248 
CCDLc_limit = 441403 
rwq = 0 
CCDLc_limit_alone = 425877 
WTRc_limit_alone = 9797 
RTWc_limit_alone = 34219 

Commands details: 
total_CMD = 10680296 
n_nop = 9876606 
Read = 757556 
Write = 0 
L2_Alloc = 0 
L2_WB = 10580 
n_act = 18107 
n_pre = 18091 
n_ref = 0 
n_req = 762846 
total_req = 768136 

Dual Bus Interface Util: 
issued_total_row = 36198 
issued_total_col = 768136 
Row_Bus_Util =  0.003389 
CoL_Bus_Util = 0.071921 
Either_Row_CoL_Bus_Util = 0.075250 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000801 
queue_avg = 1.053478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 710206, Miss = 389906, Miss_rate = 0.549, Pending_hits = 54590, Reservation_fails = 21561
L2_cache_bank[1]: Access = 710056, Miss = 388080, Miss_rate = 0.547, Pending_hits = 51318, Reservation_fails = 14379
L2_cache_bank[2]: Access = 710176, Miss = 389236, Miss_rate = 0.548, Pending_hits = 54897, Reservation_fails = 16334
L2_cache_bank[3]: Access = 710056, Miss = 390084, Miss_rate = 0.549, Pending_hits = 55654, Reservation_fails = 14696
L2_cache_bank[4]: Access = 710176, Miss = 387732, Miss_rate = 0.546, Pending_hits = 51350, Reservation_fails = 14000
L2_cache_bank[5]: Access = 709808, Miss = 389904, Miss_rate = 0.549, Pending_hits = 54747, Reservation_fails = 21498
L2_cache_bank[6]: Access = 710176, Miss = 389872, Miss_rate = 0.549, Pending_hits = 55827, Reservation_fails = 15224
L2_cache_bank[7]: Access = 709808, Miss = 389252, Miss_rate = 0.548, Pending_hits = 55086, Reservation_fails = 16784
L2_cache_bank[8]: Access = 710176, Miss = 390128, Miss_rate = 0.549, Pending_hits = 54436, Reservation_fails = 21909
L2_cache_bank[9]: Access = 709808, Miss = 387712, Miss_rate = 0.546, Pending_hits = 51185, Reservation_fails = 14179
L2_cache_bank[10]: Access = 710056, Miss = 389560, Miss_rate = 0.549, Pending_hits = 54944, Reservation_fails = 16469
L2_cache_bank[11]: Access = 709808, Miss = 389844, Miss_rate = 0.549, Pending_hits = 55698, Reservation_fails = 15360
L2_total_cache_accesses = 8520310
L2_total_cache_misses = 4671310
L2_total_cache_miss_rate = 0.5483
L2_total_cache_pending_hits = 649732
L2_total_cache_reservation_fails = 202393
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3198793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 649619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1135049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 201386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3405147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 649619
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 223
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 456
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 784
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 104
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8388608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1145
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 200241
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 223
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 784
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=8520310
icnt_total_pkts_simt_to_mem=2228389
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.7417
	minimum = 5
	maximum = 640
Network latency average = 28.3811
	minimum = 5
	maximum = 638
Slowest packet = 8424780
Flit latency average = 28.1737
	minimum = 5
	maximum = 635
Slowest flit = 8502495
Fragmentation average = 6.40352e-05
	minimum = 0
	maximum = 332
Injected packet rate average = 0.048752
	minimum = 0.0174822 (at node 0)
	maximum = 0.0877758 (at node 15)
Accepted packet rate average = 0.048752
	minimum = 0.0219317 (at node 20)
	maximum = 0.0709569 (at node 1)
Injected flit rate average = 0.049202
	minimum = 0.018289 (at node 0)
	maximum = 0.0877758 (at node 15)
Accepted flit rate average= 0.049202
	minimum = 0.0229446 (at node 20)
	maximum = 0.0709569 (at node 1)
Injected packet length average = 1.00923
Accepted packet length average = 1.00923
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7417 (1 samples)
	minimum = 5 (1 samples)
	maximum = 640 (1 samples)
Network latency average = 28.3811 (1 samples)
	minimum = 5 (1 samples)
	maximum = 638 (1 samples)
Flit latency average = 28.1737 (1 samples)
	minimum = 5 (1 samples)
	maximum = 635 (1 samples)
Fragmentation average = 6.40352e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 332 (1 samples)
Injected packet rate average = 0.048752 (1 samples)
	minimum = 0.0174822 (1 samples)
	maximum = 0.0877758 (1 samples)
Accepted packet rate average = 0.048752 (1 samples)
	minimum = 0.0219317 (1 samples)
	maximum = 0.0709569 (1 samples)
Injected flit rate average = 0.049202 (1 samples)
	minimum = 0.018289 (1 samples)
	maximum = 0.0877758 (1 samples)
Accepted flit rate average = 0.049202 (1 samples)
	minimum = 0.0229446 (1 samples)
	maximum = 0.0709569 (1 samples)
Injected packet size average = 1.00923 (1 samples)
Accepted packet size average = 1.00923 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 45 sec (7365 sec)
gpgpu_simulation_rate = 520230 (inst/sec)
gpgpu_simulation_rate = 1098 (cycle/sec)
gpgpu_silicon_slowdown = 637522x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
All correct
GPGPU-Sim: *** exit detected ***
