#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb893d1a560 .scope module, "test" "test" 2 3;
 .timescale 0 0;
P_0x7fb893d1c9d0 .param/l "RAMSIZE" 0 2 48, +C4<00000000000000000000000001000000>;
v0x7fb893d36360_0 .var "clk", 0 0;
v0x7fb893d1a8e0_0 .net "debug", 31 0, v0x7fb893d34d60_0;  1 drivers
v0x7fb893d363f0_0 .var "fileFound", 0 0;
v0x7fb893d36480 .array "fileRam", 2047 0, 7 0;
v0x7fb893d36510_0 .net "iPointer", 31 0, v0x7fb893d34ec0_0;  1 drivers
v0x7fb893d365e0_0 .var "mode", 7 0;
v0x7fb893d36670_0 .net "opCode", 7 0, v0x7fb893d35060_0;  1 drivers
v0x7fb893d36730_0 .net "r0", 31 0, v0x7fb893d351c0_0;  1 drivers
v0x7fb893d367e0_0 .net "r1", 31 0, v0x7fb893d352d0_0;  1 drivers
v0x7fb893d36910_0 .net "r2", 31 0, v0x7fb893d35380_0;  1 drivers
v0x7fb893d369a0_0 .net "r3", 31 0, v0x7fb893d35430_0;  1 drivers
v0x7fb893d36a30_0 .net "r4", 31 0, v0x7fb893d354e0_0;  1 drivers
v0x7fb893d36ae0_0 .net "r5", 31 0, v0x7fb893d35590_0;  1 drivers
v0x7fb893d36b90_0 .net "rPos", 7 0, v0x7fb893d35640_0;  1 drivers
v0x7fb893d36c40_0 .net "ramAddress", 31 0, v0x7fb893d356f0_0;  1 drivers
v0x7fb893d36cf0_0 .net "ramOut", 31 0, v0x7fb893d35930_0;  1 drivers
v0x7fb893d36da0_0 .var "ramValue", 31 0;
v0x7fb893d36f50_0 .var "readAck", 0 0;
v0x7fb893d36fe0_0 .net "readReq", 0 0, v0x7fb893d35a60_0;  1 drivers
v0x7fb893d37070_0 .var "reqAddress", 31 0;
v0x7fb893d37100_0 .var "reset", 0 0;
v0x7fb893d37190_0 .var "testname", 511 0;
v0x7fb893d37220_0 .var "writeAck", 0 0;
v0x7fb893d372e0_0 .net "writeReq", 0 0, v0x7fb893d360e0_0;  1 drivers
E_0x7fb893d1a130 .event posedge, v0x7fb893d1a1e0_0;
S_0x7fb893d1b0b0 .scope module, "alu" "ALU" 2 50, 3 1 0, S_0x7fb893d1a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "ramIn"
    .port_info 3 /INPUT 1 "readAck"
    .port_info 4 /INPUT 1 "writeAck"
    .port_info 5 /OUTPUT 32 "ramAddress"
    .port_info 6 /OUTPUT 32 "ramOut"
    .port_info 7 /OUTPUT 1 "readReq"
    .port_info 8 /OUTPUT 1 "writeReq"
    .port_info 9 /OUTPUT 32 "ipointer"
    .port_info 10 /OUTPUT 8 "opCode"
    .port_info 11 /OUTPUT 32 "r0"
    .port_info 12 /OUTPUT 32 "r1"
    .port_info 13 /OUTPUT 32 "r2"
    .port_info 14 /OUTPUT 32 "r3"
    .port_info 15 /OUTPUT 32 "r4"
    .port_info 16 /OUTPUT 32 "r5"
    .port_info 17 /OUTPUT 8 "rPos"
    .port_info 18 /OUTPUT 32 "debug"
v0x7fb893d1a1e0_0 .net "clk", 0 0, v0x7fb893d36360_0;  1 drivers
v0x7fb893d34cc0_0 .var "condJump", 0 0;
v0x7fb893d34d60_0 .var "debug", 31 0;
v0x7fb893d34e10_0 .var "fOpEnable", 6 0;
v0x7fb893d34ec0_0 .var "ipointer", 31 0;
v0x7fb893d34fb0_0 .var "mode", 3 0;
v0x7fb893d35060_0 .var "opCode", 7 0;
v0x7fb893d35110_0 .var "opDataWord", 31 0;
v0x7fb893d351c0_0 .var "r0", 31 0;
v0x7fb893d352d0_0 .var "r1", 31 0;
v0x7fb893d35380_0 .var "r2", 31 0;
v0x7fb893d35430_0 .var "r3", 31 0;
v0x7fb893d354e0_0 .var "r4", 31 0;
v0x7fb893d35590_0 .var "r5", 31 0;
v0x7fb893d35640_0 .var "rPos", 7 0;
v0x7fb893d356f0_0 .var "ramAddress", 31 0;
v0x7fb893d357a0_0 .net "ramIn", 31 0, v0x7fb893d36da0_0;  1 drivers
v0x7fb893d35930_0 .var "ramOut", 31 0;
v0x7fb893d359c0_0 .net "readAck", 0 0, v0x7fb893d36f50_0;  1 drivers
v0x7fb893d35a60_0 .var "readReq", 0 0;
v0x7fb893d35b10_0 .var "regAddress", 7 0;
v0x7fb893d35bc0_0 .var "regAddress2", 7 0;
v0x7fb893d35c70_0 .var "regAddress3", 7 0;
v0x7fb893d35d20 .array "regValue", 3 0, 31 0;
v0x7fb893d35dc0 .array "regValue2", 3 0, 31 0;
v0x7fb893d35e60 .array "regValue3", 3 0, 31 0;
v0x7fb893d35f00 .array "regarray", 65 0, 31 0;
v0x7fb893d35fa0_0 .net "reset", 0 0, v0x7fb893d37100_0;  1 drivers
v0x7fb893d36040_0 .net "writeAck", 0 0, v0x7fb893d37220_0;  1 drivers
v0x7fb893d360e0_0 .var "writeReq", 0 0;
E_0x7fb893d1a880 .event posedge, v0x7fb893d35fa0_0, v0x7fb893d1a1e0_0;
    .scope S_0x7fb893d1b0b0;
T_0 ;
    %wait E_0x7fb893d1a880;
    %load/vec4 v0x7fb893d35fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb893d34ec0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb893d35060_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fb893d35110_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fb893d35640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb893d34fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb893d35a60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb893d34e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb893d34cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb893d34fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb893d35a60_0, 0;
    %load/vec4 v0x7fb893d34ec0_0;
    %assign/vec4 v0x7fb893d356f0_0, 0;
    %pushi/vec4 195948557, 0, 32;
    %assign/vec4 v0x7fb893d35110_0, 0;
    %load/vec4 v0x7fb893d34ec0_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %load/vec4 v0x7fb893d34fb0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb893d34e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb893d34cc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb893d34fb0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb893d35a60_0, 0;
    %load/vec4 v0x7fb893d359c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fb893d35060_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 8, 5;
    %subi 64, 0, 8;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb893d35640_0;
    %add;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %assign/vec4 v0x7fb893d35b10_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.11, 8;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 16, 6;
    %subi 64, 0, 8;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fb893d35640_0;
    %add;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %assign/vec4 v0x7fb893d35bc0_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.13, 8;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fb893d35640_0;
    %add;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %assign/vec4 v0x7fb893d35c70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb893d34fb0_0, 0;
T_0.7 ;
    %load/vec4 v0x7fb893d357a0_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %load/vec4 v0x7fb893d34fb0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %jmp T_0.6;
T_0.4 ;
    %ix/getv 4, v0x7fb893d35b10_0;
    %load/vec4a v0x7fb893d35f00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb893d35d20, 0, 4;
    %ix/getv 4, v0x7fb893d35bc0_0;
    %load/vec4a v0x7fb893d35f00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb893d35dc0, 0, 4;
    %ix/getv 4, v0x7fb893d35c70_0;
    %load/vec4a v0x7fb893d35f00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb893d35e60, 0, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb893d34fb0_0, 0;
    %load/vec4 v0x7fb893d35b10_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %load/vec4 v0x7fb893d34fb0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7fb893d35b10_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %load/vec4 v0x7fb893d34fb0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d34d60_0, 4, 5;
    %load/vec4 v0x7fb893d34ec0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fb893d34ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb893d34fb0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %ix/getv 4, v0x7fb893d35640_0;
    %load/vec4a v0x7fb893d35f00, 4;
    %assign/vec4 v0x7fb893d351c0_0, 0;
    %load/vec4 v0x7fb893d35640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d35f00, 4;
    %assign/vec4 v0x7fb893d352d0_0, 0;
    %load/vec4 v0x7fb893d35640_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d35f00, 4;
    %assign/vec4 v0x7fb893d35380_0, 0;
    %load/vec4 v0x7fb893d35640_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d35f00, 4;
    %assign/vec4 v0x7fb893d35430_0, 0;
    %load/vec4 v0x7fb893d35640_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d35f00, 4;
    %assign/vec4 v0x7fb893d354e0_0, 0;
    %load/vec4 v0x7fb893d35640_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d35f00, 4;
    %assign/vec4 v0x7fb893d35590_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb893d1a560;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb893d37100_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fb893d1a560;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb893d37100_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb893d37100_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fb893d1a560;
T_3 ;
    %vpi_func 2 19 "$value$plusargs" 32, "ROMFILE=%s", v0x7fb893d37190_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x7fb893d363f0_0, 0, 1;
    %vpi_call 2 20 "$readmemh", v0x7fb893d37190_0, v0x7fb893d36480, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fb893d1a560;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb893d36360_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fb893d1a560;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7fb893d36360_0;
    %nor/r;
    %store/vec4 v0x7fb893d36360_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb893d1a560;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb893d365e0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x7fb893d1a560;
T_7 ;
    %wait E_0x7fb893d1a130;
    %load/vec4 v0x7fb893d365e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb893d36f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb893d37220_0, 0;
    %load/vec4 v0x7fb893d36fe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fb893d36c40_0;
    %assign/vec4 v0x7fb893d37070_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fb893d365e0_0, 0;
T_7.2 ;
    %load/vec4 v0x7fb893d372e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x7fb893d36c40_0;
    %assign/vec4 v0x7fb893d37070_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fb893d365e0_0, 0;
T_7.4 ;
T_7.0 ;
    %load/vec4 v0x7fb893d365e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %ix/getv 4, v0x7fb893d37070_0;
    %load/vec4a v0x7fb893d36480, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d36da0_0, 4, 5;
    %load/vec4 v0x7fb893d37070_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d36480, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d36da0_0, 4, 5;
    %load/vec4 v0x7fb893d37070_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d36480, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d36da0_0, 4, 5;
    %load/vec4 v0x7fb893d37070_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb893d36480, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb893d36da0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb893d36f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb893d365e0_0, 0;
T_7.6 ;
    %load/vec4 v0x7fb893d365e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x7fb893d36cf0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fb893d37070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb893d36480, 0, 4;
    %load/vec4 v0x7fb893d36cf0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb893d37070_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb893d36480, 0, 4;
    %load/vec4 v0x7fb893d36cf0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fb893d37070_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb893d36480, 0, 4;
    %load/vec4 v0x7fb893d36cf0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fb893d37070_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb893d36480, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb893d37220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb893d365e0_0, 0;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU_tb.sv";
    "ALU.sv";
