
Prova_BMS_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f484  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  0800f728  0800f728  00010728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fbd4  0800fbd4  00010bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fbdc  0800fbdc  00010bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800fbe0  0800fbe0  00010be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0800fbe4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004eb4  240001dc  0800fdc0  000111dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24005090  0800fdc0  00012090  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025e06  00000000  00000000  0001120a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004487  00000000  00000000  00037010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b98  00000000  00000000  0003b498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001577  00000000  00000000  0003d030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000057ae  00000000  00000000  0003e5a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000237d2  00000000  00000000  00043d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001771cb  00000000  00000000  00067527  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001de6f2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000889c  00000000  00000000  001de738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  001e6fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f70c 	.word	0x0800f70c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	0800f70c 	.word	0x0800f70c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <SPITXCompleteCallback>:
	xQueueAddToSet( Queueuarttomain, Settomain );

}

void SPITXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPITXSemHandle);
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <SPITXCompleteCallback+0x20>)
 8000aae:	6818      	ldr	r0, [r3, #0]
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	f008 f88d 	bl	8008bd4 <xQueueGenericSend>
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	240001f8 	.word	0x240001f8

08000ac8 <SPIRXCompleteCallback>:
void SPIRXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPIRXSemHandle);
 8000ad0:	4b05      	ldr	r3, [pc, #20]	@ (8000ae8 <SPIRXCompleteCallback+0x20>)
 8000ad2:	6818      	ldr	r0, [r3, #0]
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2100      	movs	r1, #0
 8000ada:	f008 f87b 	bl	8008bd4 <xQueueGenericSend>
}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	240001fc 	.word	0x240001fc

08000aec <UARTCompleteCallback>:
void UARTCompleteCallback(UART_HandleTypeDef *huart)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(UARTSemHandle);
 8000af4:	4b05      	ldr	r3, [pc, #20]	@ (8000b0c <UARTCompleteCallback+0x20>)
 8000af6:	6818      	ldr	r0, [r3, #0]
 8000af8:	2300      	movs	r3, #0
 8000afa:	2200      	movs	r2, #0
 8000afc:	2100      	movs	r1, #0
 8000afe:	f008 f869 	bl	8008bd4 <xQueueGenericSend>
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	24000200 	.word	0x24000200

08000b10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b14:	f000 fafc 	bl	8001110 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b18:	f000 ff34 	bl	8001984 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b1c:	f000 f83a 	bl	8000b94 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b20:	f000 f8b2 	bl	8000c88 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b24:	f000 fa28 	bl	8000f78 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000b28:	f000 f8e2 	bl	8000cf0 <MX_SPI3_Init>
  MX_SPI5_Init();
 8000b2c:	f000 f936 	bl	8000d9c <MX_SPI5_Init>
  MX_USART2_UART_Init();
 8000b30:	f000 f98a 	bl	8000e48 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000b34:	f000 f9d4 	bl	8000ee0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_TX_COMPLETE_CB_ID, SPITXCompleteCallback);
 8000b38:	4a0e      	ldr	r2, [pc, #56]	@ (8000b74 <main+0x64>)
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	480e      	ldr	r0, [pc, #56]	@ (8000b78 <main+0x68>)
 8000b3e:	f005 f803 	bl	8005b48 <HAL_SPI_RegisterCallback>
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_RX_COMPLETE_CB_ID, SPIRXCompleteCallback);
 8000b42:	4a0e      	ldr	r2, [pc, #56]	@ (8000b7c <main+0x6c>)
 8000b44:	2101      	movs	r1, #1
 8000b46:	480c      	ldr	r0, [pc, #48]	@ (8000b78 <main+0x68>)
 8000b48:	f004 fffe 	bl	8005b48 <HAL_SPI_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_TX_COMPLETE_CB_ID, UARTCompleteCallback);
 8000b4c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b80 <main+0x70>)
 8000b4e:	2101      	movs	r1, #1
 8000b50:	480c      	ldr	r0, [pc, #48]	@ (8000b84 <main+0x74>)
 8000b52:	f005 fed7 	bl	8006904 <HAL_UART_RegisterCallback>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b56:	f007 fd53 	bl	8008600 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000b88 <main+0x78>)
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	480b      	ldr	r0, [pc, #44]	@ (8000b8c <main+0x7c>)
 8000b60:	f007 fd98 	bl	8008694 <osThreadNew>
 8000b64:	4603      	mov	r3, r0
 8000b66:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <main+0x80>)
 8000b68:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000b6a:	f007 fd6d 	bl	8008648 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b6e:	bf00      	nop
 8000b70:	e7fd      	b.n	8000b6e <main+0x5e>
 8000b72:	bf00      	nop
 8000b74:	08000aa5 	.word	0x08000aa5
 8000b78:	24000204 	.word	0x24000204
 8000b7c:	08000ac9 	.word	0x08000ac9
 8000b80:	08000aed 	.word	0x08000aed
 8000b84:	24000438 	.word	0x24000438
 8000b88:	0800f74c 	.word	0x0800f74c
 8000b8c:	08001101 	.word	0x08001101
 8000b90:	24000504 	.word	0x24000504

08000b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b09c      	sub	sp, #112	@ 0x70
 8000b98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b9e:	224c      	movs	r2, #76	@ 0x4c
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f00b fa3b 	bl	800c01e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2220      	movs	r2, #32
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f00b fa35 	bl	800c01e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000bb4:	2002      	movs	r0, #2
 8000bb6:	f001 ffd3 	bl	8002b60 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
 8000bbe:	4b30      	ldr	r3, [pc, #192]	@ (8000c80 <SystemClock_Config+0xec>)
 8000bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bc2:	4a2f      	ldr	r2, [pc, #188]	@ (8000c80 <SystemClock_Config+0xec>)
 8000bc4:	f023 0301 	bic.w	r3, r3, #1
 8000bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000bca:	4b2d      	ldr	r3, [pc, #180]	@ (8000c80 <SystemClock_Config+0xec>)
 8000bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c84 <SystemClock_Config+0xf0>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	4a2a      	ldr	r2, [pc, #168]	@ (8000c84 <SystemClock_Config+0xf0>)
 8000bda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bde:	6193      	str	r3, [r2, #24]
 8000be0:	4b28      	ldr	r3, [pc, #160]	@ (8000c84 <SystemClock_Config+0xf0>)
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000be8:	603b      	str	r3, [r7, #0]
 8000bea:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000bec:	bf00      	nop
 8000bee:	4b25      	ldr	r3, [pc, #148]	@ (8000c84 <SystemClock_Config+0xf0>)
 8000bf0:	699b      	ldr	r3, [r3, #24]
 8000bf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000bfa:	d1f8      	bne.n	8000bee <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c00:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c04:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c06:	2302      	movs	r3, #2
 8000c08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000c12:	2364      	movs	r3, #100	@ 0x64
 8000c14:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c16:	2302      	movs	r3, #2
 8000c18:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000c22:	230c      	movs	r3, #12
 8000c24:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c32:	4618      	mov	r0, r3
 8000c34:	f001 ffce 	bl	8002bd4 <HAL_RCC_OscConfig>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c3e:	f000 faa5 	bl	800118c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c42:	233f      	movs	r3, #63	@ 0x3f
 8000c44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c46:	2303      	movs	r3, #3
 8000c48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000c4e:	2308      	movs	r3, #8
 8000c50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000c52:	2340      	movs	r3, #64	@ 0x40
 8000c54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000c56:	2340      	movs	r3, #64	@ 0x40
 8000c58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000c5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c5e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000c60:	2340      	movs	r3, #64	@ 0x40
 8000c62:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2102      	movs	r1, #2
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f002 fc0d 	bl	8003488 <HAL_RCC_ClockConfig>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000c74:	f000 fa8a 	bl	800118c <Error_Handler>
  }
}
 8000c78:	bf00      	nop
 8000c7a:	3770      	adds	r7, #112	@ 0x70
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	58000400 	.word	0x58000400
 8000c84:	58024800 	.word	0x58024800

08000c88 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b0b0      	sub	sp, #192	@ 0xc0
 8000c8c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c8e:	463b      	mov	r3, r7
 8000c90:	22c0      	movs	r2, #192	@ 0xc0
 8000c92:	2100      	movs	r1, #0
 8000c94:	4618      	mov	r0, r3
 8000c96:	f00b f9c2 	bl	800c01e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI5;
 8000c9a:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8000c9e:	f04f 0300 	mov.w	r3, #0
 8000ca2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 8000caa:	2312      	movs	r3, #18
 8000cac:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 15;
 8000cae:	230f      	movs	r3, #15
 8000cb0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 15;
 8000cb2:	230f      	movs	r3, #15
 8000cb4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000cba:	23c0      	movs	r3, #192	@ 0xc0
 8000cbc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000cbe:	2320      	movs	r3, #32
 8000cc0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8000cc2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8000cc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ccc:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 8000cce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cd2:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cd4:	463b      	mov	r3, r7
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f002 ffa4 	bl	8003c24 <HAL_RCCEx_PeriphCLKConfig>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 8000ce2:	f000 fa53 	bl	800118c <Error_Handler>
  }
}
 8000ce6:	bf00      	nop
 8000ce8:	37c0      	adds	r7, #192	@ 0xc0
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
	...

08000cf0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000cf4:	4b27      	ldr	r3, [pc, #156]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000cf6:	4a28      	ldr	r2, [pc, #160]	@ (8000d98 <MX_SPI3_Init+0xa8>)
 8000cf8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000cfa:	4b26      	ldr	r3, [pc, #152]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000cfc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d00:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d02:	4b24      	ldr	r3, [pc, #144]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d08:	4b22      	ldr	r3, [pc, #136]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d0a:	2207      	movs	r2, #7
 8000d0c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d0e:	4b21      	ldr	r3, [pc, #132]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d14:	4b1f      	ldr	r3, [pc, #124]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d1c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000d20:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000d22:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d28:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d30:	4b18      	ldr	r3, [pc, #96]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d36:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000d3c:	4b15      	ldr	r3, [pc, #84]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d42:	4b14      	ldr	r3, [pc, #80]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d44:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d48:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000d4a:	4b12      	ldr	r3, [pc, #72]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000d50:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d56:	4b0f      	ldr	r3, [pc, #60]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d62:	4b0c      	ldr	r3, [pc, #48]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000d68:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000d6e:	4b09      	ldr	r3, [pc, #36]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000d74:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d80:	4804      	ldr	r0, [pc, #16]	@ (8000d94 <MX_SPI3_Init+0xa4>)
 8000d82:	f004 fd7b 	bl	800587c <HAL_SPI_Init>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8000d8c:	f000 f9fe 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	24000204 	.word	0x24000204
 8000d98:	40003c00 	.word	0x40003c00

08000d9c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000da0:	4b27      	ldr	r3, [pc, #156]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000da2:	4a28      	ldr	r2, [pc, #160]	@ (8000e44 <MX_SPI5_Init+0xa8>)
 8000da4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000da6:	4b26      	ldr	r3, [pc, #152]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000da8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000dac:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000dae:	4b24      	ldr	r3, [pc, #144]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000db4:	4b22      	ldr	r3, [pc, #136]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000db6:	2207      	movs	r2, #7
 8000db8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dba:	4b21      	ldr	r3, [pc, #132]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dc8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000dcc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000dce:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dd0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dd4:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ddc:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000de2:	4b17      	ldr	r3, [pc, #92]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8000de8:	4b15      	ldr	r3, [pc, #84]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dee:	4b14      	ldr	r3, [pc, #80]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000df0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000df4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000dfc:	4b10      	ldr	r3, [pc, #64]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e02:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e08:	4b0d      	ldr	r3, [pc, #52]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e14:	4b0a      	ldr	r3, [pc, #40]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e1a:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e20:	4b07      	ldr	r3, [pc, #28]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000e2c:	4804      	ldr	r0, [pc, #16]	@ (8000e40 <MX_SPI5_Init+0xa4>)
 8000e2e:	f004 fd25 	bl	800587c <HAL_SPI_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8000e38:	f000 f9a8 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	240002b8 	.word	0x240002b8
 8000e44:	40015000 	.word	0x40015000

08000e48 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e4c:	4b22      	ldr	r3, [pc, #136]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e4e:	4a23      	ldr	r2, [pc, #140]	@ (8000edc <MX_USART2_UART_Init+0x94>)
 8000e50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e52:	4b21      	ldr	r3, [pc, #132]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e60:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e66:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e6e:	220c      	movs	r2, #12
 8000e70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e72:	4b19      	ldr	r3, [pc, #100]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e78:	4b17      	ldr	r3, [pc, #92]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e7e:	4b16      	ldr	r3, [pc, #88]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e84:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e90:	4811      	ldr	r0, [pc, #68]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000e92:	f005 fcd7 	bl	8006844 <HAL_UART_Init>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e9c:	f000 f976 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	480d      	ldr	r0, [pc, #52]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000ea4:	f007 fa9e 	bl	80083e4 <HAL_UARTEx_SetTxFifoThreshold>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000eae:	f000 f96d 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	4808      	ldr	r0, [pc, #32]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000eb6:	f007 fad3 	bl	8008460 <HAL_UARTEx_SetRxFifoThreshold>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ec0:	f000 f964 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ec4:	4804      	ldr	r0, [pc, #16]	@ (8000ed8 <MX_USART2_UART_Init+0x90>)
 8000ec6:	f007 fa54 	bl	8008372 <HAL_UARTEx_DisableFifoMode>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ed0:	f000 f95c 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2400036c 	.word	0x2400036c
 8000edc:	40004400 	.word	0x40004400

08000ee0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ee4:	4b22      	ldr	r3, [pc, #136]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000ee6:	4a23      	ldr	r2, [pc, #140]	@ (8000f74 <MX_USART3_UART_Init+0x94>)
 8000ee8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000eea:	4b21      	ldr	r3, [pc, #132]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000eec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ef0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ef2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000efe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f04:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f06:	220c      	movs	r2, #12
 8000f08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f0a:	4b19      	ldr	r3, [pc, #100]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f10:	4b17      	ldr	r3, [pc, #92]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f16:	4b16      	ldr	r3, [pc, #88]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f1c:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f22:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f28:	4811      	ldr	r0, [pc, #68]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f2a:	f005 fc8b 	bl	8006844 <HAL_UART_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f34:	f000 f92a 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f38:	2100      	movs	r1, #0
 8000f3a:	480d      	ldr	r0, [pc, #52]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f3c:	f007 fa52 	bl	80083e4 <HAL_UARTEx_SetTxFifoThreshold>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f46:	f000 f921 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	4808      	ldr	r0, [pc, #32]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f4e:	f007 fa87 	bl	8008460 <HAL_UARTEx_SetRxFifoThreshold>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f58:	f000 f918 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f5c:	4804      	ldr	r0, [pc, #16]	@ (8000f70 <MX_USART3_UART_Init+0x90>)
 8000f5e:	f007 fa08 	bl	8008372 <HAL_UARTEx_DisableFifoMode>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f68:	f000 f910 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	24000438 	.word	0x24000438
 8000f74:	40004800 	.word	0x40004800

08000f78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08c      	sub	sp, #48	@ 0x30
 8000f7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7e:	f107 031c 	add.w	r3, r7, #28
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
 8000f8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f8e:	4b58      	ldr	r3, [pc, #352]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f94:	4a56      	ldr	r2, [pc, #344]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000f96:	f043 0320 	orr.w	r3, r3, #32
 8000f9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f9e:	4b54      	ldr	r3, [pc, #336]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa4:	f003 0320 	and.w	r3, r3, #32
 8000fa8:	61bb      	str	r3, [r7, #24]
 8000faa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fac:	4b50      	ldr	r3, [pc, #320]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb2:	4a4f      	ldr	r2, [pc, #316]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fbc:	4b4c      	ldr	r3, [pc, #304]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fca:	4b49      	ldr	r3, [pc, #292]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd0:	4a47      	ldr	r2, [pc, #284]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fda:	4b45      	ldr	r3, [pc, #276]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe0:	f003 0301 	and.w	r3, r3, #1
 8000fe4:	613b      	str	r3, [r7, #16]
 8000fe6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe8:	4b41      	ldr	r3, [pc, #260]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fee:	4a40      	ldr	r2, [pc, #256]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ff8:	4b3d      	ldr	r3, [pc, #244]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8000ffa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001006:	4b3a      	ldr	r3, [pc, #232]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8001008:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800100c:	4a38      	ldr	r2, [pc, #224]	@ (80010f0 <MX_GPIO_Init+0x178>)
 800100e:	f043 0308 	orr.w	r3, r3, #8
 8001012:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001016:	4b36      	ldr	r3, [pc, #216]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8001018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800101c:	f003 0308 	and.w	r3, r3, #8
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001024:	4b32      	ldr	r3, [pc, #200]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8001026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102a:	4a31      	ldr	r2, [pc, #196]	@ (80010f0 <MX_GPIO_Init+0x178>)
 800102c:	f043 0304 	orr.w	r3, r3, #4
 8001030:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001034:	4b2e      	ldr	r3, [pc, #184]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8001036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103a:	f003 0304 	and.w	r3, r3, #4
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001042:	4b2b      	ldr	r3, [pc, #172]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8001044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001048:	4a29      	ldr	r2, [pc, #164]	@ (80010f0 <MX_GPIO_Init+0x178>)
 800104a:	f043 0310 	orr.w	r3, r3, #16
 800104e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001052:	4b27      	ldr	r3, [pc, #156]	@ (80010f0 <MX_GPIO_Init+0x178>)
 8001054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001058:	f003 0310 	and.w	r3, r3, #16
 800105c:	603b      	str	r3, [r7, #0]
 800105e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 8001060:	2200      	movs	r2, #0
 8001062:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001066:	4823      	ldr	r0, [pc, #140]	@ (80010f4 <MX_GPIO_Init+0x17c>)
 8001068:	f001 fd60 	bl	8002b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001072:	4821      	ldr	r0, [pc, #132]	@ (80010f8 <MX_GPIO_Init+0x180>)
 8001074:	f001 fd5a 	bl	8002b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8001078:	2201      	movs	r2, #1
 800107a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800107e:	481d      	ldr	r0, [pc, #116]	@ (80010f4 <MX_GPIO_Init+0x17c>)
 8001080:	f001 fd54 	bl	8002b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	2102      	movs	r1, #2
 8001088:	481c      	ldr	r0, [pc, #112]	@ (80010fc <MX_GPIO_Init+0x184>)
 800108a:	f001 fd4f 	bl	8002b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_8;
 800108e:	f244 1301 	movw	r3, #16641	@ 0x4101
 8001092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001094:	2301      	movs	r3, #1
 8001096:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109c:	2300      	movs	r3, #0
 800109e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a0:	f107 031c 	add.w	r3, r7, #28
 80010a4:	4619      	mov	r1, r3
 80010a6:	4813      	ldr	r0, [pc, #76]	@ (80010f4 <MX_GPIO_Init+0x17c>)
 80010a8:	f001 fb90 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80010ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80010b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010be:	f107 031c 	add.w	r3, r7, #28
 80010c2:	4619      	mov	r1, r3
 80010c4:	480c      	ldr	r0, [pc, #48]	@ (80010f8 <MX_GPIO_Init+0x180>)
 80010c6:	f001 fb81 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010ca:	2302      	movs	r3, #2
 80010cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ce:	2301      	movs	r3, #1
 80010d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	2300      	movs	r3, #0
 80010d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010da:	f107 031c 	add.w	r3, r7, #28
 80010de:	4619      	mov	r1, r3
 80010e0:	4806      	ldr	r0, [pc, #24]	@ (80010fc <MX_GPIO_Init+0x184>)
 80010e2:	f001 fb73 	bl	80027cc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010e6:	bf00      	nop
 80010e8:	3730      	adds	r7, #48	@ 0x30
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	58024400 	.word	0x58024400
 80010f4:	58020400 	.word	0x58020400
 80010f8:	58020c00 	.word	0x58020c00
 80010fc:	58021000 	.word	0x58021000

08001100 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001108:	2001      	movs	r0, #1
 800110a:	f007 fb55 	bl	80087b8 <osDelay>
 800110e:	e7fb      	b.n	8001108 <StartDefaultTask+0x8>

08001110 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001116:	463b      	mov	r3, r7
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001122:	f000 fd77 	bl	8001c14 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001126:	2301      	movs	r3, #1
 8001128:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800112a:	2300      	movs	r3, #0
 800112c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001132:	231f      	movs	r3, #31
 8001134:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001136:	2387      	movs	r3, #135	@ 0x87
 8001138:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800113a:	2300      	movs	r3, #0
 800113c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800113e:	2300      	movs	r3, #0
 8001140:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001142:	2301      	movs	r3, #1
 8001144:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001146:	2301      	movs	r3, #1
 8001148:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800114e:	2300      	movs	r3, #0
 8001150:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001152:	463b      	mov	r3, r7
 8001154:	4618      	mov	r0, r3
 8001156:	f000 fd95 	bl	8001c84 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800115a:	2004      	movs	r0, #4
 800115c:	f000 fd72 	bl	8001c44 <HAL_MPU_Enable>

}
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d101      	bne.n	800117e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800117a:	f000 fc3f 	bl	80019fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40010000 	.word	0x40010000

0800118c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001190:	b672      	cpsid	i
}
 8001192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <Error_Handler+0x8>

08001198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119e:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <HAL_MspInit+0x38>)
 80011a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011a4:	4a0a      	ldr	r2, [pc, #40]	@ (80011d0 <HAL_MspInit+0x38>)
 80011a6:	f043 0302 	orr.w	r3, r3, #2
 80011aa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80011ae:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <HAL_MspInit+0x38>)
 80011b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011b4:	f003 0302 	and.w	r3, r3, #2
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	210f      	movs	r1, #15
 80011c0:	f06f 0001 	mvn.w	r0, #1
 80011c4:	f000 fcfe 	bl	8001bc4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	58024400 	.word	0x58024400

080011d4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08c      	sub	sp, #48	@ 0x30
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	f107 031c 	add.w	r3, r7, #28
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001324 <HAL_SPI_MspInit+0x150>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d156      	bne.n	80012a4 <HAL_SPI_MspInit+0xd0>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80011f6:	4b4c      	ldr	r3, [pc, #304]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80011f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80011fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001202:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001206:	4b48      	ldr	r3, [pc, #288]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 8001208:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800120c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001210:	61bb      	str	r3, [r7, #24]
 8001212:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001214:	4b44      	ldr	r3, [pc, #272]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 8001216:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121a:	4a43      	ldr	r2, [pc, #268]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001224:	4b40      	ldr	r3, [pc, #256]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 8001226:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001232:	4b3d      	ldr	r3, [pc, #244]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 8001234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001238:	4a3b      	ldr	r2, [pc, #236]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 800123a:	f043 0304 	orr.w	r3, r3, #4
 800123e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001242:	4b39      	ldr	r3, [pc, #228]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 8001244:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	693b      	ldr	r3, [r7, #16]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001250:	2304      	movs	r3, #4
 8001252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001254:	2302      	movs	r3, #2
 8001256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	2300      	movs	r3, #0
 800125e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001260:	2307      	movs	r3, #7
 8001262:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001264:	f107 031c 	add.w	r3, r7, #28
 8001268:	4619      	mov	r1, r3
 800126a:	4830      	ldr	r0, [pc, #192]	@ (800132c <HAL_SPI_MspInit+0x158>)
 800126c:	f001 faae 	bl	80027cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001270:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001276:	2302      	movs	r3, #2
 8001278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2300      	movs	r3, #0
 8001280:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001282:	2306      	movs	r3, #6
 8001284:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	4619      	mov	r1, r3
 800128c:	4828      	ldr	r0, [pc, #160]	@ (8001330 <HAL_SPI_MspInit+0x15c>)
 800128e:	f001 fa9d 	bl	80027cc <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2033      	movs	r0, #51	@ 0x33
 8001298:	f000 fc94 	bl	8001bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800129c:	2033      	movs	r0, #51	@ 0x33
 800129e:	f000 fcab 	bl	8001bf8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 80012a2:	e03b      	b.n	800131c <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a22      	ldr	r2, [pc, #136]	@ (8001334 <HAL_SPI_MspInit+0x160>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d136      	bne.n	800131c <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80012b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80012b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80012ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80012be:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80012c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80012cc:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80012ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d2:	4a15      	ldr	r2, [pc, #84]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80012d4:	f043 0320 	orr.w	r3, r3, #32
 80012d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_SPI_MspInit+0x154>)
 80012de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e2:	f003 0320 	and.w	r3, r3, #32
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80012ea:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80012ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f0:	2302      	movs	r3, #2
 80012f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f8:	2300      	movs	r3, #0
 80012fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80012fc:	2305      	movs	r3, #5
 80012fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001300:	f107 031c 	add.w	r3, r7, #28
 8001304:	4619      	mov	r1, r3
 8001306:	480c      	ldr	r0, [pc, #48]	@ (8001338 <HAL_SPI_MspInit+0x164>)
 8001308:	f001 fa60 	bl	80027cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 800130c:	2200      	movs	r2, #0
 800130e:	2105      	movs	r1, #5
 8001310:	2055      	movs	r0, #85	@ 0x55
 8001312:	f000 fc57 	bl	8001bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8001316:	2055      	movs	r0, #85	@ 0x55
 8001318:	f000 fc6e 	bl	8001bf8 <HAL_NVIC_EnableIRQ>
}
 800131c:	bf00      	nop
 800131e:	3730      	adds	r7, #48	@ 0x30
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40003c00 	.word	0x40003c00
 8001328:	58024400 	.word	0x58024400
 800132c:	58020400 	.word	0x58020400
 8001330:	58020800 	.word	0x58020800
 8001334:	40015000 	.word	0x40015000
 8001338:	58021400 	.word	0x58021400

0800133c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b0bc      	sub	sp, #240	@ 0xf0
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001354:	f107 0318 	add.w	r3, r7, #24
 8001358:	22c0      	movs	r2, #192	@ 0xc0
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f00a fe5e 	bl	800c01e <memset>
  if(huart->Instance==USART2)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a55      	ldr	r2, [pc, #340]	@ (80014bc <HAL_UART_MspInit+0x180>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d14e      	bne.n	800140a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800136c:	f04f 0202 	mov.w	r2, #2
 8001370:	f04f 0300 	mov.w	r3, #0
 8001374:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001378:	2300      	movs	r3, #0
 800137a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800137e:	f107 0318 	add.w	r3, r7, #24
 8001382:	4618      	mov	r0, r3
 8001384:	f002 fc4e 	bl	8003c24 <HAL_RCCEx_PeriphCLKConfig>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800138e:	f7ff fefd 	bl	800118c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001392:	4b4b      	ldr	r3, [pc, #300]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 8001394:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001398:	4a49      	ldr	r2, [pc, #292]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 800139a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800139e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013a2:	4b47      	ldr	r3, [pc, #284]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 80013a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b0:	4b43      	ldr	r3, [pc, #268]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 80013b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b6:	4a42      	ldr	r2, [pc, #264]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013c0:	4b3f      	ldr	r3, [pc, #252]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 80013c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013ce:	230c      	movs	r3, #12
 80013d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013e6:	2307      	movs	r3, #7
 80013e8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013f0:	4619      	mov	r1, r3
 80013f2:	4834      	ldr	r0, [pc, #208]	@ (80014c4 <HAL_UART_MspInit+0x188>)
 80013f4:	f001 f9ea 	bl	80027cc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80013f8:	2200      	movs	r2, #0
 80013fa:	2105      	movs	r1, #5
 80013fc:	2026      	movs	r0, #38	@ 0x26
 80013fe:	f000 fbe1 	bl	8001bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001402:	2026      	movs	r0, #38	@ 0x26
 8001404:	f000 fbf8 	bl	8001bf8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001408:	e053      	b.n	80014b2 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a2e      	ldr	r2, [pc, #184]	@ (80014c8 <HAL_UART_MspInit+0x18c>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d14e      	bne.n	80014b2 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001414:	f04f 0202 	mov.w	r2, #2
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001426:	f107 0318 	add.w	r3, r7, #24
 800142a:	4618      	mov	r0, r3
 800142c:	f002 fbfa 	bl	8003c24 <HAL_RCCEx_PeriphCLKConfig>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8001436:	f7ff fea9 	bl	800118c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800143a:	4b21      	ldr	r3, [pc, #132]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 800143c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001440:	4a1f      	ldr	r2, [pc, #124]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 8001442:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001446:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800144a:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 800144c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001450:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001458:	4b19      	ldr	r3, [pc, #100]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 800145a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145e:	4a18      	ldr	r2, [pc, #96]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001468:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <HAL_UART_MspInit+0x184>)
 800146a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001476:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800147a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001490:	2307      	movs	r3, #7
 8001492:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001496:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800149a:	4619      	mov	r1, r3
 800149c:	480b      	ldr	r0, [pc, #44]	@ (80014cc <HAL_UART_MspInit+0x190>)
 800149e:	f001 f995 	bl	80027cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2105      	movs	r1, #5
 80014a6:	2027      	movs	r0, #39	@ 0x27
 80014a8:	f000 fb8c 	bl	8001bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80014ac:	2027      	movs	r0, #39	@ 0x27
 80014ae:	f000 fba3 	bl	8001bf8 <HAL_NVIC_EnableIRQ>
}
 80014b2:	bf00      	nop
 80014b4:	37f0      	adds	r7, #240	@ 0xf0
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40004400 	.word	0x40004400
 80014c0:	58024400 	.word	0x58024400
 80014c4:	58020000 	.word	0x58020000
 80014c8:	40004800 	.word	0x40004800
 80014cc:	58020400 	.word	0x58020400

080014d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08e      	sub	sp, #56	@ 0x38
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b0f      	cmp	r3, #15
 80014dc:	d844      	bhi.n	8001568 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80014de:	2200      	movs	r2, #0
 80014e0:	6879      	ldr	r1, [r7, #4]
 80014e2:	2019      	movs	r0, #25
 80014e4:	f000 fb6e 	bl	8001bc4 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80014e8:	2019      	movs	r0, #25
 80014ea:	f000 fb85 	bl	8001bf8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80014ee:	4a24      	ldr	r2, [pc, #144]	@ (8001580 <HAL_InitTick+0xb0>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80014f4:	4b23      	ldr	r3, [pc, #140]	@ (8001584 <HAL_InitTick+0xb4>)
 80014f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014fa:	4a22      	ldr	r2, [pc, #136]	@ (8001584 <HAL_InitTick+0xb4>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001504:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <HAL_InitTick+0xb4>)
 8001506:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001512:	f107 020c 	add.w	r2, r7, #12
 8001516:	f107 0310 	add.w	r3, r7, #16
 800151a:	4611      	mov	r1, r2
 800151c:	4618      	mov	r0, r3
 800151e:	f002 fb3f 	bl	8003ba0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001522:	f002 fb27 	bl	8003b74 <HAL_RCC_GetPCLK2Freq>
 8001526:	4603      	mov	r3, r0
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800152c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800152e:	4a16      	ldr	r2, [pc, #88]	@ (8001588 <HAL_InitTick+0xb8>)
 8001530:	fba2 2303 	umull	r2, r3, r2, r3
 8001534:	0c9b      	lsrs	r3, r3, #18
 8001536:	3b01      	subs	r3, #1
 8001538:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800153a:	4b14      	ldr	r3, [pc, #80]	@ (800158c <HAL_InitTick+0xbc>)
 800153c:	4a14      	ldr	r2, [pc, #80]	@ (8001590 <HAL_InitTick+0xc0>)
 800153e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001540:	4b12      	ldr	r3, [pc, #72]	@ (800158c <HAL_InitTick+0xbc>)
 8001542:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001546:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001548:	4a10      	ldr	r2, [pc, #64]	@ (800158c <HAL_InitTick+0xbc>)
 800154a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800154c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800154e:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <HAL_InitTick+0xbc>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001554:	4b0d      	ldr	r3, [pc, #52]	@ (800158c <HAL_InitTick+0xbc>)
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800155a:	480c      	ldr	r0, [pc, #48]	@ (800158c <HAL_InitTick+0xbc>)
 800155c:	f004 feab 	bl	80062b6 <HAL_TIM_Base_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d107      	bne.n	8001576 <HAL_InitTick+0xa6>
 8001566:	e001      	b.n	800156c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e005      	b.n	8001578 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800156c:	4807      	ldr	r0, [pc, #28]	@ (800158c <HAL_InitTick+0xbc>)
 800156e:	f004 ff03 	bl	8006378 <HAL_TIM_Base_Start_IT>
 8001572:	4603      	mov	r3, r0
 8001574:	e000      	b.n	8001578 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
}
 8001578:	4618      	mov	r0, r3
 800157a:	3738      	adds	r7, #56	@ 0x38
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	24000008 	.word	0x24000008
 8001584:	58024400 	.word	0x58024400
 8001588:	431bde83 	.word	0x431bde83
 800158c:	24000508 	.word	0x24000508
 8001590:	40010000 	.word	0x40010000

08001594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <NMI_Handler+0x4>

0800159c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <HardFault_Handler+0x4>

080015a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <MemManage_Handler+0x4>

080015ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <BusFault_Handler+0x4>

080015b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <UsageFault_Handler+0x4>

080015bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
	...

080015cc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015d0:	4802      	ldr	r0, [pc, #8]	@ (80015dc <TIM1_UP_IRQHandler+0x10>)
 80015d2:	f004 ff49 	bl	8006468 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	24000508 	.word	0x24000508

080015e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015e4:	4802      	ldr	r0, [pc, #8]	@ (80015f0 <USART2_IRQHandler+0x10>)
 80015e6:	f005 fa47 	bl	8006a78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	2400036c 	.word	0x2400036c

080015f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80015f8:	4802      	ldr	r0, [pc, #8]	@ (8001604 <USART3_IRQHandler+0x10>)
 80015fa:	f005 fa3d 	bl	8006a78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	24000438 	.word	0x24000438

08001608 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800160c:	4802      	ldr	r0, [pc, #8]	@ (8001618 <SPI3_IRQHandler+0x10>)
 800160e:	f004 fb47 	bl	8005ca0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	24000204 	.word	0x24000204

0800161c <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8001620:	4802      	ldr	r0, [pc, #8]	@ (800162c <SPI5_IRQHandler+0x10>)
 8001622:	f004 fb3d 	bl	8005ca0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	240002b8 	.word	0x240002b8

08001630 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return 1;
 8001634:	2301      	movs	r3, #1
}
 8001636:	4618      	mov	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <_kill>:

int _kill(int pid, int sig)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800164a:	f00a fd99 	bl	800c180 <__errno>
 800164e:	4603      	mov	r3, r0
 8001650:	2216      	movs	r2, #22
 8001652:	601a      	str	r2, [r3, #0]
  return -1;
 8001654:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001658:	4618      	mov	r0, r3
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <_exit>:

void _exit (int status)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001668:	f04f 31ff 	mov.w	r1, #4294967295
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff ffe7 	bl	8001640 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001672:	bf00      	nop
 8001674:	e7fd      	b.n	8001672 <_exit+0x12>

08001676 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b086      	sub	sp, #24
 800167a:	af00      	add	r7, sp, #0
 800167c:	60f8      	str	r0, [r7, #12]
 800167e:	60b9      	str	r1, [r7, #8]
 8001680:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
 8001686:	e00a      	b.n	800169e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001688:	f3af 8000 	nop.w
 800168c:	4601      	mov	r1, r0
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	1c5a      	adds	r2, r3, #1
 8001692:	60ba      	str	r2, [r7, #8]
 8001694:	b2ca      	uxtb	r2, r1
 8001696:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	3301      	adds	r3, #1
 800169c:	617b      	str	r3, [r7, #20]
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	dbf0      	blt.n	8001688 <_read+0x12>
  }

  return len;
 80016a6:	687b      	ldr	r3, [r7, #4]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3718      	adds	r7, #24
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	e009      	b.n	80016d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	1c5a      	adds	r2, r3, #1
 80016c6:	60ba      	str	r2, [r7, #8]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	3301      	adds	r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	429a      	cmp	r2, r3
 80016dc:	dbf1      	blt.n	80016c2 <_write+0x12>
  }
  return len;
 80016de:	687b      	ldr	r3, [r7, #4]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <_close>:

int _close(int file)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001710:	605a      	str	r2, [r3, #4]
  return 0;
 8001712:	2300      	movs	r3, #0
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <_isatty>:

int _isatty(int file)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001728:	2301      	movs	r3, #1
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001736:	b480      	push	{r7}
 8001738:	b085      	sub	sp, #20
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001758:	4a14      	ldr	r2, [pc, #80]	@ (80017ac <_sbrk+0x5c>)
 800175a:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <_sbrk+0x60>)
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001764:	4b13      	ldr	r3, [pc, #76]	@ (80017b4 <_sbrk+0x64>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d102      	bne.n	8001772 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800176c:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <_sbrk+0x64>)
 800176e:	4a12      	ldr	r2, [pc, #72]	@ (80017b8 <_sbrk+0x68>)
 8001770:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001772:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <_sbrk+0x64>)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4413      	add	r3, r2
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	429a      	cmp	r2, r3
 800177e:	d207      	bcs.n	8001790 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001780:	f00a fcfe 	bl	800c180 <__errno>
 8001784:	4603      	mov	r3, r0
 8001786:	220c      	movs	r2, #12
 8001788:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800178a:	f04f 33ff 	mov.w	r3, #4294967295
 800178e:	e009      	b.n	80017a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001790:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <_sbrk+0x64>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001796:	4b07      	ldr	r3, [pc, #28]	@ (80017b4 <_sbrk+0x64>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	4a05      	ldr	r2, [pc, #20]	@ (80017b4 <_sbrk+0x64>)
 80017a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017a2:	68fb      	ldr	r3, [r7, #12]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	24080000 	.word	0x24080000
 80017b0:	00000400 	.word	0x00000400
 80017b4:	24000554 	.word	0x24000554
 80017b8:	24005090 	.word	0x24005090

080017bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017c0:	4b43      	ldr	r3, [pc, #268]	@ (80018d0 <SystemInit+0x114>)
 80017c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017c6:	4a42      	ldr	r2, [pc, #264]	@ (80018d0 <SystemInit+0x114>)
 80017c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017d0:	4b40      	ldr	r3, [pc, #256]	@ (80018d4 <SystemInit+0x118>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 030f 	and.w	r3, r3, #15
 80017d8:	2b06      	cmp	r3, #6
 80017da:	d807      	bhi.n	80017ec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017dc:	4b3d      	ldr	r3, [pc, #244]	@ (80018d4 <SystemInit+0x118>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f023 030f 	bic.w	r3, r3, #15
 80017e4:	4a3b      	ldr	r2, [pc, #236]	@ (80018d4 <SystemInit+0x118>)
 80017e6:	f043 0307 	orr.w	r3, r3, #7
 80017ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80017ec:	4b3a      	ldr	r3, [pc, #232]	@ (80018d8 <SystemInit+0x11c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a39      	ldr	r2, [pc, #228]	@ (80018d8 <SystemInit+0x11c>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017f8:	4b37      	ldr	r3, [pc, #220]	@ (80018d8 <SystemInit+0x11c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80017fe:	4b36      	ldr	r3, [pc, #216]	@ (80018d8 <SystemInit+0x11c>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	4935      	ldr	r1, [pc, #212]	@ (80018d8 <SystemInit+0x11c>)
 8001804:	4b35      	ldr	r3, [pc, #212]	@ (80018dc <SystemInit+0x120>)
 8001806:	4013      	ands	r3, r2
 8001808:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800180a:	4b32      	ldr	r3, [pc, #200]	@ (80018d4 <SystemInit+0x118>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	2b00      	cmp	r3, #0
 8001814:	d007      	beq.n	8001826 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001816:	4b2f      	ldr	r3, [pc, #188]	@ (80018d4 <SystemInit+0x118>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f023 030f 	bic.w	r3, r3, #15
 800181e:	4a2d      	ldr	r2, [pc, #180]	@ (80018d4 <SystemInit+0x118>)
 8001820:	f043 0307 	orr.w	r3, r3, #7
 8001824:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001826:	4b2c      	ldr	r3, [pc, #176]	@ (80018d8 <SystemInit+0x11c>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800182c:	4b2a      	ldr	r3, [pc, #168]	@ (80018d8 <SystemInit+0x11c>)
 800182e:	2200      	movs	r2, #0
 8001830:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001832:	4b29      	ldr	r3, [pc, #164]	@ (80018d8 <SystemInit+0x11c>)
 8001834:	2200      	movs	r2, #0
 8001836:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001838:	4b27      	ldr	r3, [pc, #156]	@ (80018d8 <SystemInit+0x11c>)
 800183a:	4a29      	ldr	r2, [pc, #164]	@ (80018e0 <SystemInit+0x124>)
 800183c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800183e:	4b26      	ldr	r3, [pc, #152]	@ (80018d8 <SystemInit+0x11c>)
 8001840:	4a28      	ldr	r2, [pc, #160]	@ (80018e4 <SystemInit+0x128>)
 8001842:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001844:	4b24      	ldr	r3, [pc, #144]	@ (80018d8 <SystemInit+0x11c>)
 8001846:	4a28      	ldr	r2, [pc, #160]	@ (80018e8 <SystemInit+0x12c>)
 8001848:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800184a:	4b23      	ldr	r3, [pc, #140]	@ (80018d8 <SystemInit+0x11c>)
 800184c:	2200      	movs	r2, #0
 800184e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001850:	4b21      	ldr	r3, [pc, #132]	@ (80018d8 <SystemInit+0x11c>)
 8001852:	4a25      	ldr	r2, [pc, #148]	@ (80018e8 <SystemInit+0x12c>)
 8001854:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001856:	4b20      	ldr	r3, [pc, #128]	@ (80018d8 <SystemInit+0x11c>)
 8001858:	2200      	movs	r2, #0
 800185a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800185c:	4b1e      	ldr	r3, [pc, #120]	@ (80018d8 <SystemInit+0x11c>)
 800185e:	4a22      	ldr	r2, [pc, #136]	@ (80018e8 <SystemInit+0x12c>)
 8001860:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001862:	4b1d      	ldr	r3, [pc, #116]	@ (80018d8 <SystemInit+0x11c>)
 8001864:	2200      	movs	r2, #0
 8001866:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001868:	4b1b      	ldr	r3, [pc, #108]	@ (80018d8 <SystemInit+0x11c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a1a      	ldr	r2, [pc, #104]	@ (80018d8 <SystemInit+0x11c>)
 800186e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001872:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001874:	4b18      	ldr	r3, [pc, #96]	@ (80018d8 <SystemInit+0x11c>)
 8001876:	2200      	movs	r2, #0
 8001878:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800187a:	4b1c      	ldr	r3, [pc, #112]	@ (80018ec <SystemInit+0x130>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	4b1c      	ldr	r3, [pc, #112]	@ (80018f0 <SystemInit+0x134>)
 8001880:	4013      	ands	r3, r2
 8001882:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001886:	d202      	bcs.n	800188e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001888:	4b1a      	ldr	r3, [pc, #104]	@ (80018f4 <SystemInit+0x138>)
 800188a:	2201      	movs	r2, #1
 800188c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800188e:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <SystemInit+0x11c>)
 8001890:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001894:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d113      	bne.n	80018c4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800189c:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <SystemInit+0x11c>)
 800189e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018a2:	4a0d      	ldr	r2, [pc, #52]	@ (80018d8 <SystemInit+0x11c>)
 80018a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018a8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018ac:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <SystemInit+0x13c>)
 80018ae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80018b2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018b4:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <SystemInit+0x11c>)
 80018b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018ba:	4a07      	ldr	r2, [pc, #28]	@ (80018d8 <SystemInit+0x11c>)
 80018bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	e000ed00 	.word	0xe000ed00
 80018d4:	52002000 	.word	0x52002000
 80018d8:	58024400 	.word	0x58024400
 80018dc:	eaf6ed7f 	.word	0xeaf6ed7f
 80018e0:	02020200 	.word	0x02020200
 80018e4:	01ff0000 	.word	0x01ff0000
 80018e8:	01010280 	.word	0x01010280
 80018ec:	5c001000 	.word	0x5c001000
 80018f0:	ffff0000 	.word	0xffff0000
 80018f4:	51008108 	.word	0x51008108
 80018f8:	52004000 	.word	0x52004000

080018fc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001900:	4b09      	ldr	r3, [pc, #36]	@ (8001928 <ExitRun0Mode+0x2c>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	4a08      	ldr	r2, [pc, #32]	@ (8001928 <ExitRun0Mode+0x2c>)
 8001906:	f043 0302 	orr.w	r3, r3, #2
 800190a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800190c:	bf00      	nop
 800190e:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <ExitRun0Mode+0x2c>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f9      	beq.n	800190e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	58024800 	.word	0x58024800

0800192c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800192c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001968 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001930:	f7ff ffe4 	bl	80018fc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001934:	f7ff ff42 	bl	80017bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001938:	480c      	ldr	r0, [pc, #48]	@ (800196c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800193a:	490d      	ldr	r1, [pc, #52]	@ (8001970 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800193c:	4a0d      	ldr	r2, [pc, #52]	@ (8001974 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800193e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001940:	e002      	b.n	8001948 <LoopCopyDataInit>

08001942 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001942:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001944:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001946:	3304      	adds	r3, #4

08001948 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001948:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800194a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800194c:	d3f9      	bcc.n	8001942 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800194e:	4a0a      	ldr	r2, [pc, #40]	@ (8001978 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001950:	4c0a      	ldr	r4, [pc, #40]	@ (800197c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001952:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001954:	e001      	b.n	800195a <LoopFillZerobss>

08001956 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001956:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001958:	3204      	adds	r2, #4

0800195a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800195a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800195c:	d3fb      	bcc.n	8001956 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800195e:	f00a fc15 	bl	800c18c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001962:	f7ff f8d5 	bl	8000b10 <main>
  bx  lr
 8001966:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001968:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800196c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001970:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001974:	0800fbe4 	.word	0x0800fbe4
  ldr r2, =_sbss
 8001978:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 800197c:	24005090 	.word	0x24005090

08001980 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001980:	e7fe      	b.n	8001980 <ADC3_IRQHandler>
	...

08001984 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800198a:	2003      	movs	r0, #3
 800198c:	f000 f90f 	bl	8001bae <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001990:	f001 ff30 	bl	80037f4 <HAL_RCC_GetSysClockFreq>
 8001994:	4602      	mov	r2, r0
 8001996:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <HAL_Init+0x68>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	0a1b      	lsrs	r3, r3, #8
 800199c:	f003 030f 	and.w	r3, r3, #15
 80019a0:	4913      	ldr	r1, [pc, #76]	@ (80019f0 <HAL_Init+0x6c>)
 80019a2:	5ccb      	ldrb	r3, [r1, r3]
 80019a4:	f003 031f 	and.w	r3, r3, #31
 80019a8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <HAL_Init+0x68>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	f003 030f 	and.w	r3, r3, #15
 80019b6:	4a0e      	ldr	r2, [pc, #56]	@ (80019f0 <HAL_Init+0x6c>)
 80019b8:	5cd3      	ldrb	r3, [r2, r3]
 80019ba:	f003 031f 	and.w	r3, r3, #31
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	4a0b      	ldr	r2, [pc, #44]	@ (80019f4 <HAL_Init+0x70>)
 80019c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019c8:	4a0b      	ldr	r2, [pc, #44]	@ (80019f8 <HAL_Init+0x74>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ce:	200f      	movs	r0, #15
 80019d0:	f7ff fd7e 	bl	80014d0 <HAL_InitTick>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e002      	b.n	80019e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80019de:	f7ff fbdb 	bl	8001198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019e2:	2300      	movs	r3, #0
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	58024400 	.word	0x58024400
 80019f0:	0800f770 	.word	0x0800f770
 80019f4:	24000004 	.word	0x24000004
 80019f8:	24000000 	.word	0x24000000

080019fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <HAL_IncTick+0x20>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <HAL_IncTick+0x24>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	4a04      	ldr	r2, [pc, #16]	@ (8001a20 <HAL_IncTick+0x24>)
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	2400000c 	.word	0x2400000c
 8001a20:	24000558 	.word	0x24000558

08001a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return uwTick;
 8001a28:	4b03      	ldr	r3, [pc, #12]	@ (8001a38 <HAL_GetTick+0x14>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	24000558 	.word	0x24000558

08001a3c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001a40:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <HAL_GetREVID+0x14>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	0c1b      	lsrs	r3, r3, #16
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	5c001000 	.word	0x5c001000

08001a54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <__NVIC_SetPriorityGrouping+0x40>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a70:	4013      	ands	r3, r2
 8001a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a7c:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <__NVIC_SetPriorityGrouping+0x44>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a82:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <__NVIC_SetPriorityGrouping+0x40>)
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	60d3      	str	r3, [r2, #12]
}
 8001a88:	bf00      	nop
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00
 8001a98:	05fa0000 	.word	0x05fa0000

08001a9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aa0:	4b04      	ldr	r3, [pc, #16]	@ (8001ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	0a1b      	lsrs	r3, r3, #8
 8001aa6:	f003 0307 	and.w	r3, r3, #7
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ac2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	db0b      	blt.n	8001ae2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aca:	88fb      	ldrh	r3, [r7, #6]
 8001acc:	f003 021f 	and.w	r2, r3, #31
 8001ad0:	4907      	ldr	r1, [pc, #28]	@ (8001af0 <__NVIC_EnableIRQ+0x38>)
 8001ad2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ad6:	095b      	lsrs	r3, r3, #5
 8001ad8:	2001      	movs	r0, #1
 8001ada:	fa00 f202 	lsl.w	r2, r0, r2
 8001ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000e100 	.word	0xe000e100

08001af4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	6039      	str	r1, [r7, #0]
 8001afe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	db0a      	blt.n	8001b1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	490c      	ldr	r1, [pc, #48]	@ (8001b40 <__NVIC_SetPriority+0x4c>)
 8001b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b12:	0112      	lsls	r2, r2, #4
 8001b14:	b2d2      	uxtb	r2, r2
 8001b16:	440b      	add	r3, r1
 8001b18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b1c:	e00a      	b.n	8001b34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	b2da      	uxtb	r2, r3
 8001b22:	4908      	ldr	r1, [pc, #32]	@ (8001b44 <__NVIC_SetPriority+0x50>)
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	f003 030f 	and.w	r3, r3, #15
 8001b2a:	3b04      	subs	r3, #4
 8001b2c:	0112      	lsls	r2, r2, #4
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	440b      	add	r3, r1
 8001b32:	761a      	strb	r2, [r3, #24]
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000e100 	.word	0xe000e100
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b089      	sub	sp, #36	@ 0x24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	f1c3 0307 	rsb	r3, r3, #7
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	bf28      	it	cs
 8001b66:	2304      	movcs	r3, #4
 8001b68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	2b06      	cmp	r3, #6
 8001b70:	d902      	bls.n	8001b78 <NVIC_EncodePriority+0x30>
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	3b03      	subs	r3, #3
 8001b76:	e000      	b.n	8001b7a <NVIC_EncodePriority+0x32>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	43da      	mvns	r2, r3
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	401a      	ands	r2, r3
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b90:	f04f 31ff 	mov.w	r1, #4294967295
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9a:	43d9      	mvns	r1, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba0:	4313      	orrs	r3, r2
         );
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3724      	adds	r7, #36	@ 0x24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ff4c 	bl	8001a54 <__NVIC_SetPriorityGrouping>
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd2:	f7ff ff63 	bl	8001a9c <__NVIC_GetPriorityGrouping>
 8001bd6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	68b9      	ldr	r1, [r7, #8]
 8001bdc:	6978      	ldr	r0, [r7, #20]
 8001bde:	f7ff ffb3 	bl	8001b48 <NVIC_EncodePriority>
 8001be2:	4602      	mov	r2, r0
 8001be4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001be8:	4611      	mov	r1, r2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff ff82 	bl	8001af4 <__NVIC_SetPriority>
}
 8001bf0:	bf00      	nop
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff56 	bl	8001ab8 <__NVIC_EnableIRQ>
}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001c18:	f3bf 8f5f 	dmb	sy
}
 8001c1c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001c1e:	4b07      	ldr	r3, [pc, #28]	@ (8001c3c <HAL_MPU_Disable+0x28>)
 8001c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c22:	4a06      	ldr	r2, [pc, #24]	@ (8001c3c <HAL_MPU_Disable+0x28>)
 8001c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c28:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001c2a:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <HAL_MPU_Disable+0x2c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	605a      	str	r2, [r3, #4]
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000ed00 	.word	0xe000ed00
 8001c40:	e000ed90 	.word	0xe000ed90

08001c44 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001c4c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c7c <HAL_MPU_Enable+0x38>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <HAL_MPU_Enable+0x3c>)
 8001c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5a:	4a09      	ldr	r2, [pc, #36]	@ (8001c80 <HAL_MPU_Enable+0x3c>)
 8001c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c60:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001c62:	f3bf 8f4f 	dsb	sy
}
 8001c66:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c68:	f3bf 8f6f 	isb	sy
}
 8001c6c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	e000ed90 	.word	0xe000ed90
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	785a      	ldrb	r2, [r3, #1]
 8001c90:	4b1b      	ldr	r3, [pc, #108]	@ (8001d00 <HAL_MPU_ConfigRegion+0x7c>)
 8001c92:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001c94:	4b1a      	ldr	r3, [pc, #104]	@ (8001d00 <HAL_MPU_ConfigRegion+0x7c>)
 8001c96:	691b      	ldr	r3, [r3, #16]
 8001c98:	4a19      	ldr	r2, [pc, #100]	@ (8001d00 <HAL_MPU_ConfigRegion+0x7c>)
 8001c9a:	f023 0301 	bic.w	r3, r3, #1
 8001c9e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001ca0:	4a17      	ldr	r2, [pc, #92]	@ (8001d00 <HAL_MPU_ConfigRegion+0x7c>)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	7b1b      	ldrb	r3, [r3, #12]
 8001cac:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	7adb      	ldrb	r3, [r3, #11]
 8001cb2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001cb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	7a9b      	ldrb	r3, [r3, #10]
 8001cba:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001cbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	7b5b      	ldrb	r3, [r3, #13]
 8001cc2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001cc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	7b9b      	ldrb	r3, [r3, #14]
 8001cca:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ccc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	7bdb      	ldrb	r3, [r3, #15]
 8001cd2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001cd4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7a5b      	ldrb	r3, [r3, #9]
 8001cda:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001cdc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7a1b      	ldrb	r3, [r3, #8]
 8001ce2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ce4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	7812      	ldrb	r2, [r2, #0]
 8001cea:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001cec:	4a04      	ldr	r2, [pc, #16]	@ (8001d00 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001cee:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001cf0:	6113      	str	r3, [r2, #16]
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	e000ed90 	.word	0xe000ed90

08001d04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001d0c:	f7ff fe8a 	bl	8001a24 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e2dc      	b.n	80022d6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d008      	beq.n	8001d3a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2280      	movs	r2, #128	@ 0x80
 8001d2c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e2cd      	b.n	80022d6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a76      	ldr	r2, [pc, #472]	@ (8001f18 <HAL_DMA_Abort+0x214>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d04a      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a74      	ldr	r2, [pc, #464]	@ (8001f1c <HAL_DMA_Abort+0x218>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d045      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a73      	ldr	r2, [pc, #460]	@ (8001f20 <HAL_DMA_Abort+0x21c>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d040      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a71      	ldr	r2, [pc, #452]	@ (8001f24 <HAL_DMA_Abort+0x220>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d03b      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a70      	ldr	r2, [pc, #448]	@ (8001f28 <HAL_DMA_Abort+0x224>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d036      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a6e      	ldr	r2, [pc, #440]	@ (8001f2c <HAL_DMA_Abort+0x228>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d031      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a6d      	ldr	r2, [pc, #436]	@ (8001f30 <HAL_DMA_Abort+0x22c>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d02c      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a6b      	ldr	r2, [pc, #428]	@ (8001f34 <HAL_DMA_Abort+0x230>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d027      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a6a      	ldr	r2, [pc, #424]	@ (8001f38 <HAL_DMA_Abort+0x234>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d022      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a68      	ldr	r2, [pc, #416]	@ (8001f3c <HAL_DMA_Abort+0x238>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d01d      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a67      	ldr	r2, [pc, #412]	@ (8001f40 <HAL_DMA_Abort+0x23c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d018      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a65      	ldr	r2, [pc, #404]	@ (8001f44 <HAL_DMA_Abort+0x240>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d013      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a64      	ldr	r2, [pc, #400]	@ (8001f48 <HAL_DMA_Abort+0x244>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d00e      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a62      	ldr	r2, [pc, #392]	@ (8001f4c <HAL_DMA_Abort+0x248>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d009      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a61      	ldr	r2, [pc, #388]	@ (8001f50 <HAL_DMA_Abort+0x24c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d004      	beq.n	8001dda <HAL_DMA_Abort+0xd6>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a5f      	ldr	r2, [pc, #380]	@ (8001f54 <HAL_DMA_Abort+0x250>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d101      	bne.n	8001dde <HAL_DMA_Abort+0xda>
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <HAL_DMA_Abort+0xdc>
 8001dde:	2300      	movs	r3, #0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d013      	beq.n	8001e0c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 021e 	bic.w	r2, r2, #30
 8001df2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	695a      	ldr	r2, [r3, #20]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e02:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	e00a      	b.n	8001e22 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f022 020e 	bic.w	r2, r2, #14
 8001e1a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a3c      	ldr	r2, [pc, #240]	@ (8001f18 <HAL_DMA_Abort+0x214>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d072      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a3a      	ldr	r2, [pc, #232]	@ (8001f1c <HAL_DMA_Abort+0x218>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d06d      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a39      	ldr	r2, [pc, #228]	@ (8001f20 <HAL_DMA_Abort+0x21c>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d068      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a37      	ldr	r2, [pc, #220]	@ (8001f24 <HAL_DMA_Abort+0x220>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d063      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a36      	ldr	r2, [pc, #216]	@ (8001f28 <HAL_DMA_Abort+0x224>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d05e      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a34      	ldr	r2, [pc, #208]	@ (8001f2c <HAL_DMA_Abort+0x228>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d059      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a33      	ldr	r2, [pc, #204]	@ (8001f30 <HAL_DMA_Abort+0x22c>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d054      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a31      	ldr	r2, [pc, #196]	@ (8001f34 <HAL_DMA_Abort+0x230>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d04f      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a30      	ldr	r2, [pc, #192]	@ (8001f38 <HAL_DMA_Abort+0x234>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d04a      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a2e      	ldr	r2, [pc, #184]	@ (8001f3c <HAL_DMA_Abort+0x238>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d045      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001f40 <HAL_DMA_Abort+0x23c>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d040      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a2b      	ldr	r2, [pc, #172]	@ (8001f44 <HAL_DMA_Abort+0x240>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d03b      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a2a      	ldr	r2, [pc, #168]	@ (8001f48 <HAL_DMA_Abort+0x244>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d036      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a28      	ldr	r2, [pc, #160]	@ (8001f4c <HAL_DMA_Abort+0x248>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d031      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a27      	ldr	r2, [pc, #156]	@ (8001f50 <HAL_DMA_Abort+0x24c>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d02c      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a25      	ldr	r2, [pc, #148]	@ (8001f54 <HAL_DMA_Abort+0x250>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d027      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a24      	ldr	r2, [pc, #144]	@ (8001f58 <HAL_DMA_Abort+0x254>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d022      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a22      	ldr	r2, [pc, #136]	@ (8001f5c <HAL_DMA_Abort+0x258>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d01d      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a21      	ldr	r2, [pc, #132]	@ (8001f60 <HAL_DMA_Abort+0x25c>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d018      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8001f64 <HAL_DMA_Abort+0x260>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d013      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a1e      	ldr	r2, [pc, #120]	@ (8001f68 <HAL_DMA_Abort+0x264>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d00e      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1c      	ldr	r2, [pc, #112]	@ (8001f6c <HAL_DMA_Abort+0x268>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d009      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1b      	ldr	r2, [pc, #108]	@ (8001f70 <HAL_DMA_Abort+0x26c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d004      	beq.n	8001f12 <HAL_DMA_Abort+0x20e>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a19      	ldr	r2, [pc, #100]	@ (8001f74 <HAL_DMA_Abort+0x270>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d132      	bne.n	8001f78 <HAL_DMA_Abort+0x274>
 8001f12:	2301      	movs	r3, #1
 8001f14:	e031      	b.n	8001f7a <HAL_DMA_Abort+0x276>
 8001f16:	bf00      	nop
 8001f18:	40020010 	.word	0x40020010
 8001f1c:	40020028 	.word	0x40020028
 8001f20:	40020040 	.word	0x40020040
 8001f24:	40020058 	.word	0x40020058
 8001f28:	40020070 	.word	0x40020070
 8001f2c:	40020088 	.word	0x40020088
 8001f30:	400200a0 	.word	0x400200a0
 8001f34:	400200b8 	.word	0x400200b8
 8001f38:	40020410 	.word	0x40020410
 8001f3c:	40020428 	.word	0x40020428
 8001f40:	40020440 	.word	0x40020440
 8001f44:	40020458 	.word	0x40020458
 8001f48:	40020470 	.word	0x40020470
 8001f4c:	40020488 	.word	0x40020488
 8001f50:	400204a0 	.word	0x400204a0
 8001f54:	400204b8 	.word	0x400204b8
 8001f58:	58025408 	.word	0x58025408
 8001f5c:	5802541c 	.word	0x5802541c
 8001f60:	58025430 	.word	0x58025430
 8001f64:	58025444 	.word	0x58025444
 8001f68:	58025458 	.word	0x58025458
 8001f6c:	5802546c 	.word	0x5802546c
 8001f70:	58025480 	.word	0x58025480
 8001f74:	58025494 	.word	0x58025494
 8001f78:	2300      	movs	r3, #0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d007      	beq.n	8001f8e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a6d      	ldr	r2, [pc, #436]	@ (8002148 <HAL_DMA_Abort+0x444>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d04a      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a6b      	ldr	r2, [pc, #428]	@ (800214c <HAL_DMA_Abort+0x448>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d045      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a6a      	ldr	r2, [pc, #424]	@ (8002150 <HAL_DMA_Abort+0x44c>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d040      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a68      	ldr	r2, [pc, #416]	@ (8002154 <HAL_DMA_Abort+0x450>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d03b      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a67      	ldr	r2, [pc, #412]	@ (8002158 <HAL_DMA_Abort+0x454>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d036      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a65      	ldr	r2, [pc, #404]	@ (800215c <HAL_DMA_Abort+0x458>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d031      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a64      	ldr	r2, [pc, #400]	@ (8002160 <HAL_DMA_Abort+0x45c>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d02c      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a62      	ldr	r2, [pc, #392]	@ (8002164 <HAL_DMA_Abort+0x460>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d027      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a61      	ldr	r2, [pc, #388]	@ (8002168 <HAL_DMA_Abort+0x464>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d022      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a5f      	ldr	r2, [pc, #380]	@ (800216c <HAL_DMA_Abort+0x468>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d01d      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a5e      	ldr	r2, [pc, #376]	@ (8002170 <HAL_DMA_Abort+0x46c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d018      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a5c      	ldr	r2, [pc, #368]	@ (8002174 <HAL_DMA_Abort+0x470>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a5b      	ldr	r2, [pc, #364]	@ (8002178 <HAL_DMA_Abort+0x474>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d00e      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a59      	ldr	r2, [pc, #356]	@ (800217c <HAL_DMA_Abort+0x478>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d009      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a58      	ldr	r2, [pc, #352]	@ (8002180 <HAL_DMA_Abort+0x47c>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d004      	beq.n	800202e <HAL_DMA_Abort+0x32a>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a56      	ldr	r2, [pc, #344]	@ (8002184 <HAL_DMA_Abort+0x480>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d108      	bne.n	8002040 <HAL_DMA_Abort+0x33c>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0201 	bic.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	e007      	b.n	8002050 <HAL_DMA_Abort+0x34c>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 0201 	bic.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002050:	e013      	b.n	800207a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002052:	f7ff fce7 	bl	8001a24 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b05      	cmp	r3, #5
 800205e:	d90c      	bls.n	800207a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2220      	movs	r2, #32
 8002064:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2203      	movs	r2, #3
 800206a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e12d      	b.n	80022d6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1e5      	bne.n	8002052 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a2f      	ldr	r2, [pc, #188]	@ (8002148 <HAL_DMA_Abort+0x444>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d04a      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a2d      	ldr	r2, [pc, #180]	@ (800214c <HAL_DMA_Abort+0x448>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d045      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a2c      	ldr	r2, [pc, #176]	@ (8002150 <HAL_DMA_Abort+0x44c>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d040      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002154 <HAL_DMA_Abort+0x450>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d03b      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a29      	ldr	r2, [pc, #164]	@ (8002158 <HAL_DMA_Abort+0x454>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d036      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a27      	ldr	r2, [pc, #156]	@ (800215c <HAL_DMA_Abort+0x458>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d031      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a26      	ldr	r2, [pc, #152]	@ (8002160 <HAL_DMA_Abort+0x45c>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d02c      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a24      	ldr	r2, [pc, #144]	@ (8002164 <HAL_DMA_Abort+0x460>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d027      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a23      	ldr	r2, [pc, #140]	@ (8002168 <HAL_DMA_Abort+0x464>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d022      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a21      	ldr	r2, [pc, #132]	@ (800216c <HAL_DMA_Abort+0x468>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d01d      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a20      	ldr	r2, [pc, #128]	@ (8002170 <HAL_DMA_Abort+0x46c>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d018      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002174 <HAL_DMA_Abort+0x470>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d013      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a1d      	ldr	r2, [pc, #116]	@ (8002178 <HAL_DMA_Abort+0x474>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d00e      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a1b      	ldr	r2, [pc, #108]	@ (800217c <HAL_DMA_Abort+0x478>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d009      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a1a      	ldr	r2, [pc, #104]	@ (8002180 <HAL_DMA_Abort+0x47c>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d004      	beq.n	8002126 <HAL_DMA_Abort+0x422>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a18      	ldr	r2, [pc, #96]	@ (8002184 <HAL_DMA_Abort+0x480>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d101      	bne.n	800212a <HAL_DMA_Abort+0x426>
 8002126:	2301      	movs	r3, #1
 8002128:	e000      	b.n	800212c <HAL_DMA_Abort+0x428>
 800212a:	2300      	movs	r3, #0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d02b      	beq.n	8002188 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002134:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800213a:	f003 031f 	and.w	r3, r3, #31
 800213e:	223f      	movs	r2, #63	@ 0x3f
 8002140:	409a      	lsls	r2, r3
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	e02a      	b.n	800219e <HAL_DMA_Abort+0x49a>
 8002148:	40020010 	.word	0x40020010
 800214c:	40020028 	.word	0x40020028
 8002150:	40020040 	.word	0x40020040
 8002154:	40020058 	.word	0x40020058
 8002158:	40020070 	.word	0x40020070
 800215c:	40020088 	.word	0x40020088
 8002160:	400200a0 	.word	0x400200a0
 8002164:	400200b8 	.word	0x400200b8
 8002168:	40020410 	.word	0x40020410
 800216c:	40020428 	.word	0x40020428
 8002170:	40020440 	.word	0x40020440
 8002174:	40020458 	.word	0x40020458
 8002178:	40020470 	.word	0x40020470
 800217c:	40020488 	.word	0x40020488
 8002180:	400204a0 	.word	0x400204a0
 8002184:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002192:	f003 031f 	and.w	r3, r3, #31
 8002196:	2201      	movs	r2, #1
 8002198:	409a      	lsls	r2, r3
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a4f      	ldr	r2, [pc, #316]	@ (80022e0 <HAL_DMA_Abort+0x5dc>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d072      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a4d      	ldr	r2, [pc, #308]	@ (80022e4 <HAL_DMA_Abort+0x5e0>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d06d      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a4c      	ldr	r2, [pc, #304]	@ (80022e8 <HAL_DMA_Abort+0x5e4>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d068      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a4a      	ldr	r2, [pc, #296]	@ (80022ec <HAL_DMA_Abort+0x5e8>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d063      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a49      	ldr	r2, [pc, #292]	@ (80022f0 <HAL_DMA_Abort+0x5ec>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d05e      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a47      	ldr	r2, [pc, #284]	@ (80022f4 <HAL_DMA_Abort+0x5f0>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d059      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a46      	ldr	r2, [pc, #280]	@ (80022f8 <HAL_DMA_Abort+0x5f4>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d054      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a44      	ldr	r2, [pc, #272]	@ (80022fc <HAL_DMA_Abort+0x5f8>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d04f      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a43      	ldr	r2, [pc, #268]	@ (8002300 <HAL_DMA_Abort+0x5fc>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d04a      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a41      	ldr	r2, [pc, #260]	@ (8002304 <HAL_DMA_Abort+0x600>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d045      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a40      	ldr	r2, [pc, #256]	@ (8002308 <HAL_DMA_Abort+0x604>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d040      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a3e      	ldr	r2, [pc, #248]	@ (800230c <HAL_DMA_Abort+0x608>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d03b      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a3d      	ldr	r2, [pc, #244]	@ (8002310 <HAL_DMA_Abort+0x60c>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d036      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a3b      	ldr	r2, [pc, #236]	@ (8002314 <HAL_DMA_Abort+0x610>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d031      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a3a      	ldr	r2, [pc, #232]	@ (8002318 <HAL_DMA_Abort+0x614>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d02c      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a38      	ldr	r2, [pc, #224]	@ (800231c <HAL_DMA_Abort+0x618>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d027      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a37      	ldr	r2, [pc, #220]	@ (8002320 <HAL_DMA_Abort+0x61c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d022      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a35      	ldr	r2, [pc, #212]	@ (8002324 <HAL_DMA_Abort+0x620>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d01d      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a34      	ldr	r2, [pc, #208]	@ (8002328 <HAL_DMA_Abort+0x624>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d018      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a32      	ldr	r2, [pc, #200]	@ (800232c <HAL_DMA_Abort+0x628>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d013      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a31      	ldr	r2, [pc, #196]	@ (8002330 <HAL_DMA_Abort+0x62c>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d00e      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a2f      	ldr	r2, [pc, #188]	@ (8002334 <HAL_DMA_Abort+0x630>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d009      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a2e      	ldr	r2, [pc, #184]	@ (8002338 <HAL_DMA_Abort+0x634>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d004      	beq.n	800228e <HAL_DMA_Abort+0x58a>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a2c      	ldr	r2, [pc, #176]	@ (800233c <HAL_DMA_Abort+0x638>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d101      	bne.n	8002292 <HAL_DMA_Abort+0x58e>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <HAL_DMA_Abort+0x590>
 8002292:	2300      	movs	r3, #0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d015      	beq.n	80022c4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80022a0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00c      	beq.n	80022c4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80022c2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40020010 	.word	0x40020010
 80022e4:	40020028 	.word	0x40020028
 80022e8:	40020040 	.word	0x40020040
 80022ec:	40020058 	.word	0x40020058
 80022f0:	40020070 	.word	0x40020070
 80022f4:	40020088 	.word	0x40020088
 80022f8:	400200a0 	.word	0x400200a0
 80022fc:	400200b8 	.word	0x400200b8
 8002300:	40020410 	.word	0x40020410
 8002304:	40020428 	.word	0x40020428
 8002308:	40020440 	.word	0x40020440
 800230c:	40020458 	.word	0x40020458
 8002310:	40020470 	.word	0x40020470
 8002314:	40020488 	.word	0x40020488
 8002318:	400204a0 	.word	0x400204a0
 800231c:	400204b8 	.word	0x400204b8
 8002320:	58025408 	.word	0x58025408
 8002324:	5802541c 	.word	0x5802541c
 8002328:	58025430 	.word	0x58025430
 800232c:	58025444 	.word	0x58025444
 8002330:	58025458 	.word	0x58025458
 8002334:	5802546c 	.word	0x5802546c
 8002338:	58025480 	.word	0x58025480
 800233c:	58025494 	.word	0x58025494

08002340 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e237      	b.n	80027c2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b02      	cmp	r3, #2
 800235c:	d004      	beq.n	8002368 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2280      	movs	r2, #128	@ 0x80
 8002362:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e22c      	b.n	80027c2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a5c      	ldr	r2, [pc, #368]	@ (80024e0 <HAL_DMA_Abort_IT+0x1a0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d04a      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a5b      	ldr	r2, [pc, #364]	@ (80024e4 <HAL_DMA_Abort_IT+0x1a4>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d045      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a59      	ldr	r2, [pc, #356]	@ (80024e8 <HAL_DMA_Abort_IT+0x1a8>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d040      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a58      	ldr	r2, [pc, #352]	@ (80024ec <HAL_DMA_Abort_IT+0x1ac>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d03b      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a56      	ldr	r2, [pc, #344]	@ (80024f0 <HAL_DMA_Abort_IT+0x1b0>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d036      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a55      	ldr	r2, [pc, #340]	@ (80024f4 <HAL_DMA_Abort_IT+0x1b4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d031      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a53      	ldr	r2, [pc, #332]	@ (80024f8 <HAL_DMA_Abort_IT+0x1b8>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d02c      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a52      	ldr	r2, [pc, #328]	@ (80024fc <HAL_DMA_Abort_IT+0x1bc>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d027      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a50      	ldr	r2, [pc, #320]	@ (8002500 <HAL_DMA_Abort_IT+0x1c0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d022      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a4f      	ldr	r2, [pc, #316]	@ (8002504 <HAL_DMA_Abort_IT+0x1c4>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d01d      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a4d      	ldr	r2, [pc, #308]	@ (8002508 <HAL_DMA_Abort_IT+0x1c8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d018      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a4c      	ldr	r2, [pc, #304]	@ (800250c <HAL_DMA_Abort_IT+0x1cc>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d013      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a4a      	ldr	r2, [pc, #296]	@ (8002510 <HAL_DMA_Abort_IT+0x1d0>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d00e      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a49      	ldr	r2, [pc, #292]	@ (8002514 <HAL_DMA_Abort_IT+0x1d4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d009      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a47      	ldr	r2, [pc, #284]	@ (8002518 <HAL_DMA_Abort_IT+0x1d8>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d004      	beq.n	8002408 <HAL_DMA_Abort_IT+0xc8>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a46      	ldr	r2, [pc, #280]	@ (800251c <HAL_DMA_Abort_IT+0x1dc>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d101      	bne.n	800240c <HAL_DMA_Abort_IT+0xcc>
 8002408:	2301      	movs	r3, #1
 800240a:	e000      	b.n	800240e <HAL_DMA_Abort_IT+0xce>
 800240c:	2300      	movs	r3, #0
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 8086 	beq.w	8002520 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2204      	movs	r2, #4
 8002418:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a2f      	ldr	r2, [pc, #188]	@ (80024e0 <HAL_DMA_Abort_IT+0x1a0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d04a      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a2e      	ldr	r2, [pc, #184]	@ (80024e4 <HAL_DMA_Abort_IT+0x1a4>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d045      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a2c      	ldr	r2, [pc, #176]	@ (80024e8 <HAL_DMA_Abort_IT+0x1a8>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d040      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a2b      	ldr	r2, [pc, #172]	@ (80024ec <HAL_DMA_Abort_IT+0x1ac>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d03b      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a29      	ldr	r2, [pc, #164]	@ (80024f0 <HAL_DMA_Abort_IT+0x1b0>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d036      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a28      	ldr	r2, [pc, #160]	@ (80024f4 <HAL_DMA_Abort_IT+0x1b4>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d031      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a26      	ldr	r2, [pc, #152]	@ (80024f8 <HAL_DMA_Abort_IT+0x1b8>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d02c      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a25      	ldr	r2, [pc, #148]	@ (80024fc <HAL_DMA_Abort_IT+0x1bc>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d027      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a23      	ldr	r2, [pc, #140]	@ (8002500 <HAL_DMA_Abort_IT+0x1c0>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d022      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a22      	ldr	r2, [pc, #136]	@ (8002504 <HAL_DMA_Abort_IT+0x1c4>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d01d      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a20      	ldr	r2, [pc, #128]	@ (8002508 <HAL_DMA_Abort_IT+0x1c8>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d018      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a1f      	ldr	r2, [pc, #124]	@ (800250c <HAL_DMA_Abort_IT+0x1cc>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d013      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a1d      	ldr	r2, [pc, #116]	@ (8002510 <HAL_DMA_Abort_IT+0x1d0>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00e      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002514 <HAL_DMA_Abort_IT+0x1d4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d009      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002518 <HAL_DMA_Abort_IT+0x1d8>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d004      	beq.n	80024bc <HAL_DMA_Abort_IT+0x17c>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a19      	ldr	r2, [pc, #100]	@ (800251c <HAL_DMA_Abort_IT+0x1dc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d108      	bne.n	80024ce <HAL_DMA_Abort_IT+0x18e>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0201 	bic.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	e178      	b.n	80027c0 <HAL_DMA_Abort_IT+0x480>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f022 0201 	bic.w	r2, r2, #1
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	e16f      	b.n	80027c0 <HAL_DMA_Abort_IT+0x480>
 80024e0:	40020010 	.word	0x40020010
 80024e4:	40020028 	.word	0x40020028
 80024e8:	40020040 	.word	0x40020040
 80024ec:	40020058 	.word	0x40020058
 80024f0:	40020070 	.word	0x40020070
 80024f4:	40020088 	.word	0x40020088
 80024f8:	400200a0 	.word	0x400200a0
 80024fc:	400200b8 	.word	0x400200b8
 8002500:	40020410 	.word	0x40020410
 8002504:	40020428 	.word	0x40020428
 8002508:	40020440 	.word	0x40020440
 800250c:	40020458 	.word	0x40020458
 8002510:	40020470 	.word	0x40020470
 8002514:	40020488 	.word	0x40020488
 8002518:	400204a0 	.word	0x400204a0
 800251c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 020e 	bic.w	r2, r2, #14
 800252e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a6c      	ldr	r2, [pc, #432]	@ (80026e8 <HAL_DMA_Abort_IT+0x3a8>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d04a      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a6b      	ldr	r2, [pc, #428]	@ (80026ec <HAL_DMA_Abort_IT+0x3ac>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d045      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a69      	ldr	r2, [pc, #420]	@ (80026f0 <HAL_DMA_Abort_IT+0x3b0>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d040      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a68      	ldr	r2, [pc, #416]	@ (80026f4 <HAL_DMA_Abort_IT+0x3b4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d03b      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a66      	ldr	r2, [pc, #408]	@ (80026f8 <HAL_DMA_Abort_IT+0x3b8>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d036      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a65      	ldr	r2, [pc, #404]	@ (80026fc <HAL_DMA_Abort_IT+0x3bc>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d031      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a63      	ldr	r2, [pc, #396]	@ (8002700 <HAL_DMA_Abort_IT+0x3c0>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d02c      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a62      	ldr	r2, [pc, #392]	@ (8002704 <HAL_DMA_Abort_IT+0x3c4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d027      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a60      	ldr	r2, [pc, #384]	@ (8002708 <HAL_DMA_Abort_IT+0x3c8>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d022      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a5f      	ldr	r2, [pc, #380]	@ (800270c <HAL_DMA_Abort_IT+0x3cc>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d01d      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a5d      	ldr	r2, [pc, #372]	@ (8002710 <HAL_DMA_Abort_IT+0x3d0>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d018      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a5c      	ldr	r2, [pc, #368]	@ (8002714 <HAL_DMA_Abort_IT+0x3d4>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d013      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002718 <HAL_DMA_Abort_IT+0x3d8>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d00e      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a59      	ldr	r2, [pc, #356]	@ (800271c <HAL_DMA_Abort_IT+0x3dc>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d009      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a57      	ldr	r2, [pc, #348]	@ (8002720 <HAL_DMA_Abort_IT+0x3e0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d004      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x290>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a56      	ldr	r2, [pc, #344]	@ (8002724 <HAL_DMA_Abort_IT+0x3e4>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d108      	bne.n	80025e2 <HAL_DMA_Abort_IT+0x2a2>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0201 	bic.w	r2, r2, #1
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	e007      	b.n	80025f2 <HAL_DMA_Abort_IT+0x2b2>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f022 0201 	bic.w	r2, r2, #1
 80025f0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a3c      	ldr	r2, [pc, #240]	@ (80026e8 <HAL_DMA_Abort_IT+0x3a8>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d072      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a3a      	ldr	r2, [pc, #232]	@ (80026ec <HAL_DMA_Abort_IT+0x3ac>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d06d      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a39      	ldr	r2, [pc, #228]	@ (80026f0 <HAL_DMA_Abort_IT+0x3b0>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d068      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a37      	ldr	r2, [pc, #220]	@ (80026f4 <HAL_DMA_Abort_IT+0x3b4>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d063      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a36      	ldr	r2, [pc, #216]	@ (80026f8 <HAL_DMA_Abort_IT+0x3b8>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d05e      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a34      	ldr	r2, [pc, #208]	@ (80026fc <HAL_DMA_Abort_IT+0x3bc>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d059      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a33      	ldr	r2, [pc, #204]	@ (8002700 <HAL_DMA_Abort_IT+0x3c0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d054      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a31      	ldr	r2, [pc, #196]	@ (8002704 <HAL_DMA_Abort_IT+0x3c4>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d04f      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a30      	ldr	r2, [pc, #192]	@ (8002708 <HAL_DMA_Abort_IT+0x3c8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d04a      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a2e      	ldr	r2, [pc, #184]	@ (800270c <HAL_DMA_Abort_IT+0x3cc>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d045      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a2d      	ldr	r2, [pc, #180]	@ (8002710 <HAL_DMA_Abort_IT+0x3d0>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d040      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a2b      	ldr	r2, [pc, #172]	@ (8002714 <HAL_DMA_Abort_IT+0x3d4>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d03b      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a2a      	ldr	r2, [pc, #168]	@ (8002718 <HAL_DMA_Abort_IT+0x3d8>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d036      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a28      	ldr	r2, [pc, #160]	@ (800271c <HAL_DMA_Abort_IT+0x3dc>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d031      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a27      	ldr	r2, [pc, #156]	@ (8002720 <HAL_DMA_Abort_IT+0x3e0>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d02c      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a25      	ldr	r2, [pc, #148]	@ (8002724 <HAL_DMA_Abort_IT+0x3e4>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d027      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a24      	ldr	r2, [pc, #144]	@ (8002728 <HAL_DMA_Abort_IT+0x3e8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d022      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a22      	ldr	r2, [pc, #136]	@ (800272c <HAL_DMA_Abort_IT+0x3ec>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d01d      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a21      	ldr	r2, [pc, #132]	@ (8002730 <HAL_DMA_Abort_IT+0x3f0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d018      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002734 <HAL_DMA_Abort_IT+0x3f4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d013      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1e      	ldr	r2, [pc, #120]	@ (8002738 <HAL_DMA_Abort_IT+0x3f8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d00e      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a1c      	ldr	r2, [pc, #112]	@ (800273c <HAL_DMA_Abort_IT+0x3fc>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d009      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a1b      	ldr	r2, [pc, #108]	@ (8002740 <HAL_DMA_Abort_IT+0x400>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d004      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x3a2>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a19      	ldr	r2, [pc, #100]	@ (8002744 <HAL_DMA_Abort_IT+0x404>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d132      	bne.n	8002748 <HAL_DMA_Abort_IT+0x408>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e031      	b.n	800274a <HAL_DMA_Abort_IT+0x40a>
 80026e6:	bf00      	nop
 80026e8:	40020010 	.word	0x40020010
 80026ec:	40020028 	.word	0x40020028
 80026f0:	40020040 	.word	0x40020040
 80026f4:	40020058 	.word	0x40020058
 80026f8:	40020070 	.word	0x40020070
 80026fc:	40020088 	.word	0x40020088
 8002700:	400200a0 	.word	0x400200a0
 8002704:	400200b8 	.word	0x400200b8
 8002708:	40020410 	.word	0x40020410
 800270c:	40020428 	.word	0x40020428
 8002710:	40020440 	.word	0x40020440
 8002714:	40020458 	.word	0x40020458
 8002718:	40020470 	.word	0x40020470
 800271c:	40020488 	.word	0x40020488
 8002720:	400204a0 	.word	0x400204a0
 8002724:	400204b8 	.word	0x400204b8
 8002728:	58025408 	.word	0x58025408
 800272c:	5802541c 	.word	0x5802541c
 8002730:	58025430 	.word	0x58025430
 8002734:	58025444 	.word	0x58025444
 8002738:	58025458 	.word	0x58025458
 800273c:	5802546c 	.word	0x5802546c
 8002740:	58025480 	.word	0x58025480
 8002744:	58025494 	.word	0x58025494
 8002748:	2300      	movs	r3, #0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d028      	beq.n	80027a0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002758:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800275c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002762:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002768:	f003 031f 	and.w	r3, r3, #31
 800276c:	2201      	movs	r2, #1
 800276e:	409a      	lsls	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800277c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00c      	beq.n	80027a0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002790:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002794:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800279e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d003      	beq.n	80027c0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop

080027cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b089      	sub	sp, #36	@ 0x24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80027da:	4b89      	ldr	r3, [pc, #548]	@ (8002a00 <HAL_GPIO_Init+0x234>)
 80027dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80027de:	e194      	b.n	8002b0a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	2101      	movs	r1, #1
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	4013      	ands	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8186 	beq.w	8002b04 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b01      	cmp	r3, #1
 8002802:	d005      	beq.n	8002810 <HAL_GPIO_Init+0x44>
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 0303 	and.w	r3, r3, #3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d130      	bne.n	8002872 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	2203      	movs	r2, #3
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4013      	ands	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	68da      	ldr	r2, [r3, #12]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4313      	orrs	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002846:	2201      	movs	r2, #1
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4013      	ands	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	091b      	lsrs	r3, r3, #4
 800285c:	f003 0201 	and.w	r2, r3, #1
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4313      	orrs	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	2b03      	cmp	r3, #3
 800287c:	d017      	beq.n	80028ae <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	2203      	movs	r2, #3
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4013      	ands	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d123      	bne.n	8002902 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	08da      	lsrs	r2, r3, #3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	3208      	adds	r2, #8
 80028c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	220f      	movs	r2, #15
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43db      	mvns	r3, r3
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4013      	ands	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	691a      	ldr	r2, [r3, #16]
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	08da      	lsrs	r2, r3, #3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3208      	adds	r2, #8
 80028fc:	69b9      	ldr	r1, [r7, #24]
 80028fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	2203      	movs	r2, #3
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	4013      	ands	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f003 0203 	and.w	r2, r3, #3
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 80e0 	beq.w	8002b04 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002944:	4b2f      	ldr	r3, [pc, #188]	@ (8002a04 <HAL_GPIO_Init+0x238>)
 8002946:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800294a:	4a2e      	ldr	r2, [pc, #184]	@ (8002a04 <HAL_GPIO_Init+0x238>)
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002954:	4b2b      	ldr	r3, [pc, #172]	@ (8002a04 <HAL_GPIO_Init+0x238>)
 8002956:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002962:	4a29      	ldr	r2, [pc, #164]	@ (8002a08 <HAL_GPIO_Init+0x23c>)
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	089b      	lsrs	r3, r3, #2
 8002968:	3302      	adds	r3, #2
 800296a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	220f      	movs	r2, #15
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
 800297e:	43db      	mvns	r3, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4013      	ands	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a20      	ldr	r2, [pc, #128]	@ (8002a0c <HAL_GPIO_Init+0x240>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d052      	beq.n	8002a34 <HAL_GPIO_Init+0x268>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a1f      	ldr	r2, [pc, #124]	@ (8002a10 <HAL_GPIO_Init+0x244>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d031      	beq.n	80029fa <HAL_GPIO_Init+0x22e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a1e      	ldr	r2, [pc, #120]	@ (8002a14 <HAL_GPIO_Init+0x248>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d02b      	beq.n	80029f6 <HAL_GPIO_Init+0x22a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a18 <HAL_GPIO_Init+0x24c>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d025      	beq.n	80029f2 <HAL_GPIO_Init+0x226>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a1c      	ldr	r2, [pc, #112]	@ (8002a1c <HAL_GPIO_Init+0x250>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d01f      	beq.n	80029ee <HAL_GPIO_Init+0x222>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a20 <HAL_GPIO_Init+0x254>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d019      	beq.n	80029ea <HAL_GPIO_Init+0x21e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002a24 <HAL_GPIO_Init+0x258>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d013      	beq.n	80029e6 <HAL_GPIO_Init+0x21a>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a19      	ldr	r2, [pc, #100]	@ (8002a28 <HAL_GPIO_Init+0x25c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d00d      	beq.n	80029e2 <HAL_GPIO_Init+0x216>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a18      	ldr	r2, [pc, #96]	@ (8002a2c <HAL_GPIO_Init+0x260>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d007      	beq.n	80029de <HAL_GPIO_Init+0x212>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a17      	ldr	r2, [pc, #92]	@ (8002a30 <HAL_GPIO_Init+0x264>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d101      	bne.n	80029da <HAL_GPIO_Init+0x20e>
 80029d6:	2309      	movs	r3, #9
 80029d8:	e02d      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029da:	230a      	movs	r3, #10
 80029dc:	e02b      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029de:	2308      	movs	r3, #8
 80029e0:	e029      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029e2:	2307      	movs	r3, #7
 80029e4:	e027      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029e6:	2306      	movs	r3, #6
 80029e8:	e025      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029ea:	2305      	movs	r3, #5
 80029ec:	e023      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029ee:	2304      	movs	r3, #4
 80029f0:	e021      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029f2:	2303      	movs	r3, #3
 80029f4:	e01f      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029f6:	2302      	movs	r3, #2
 80029f8:	e01d      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029fa:	2301      	movs	r3, #1
 80029fc:	e01b      	b.n	8002a36 <HAL_GPIO_Init+0x26a>
 80029fe:	bf00      	nop
 8002a00:	58000080 	.word	0x58000080
 8002a04:	58024400 	.word	0x58024400
 8002a08:	58000400 	.word	0x58000400
 8002a0c:	58020000 	.word	0x58020000
 8002a10:	58020400 	.word	0x58020400
 8002a14:	58020800 	.word	0x58020800
 8002a18:	58020c00 	.word	0x58020c00
 8002a1c:	58021000 	.word	0x58021000
 8002a20:	58021400 	.word	0x58021400
 8002a24:	58021800 	.word	0x58021800
 8002a28:	58021c00 	.word	0x58021c00
 8002a2c:	58022000 	.word	0x58022000
 8002a30:	58022400 	.word	0x58022400
 8002a34:	2300      	movs	r3, #0
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	f002 0203 	and.w	r2, r2, #3
 8002a3c:	0092      	lsls	r2, r2, #2
 8002a3e:	4093      	lsls	r3, r2
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a46:	4938      	ldr	r1, [pc, #224]	@ (8002b28 <HAL_GPIO_Init+0x35c>)
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	089b      	lsrs	r3, r3, #2
 8002a4c:	3302      	adds	r3, #2
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	4013      	ands	r3, r2
 8002a64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002a7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002a82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002aa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	3301      	adds	r3, #1
 8002b08:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	fa22 f303 	lsr.w	r3, r2, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f47f ae63 	bne.w	80027e0 <HAL_GPIO_Init+0x14>
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	bf00      	nop
 8002b1e:	3724      	adds	r7, #36	@ 0x24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	58000400 	.word	0x58000400

08002b2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	460b      	mov	r3, r1
 8002b36:	807b      	strh	r3, [r7, #2]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b3c:	787b      	ldrb	r3, [r7, #1]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b42:	887a      	ldrh	r2, [r7, #2]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002b48:	e003      	b.n	8002b52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002b4a:	887b      	ldrh	r3, [r7, #2]
 8002b4c:	041a      	lsls	r2, r3, #16
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	619a      	str	r2, [r3, #24]
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
	...

08002b60 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002b68:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d00a      	beq.n	8002b8a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002b74:	4b16      	ldr	r3, [pc, #88]	@ (8002bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	f003 0307 	and.w	r3, r3, #7
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d001      	beq.n	8002b86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e01f      	b.n	8002bc6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002b86:	2300      	movs	r3, #0
 8002b88:	e01d      	b.n	8002bc6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002b8a:	4b11      	ldr	r3, [pc, #68]	@ (8002bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f023 0207 	bic.w	r2, r3, #7
 8002b92:	490f      	ldr	r1, [pc, #60]	@ (8002bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002b9a:	f7fe ff43 	bl	8001a24 <HAL_GetTick>
 8002b9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ba0:	e009      	b.n	8002bb6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002ba2:	f7fe ff3f 	bl	8001a24 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bb0:	d901      	bls.n	8002bb6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e007      	b.n	8002bc6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002bb6:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <HAL_PWREx_ConfigSupply+0x70>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bc2:	d1ee      	bne.n	8002ba2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	58024800 	.word	0x58024800

08002bd4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b08c      	sub	sp, #48	@ 0x30
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d102      	bne.n	8002be8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	f000 bc48 	b.w	8003478 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 8088 	beq.w	8002d06 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bf6:	4b99      	ldr	r3, [pc, #612]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002c00:	4b96      	ldr	r3, [pc, #600]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c04:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c08:	2b10      	cmp	r3, #16
 8002c0a:	d007      	beq.n	8002c1c <HAL_RCC_OscConfig+0x48>
 8002c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c0e:	2b18      	cmp	r3, #24
 8002c10:	d111      	bne.n	8002c36 <HAL_RCC_OscConfig+0x62>
 8002c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d10c      	bne.n	8002c36 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c1c:	4b8f      	ldr	r3, [pc, #572]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d06d      	beq.n	8002d04 <HAL_RCC_OscConfig+0x130>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d169      	bne.n	8002d04 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	f000 bc21 	b.w	8003478 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c3e:	d106      	bne.n	8002c4e <HAL_RCC_OscConfig+0x7a>
 8002c40:	4b86      	ldr	r3, [pc, #536]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a85      	ldr	r2, [pc, #532]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c4a:	6013      	str	r3, [r2, #0]
 8002c4c:	e02e      	b.n	8002cac <HAL_RCC_OscConfig+0xd8>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10c      	bne.n	8002c70 <HAL_RCC_OscConfig+0x9c>
 8002c56:	4b81      	ldr	r3, [pc, #516]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a80      	ldr	r2, [pc, #512]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c60:	6013      	str	r3, [r2, #0]
 8002c62:	4b7e      	ldr	r3, [pc, #504]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a7d      	ldr	r2, [pc, #500]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c6c:	6013      	str	r3, [r2, #0]
 8002c6e:	e01d      	b.n	8002cac <HAL_RCC_OscConfig+0xd8>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c78:	d10c      	bne.n	8002c94 <HAL_RCC_OscConfig+0xc0>
 8002c7a:	4b78      	ldr	r3, [pc, #480]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a77      	ldr	r2, [pc, #476]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c84:	6013      	str	r3, [r2, #0]
 8002c86:	4b75      	ldr	r3, [pc, #468]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a74      	ldr	r2, [pc, #464]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	e00b      	b.n	8002cac <HAL_RCC_OscConfig+0xd8>
 8002c94:	4b71      	ldr	r3, [pc, #452]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a70      	ldr	r2, [pc, #448]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c9e:	6013      	str	r3, [r2, #0]
 8002ca0:	4b6e      	ldr	r3, [pc, #440]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a6d      	ldr	r2, [pc, #436]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002ca6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002caa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d013      	beq.n	8002cdc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb4:	f7fe feb6 	bl	8001a24 <HAL_GetTick>
 8002cb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cbc:	f7fe feb2 	bl	8001a24 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b64      	cmp	r3, #100	@ 0x64
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e3d4      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cce:	4b63      	ldr	r3, [pc, #396]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0xe8>
 8002cda:	e014      	b.n	8002d06 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7fe fea2 	bl	8001a24 <HAL_GetTick>
 8002ce0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ce4:	f7fe fe9e 	bl	8001a24 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b64      	cmp	r3, #100	@ 0x64
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e3c0      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002cf6:	4b59      	ldr	r3, [pc, #356]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x110>
 8002d02:	e000      	b.n	8002d06 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 80ca 	beq.w	8002ea8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d14:	4b51      	ldr	r3, [pc, #324]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d1c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d1e:	4b4f      	ldr	r3, [pc, #316]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d22:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002d24:	6a3b      	ldr	r3, [r7, #32]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d007      	beq.n	8002d3a <HAL_RCC_OscConfig+0x166>
 8002d2a:	6a3b      	ldr	r3, [r7, #32]
 8002d2c:	2b18      	cmp	r3, #24
 8002d2e:	d156      	bne.n	8002dde <HAL_RCC_OscConfig+0x20a>
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d151      	bne.n	8002dde <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d3a:	4b48      	ldr	r3, [pc, #288]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d005      	beq.n	8002d52 <HAL_RCC_OscConfig+0x17e>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e392      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d52:	4b42      	ldr	r3, [pc, #264]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f023 0219 	bic.w	r2, r3, #25
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	493f      	ldr	r1, [pc, #252]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d64:	f7fe fe5e 	bl	8001a24 <HAL_GetTick>
 8002d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d6c:	f7fe fe5a 	bl	8001a24 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e37c      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d7e:	4b37      	ldr	r3, [pc, #220]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0304 	and.w	r3, r3, #4
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0f0      	beq.n	8002d6c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8a:	f7fe fe57 	bl	8001a3c <HAL_GetREVID>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d817      	bhi.n	8002dc8 <HAL_RCC_OscConfig+0x1f4>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	2b40      	cmp	r3, #64	@ 0x40
 8002d9e:	d108      	bne.n	8002db2 <HAL_RCC_OscConfig+0x1de>
 8002da0:	4b2e      	ldr	r3, [pc, #184]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002da8:	4a2c      	ldr	r2, [pc, #176]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002daa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dae:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002db0:	e07a      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db2:	4b2a      	ldr	r3, [pc, #168]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	031b      	lsls	r3, r3, #12
 8002dc0:	4926      	ldr	r1, [pc, #152]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dc6:	e06f      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc8:	4b24      	ldr	r3, [pc, #144]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	061b      	lsls	r3, r3, #24
 8002dd6:	4921      	ldr	r1, [pc, #132]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ddc:	e064      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d047      	beq.n	8002e76 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002de6:	4b1d      	ldr	r3, [pc, #116]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f023 0219 	bic.w	r2, r3, #25
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	491a      	ldr	r1, [pc, #104]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7fe fe14 	bl	8001a24 <HAL_GetTick>
 8002dfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e00:	f7fe fe10 	bl	8001a24 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e332      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e12:	4b12      	ldr	r3, [pc, #72]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0f0      	beq.n	8002e00 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1e:	f7fe fe0d 	bl	8001a3c <HAL_GetREVID>
 8002e22:	4603      	mov	r3, r0
 8002e24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d819      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x28c>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	2b40      	cmp	r3, #64	@ 0x40
 8002e32:	d108      	bne.n	8002e46 <HAL_RCC_OscConfig+0x272>
 8002e34:	4b09      	ldr	r3, [pc, #36]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002e3c:	4a07      	ldr	r2, [pc, #28]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e42:	6053      	str	r3, [r2, #4]
 8002e44:	e030      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2d4>
 8002e46:	4b05      	ldr	r3, [pc, #20]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	031b      	lsls	r3, r3, #12
 8002e54:	4901      	ldr	r1, [pc, #4]	@ (8002e5c <HAL_RCC_OscConfig+0x288>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	604b      	str	r3, [r1, #4]
 8002e5a:	e025      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2d4>
 8002e5c:	58024400 	.word	0x58024400
 8002e60:	4b9a      	ldr	r3, [pc, #616]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	061b      	lsls	r3, r3, #24
 8002e6e:	4997      	ldr	r1, [pc, #604]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
 8002e74:	e018      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e76:	4b95      	ldr	r3, [pc, #596]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a94      	ldr	r2, [pc, #592]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002e7c:	f023 0301 	bic.w	r3, r3, #1
 8002e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e82:	f7fe fdcf 	bl	8001a24 <HAL_GetTick>
 8002e86:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e8a:	f7fe fdcb 	bl	8001a24 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e2ed      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e9c:	4b8b      	ldr	r3, [pc, #556]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1f0      	bne.n	8002e8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 80a9 	beq.w	8003008 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eb6:	4b85      	ldr	r3, [pc, #532]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ebe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ec0:	4b82      	ldr	r3, [pc, #520]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d007      	beq.n	8002edc <HAL_RCC_OscConfig+0x308>
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	2b18      	cmp	r3, #24
 8002ed0:	d13a      	bne.n	8002f48 <HAL_RCC_OscConfig+0x374>
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f003 0303 	and.w	r3, r3, #3
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d135      	bne.n	8002f48 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002edc:	4b7b      	ldr	r3, [pc, #492]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d005      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x320>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	2b80      	cmp	r3, #128	@ 0x80
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e2c1      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ef4:	f7fe fda2 	bl	8001a3c <HAL_GetREVID>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d817      	bhi.n	8002f32 <HAL_RCC_OscConfig+0x35e>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	2b20      	cmp	r3, #32
 8002f08:	d108      	bne.n	8002f1c <HAL_RCC_OscConfig+0x348>
 8002f0a:	4b70      	ldr	r3, [pc, #448]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002f12:	4a6e      	ldr	r2, [pc, #440]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f18:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f1a:	e075      	b.n	8003008 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f1c:	4b6b      	ldr	r3, [pc, #428]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	069b      	lsls	r3, r3, #26
 8002f2a:	4968      	ldr	r1, [pc, #416]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f30:	e06a      	b.n	8003008 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f32:	4b66      	ldr	r3, [pc, #408]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	061b      	lsls	r3, r3, #24
 8002f40:	4962      	ldr	r1, [pc, #392]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f46:	e05f      	b.n	8003008 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d042      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002f50:	4b5e      	ldr	r3, [pc, #376]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a5d      	ldr	r2, [pc, #372]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5c:	f7fe fd62 	bl	8001a24 <HAL_GetTick>
 8002f60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f64:	f7fe fd5e 	bl	8001a24 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e280      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f76:	4b55      	ldr	r3, [pc, #340]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f82:	f7fe fd5b 	bl	8001a3c <HAL_GetREVID>
 8002f86:	4603      	mov	r3, r0
 8002f88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d817      	bhi.n	8002fc0 <HAL_RCC_OscConfig+0x3ec>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a1b      	ldr	r3, [r3, #32]
 8002f94:	2b20      	cmp	r3, #32
 8002f96:	d108      	bne.n	8002faa <HAL_RCC_OscConfig+0x3d6>
 8002f98:	4b4c      	ldr	r3, [pc, #304]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002fa0:	4a4a      	ldr	r2, [pc, #296]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002fa2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002fa6:	6053      	str	r3, [r2, #4]
 8002fa8:	e02e      	b.n	8003008 <HAL_RCC_OscConfig+0x434>
 8002faa:	4b48      	ldr	r3, [pc, #288]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	069b      	lsls	r3, r3, #26
 8002fb8:	4944      	ldr	r1, [pc, #272]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	604b      	str	r3, [r1, #4]
 8002fbe:	e023      	b.n	8003008 <HAL_RCC_OscConfig+0x434>
 8002fc0:	4b42      	ldr	r3, [pc, #264]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	061b      	lsls	r3, r3, #24
 8002fce:	493f      	ldr	r1, [pc, #252]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	60cb      	str	r3, [r1, #12]
 8002fd4:	e018      	b.n	8003008 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002fd6:	4b3d      	ldr	r3, [pc, #244]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a3c      	ldr	r2, [pc, #240]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002fdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fe0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe2:	f7fe fd1f 	bl	8001a24 <HAL_GetTick>
 8002fe6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002fea:	f7fe fd1b 	bl	8001a24 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e23d      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ffc:	4b33      	ldr	r3, [pc, #204]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1f0      	bne.n	8002fea <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0308 	and.w	r3, r3, #8
 8003010:	2b00      	cmp	r3, #0
 8003012:	d036      	beq.n	8003082 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d019      	beq.n	8003050 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800301c:	4b2b      	ldr	r3, [pc, #172]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 800301e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003020:	4a2a      	ldr	r2, [pc, #168]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8003022:	f043 0301 	orr.w	r3, r3, #1
 8003026:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7fe fcfc 	bl	8001a24 <HAL_GetTick>
 800302c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003030:	f7fe fcf8 	bl	8001a24 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e21a      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003042:	4b22      	ldr	r3, [pc, #136]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8003044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0x45c>
 800304e:	e018      	b.n	8003082 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003050:	4b1e      	ldr	r3, [pc, #120]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8003052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003054:	4a1d      	ldr	r2, [pc, #116]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8003056:	f023 0301 	bic.w	r3, r3, #1
 800305a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800305c:	f7fe fce2 	bl	8001a24 <HAL_GetTick>
 8003060:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003064:	f7fe fcde 	bl	8001a24 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e200      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003076:	4b15      	ldr	r3, [pc, #84]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8003078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0320 	and.w	r3, r3, #32
 800308a:	2b00      	cmp	r3, #0
 800308c:	d039      	beq.n	8003102 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d01c      	beq.n	80030d0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003096:	4b0d      	ldr	r3, [pc, #52]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a0c      	ldr	r2, [pc, #48]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 800309c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030a2:	f7fe fcbf 	bl	8001a24 <HAL_GetTick>
 80030a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030aa:	f7fe fcbb 	bl	8001a24 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e1dd      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030bc:	4b03      	ldr	r3, [pc, #12]	@ (80030cc <HAL_RCC_OscConfig+0x4f8>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x4d6>
 80030c8:	e01b      	b.n	8003102 <HAL_RCC_OscConfig+0x52e>
 80030ca:	bf00      	nop
 80030cc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030d0:	4b9b      	ldr	r3, [pc, #620]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a9a      	ldr	r2, [pc, #616]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80030d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80030da:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030dc:	f7fe fca2 	bl	8001a24 <HAL_GetTick>
 80030e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030e4:	f7fe fc9e 	bl	8001a24 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e1c0      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030f6:	4b92      	ldr	r3, [pc, #584]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f0      	bne.n	80030e4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0304 	and.w	r3, r3, #4
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 8081 	beq.w	8003212 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003110:	4b8c      	ldr	r3, [pc, #560]	@ (8003344 <HAL_RCC_OscConfig+0x770>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a8b      	ldr	r2, [pc, #556]	@ (8003344 <HAL_RCC_OscConfig+0x770>)
 8003116:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800311a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800311c:	f7fe fc82 	bl	8001a24 <HAL_GetTick>
 8003120:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003124:	f7fe fc7e 	bl	8001a24 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	@ 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e1a0      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003136:	4b83      	ldr	r3, [pc, #524]	@ (8003344 <HAL_RCC_OscConfig+0x770>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d106      	bne.n	8003158 <HAL_RCC_OscConfig+0x584>
 800314a:	4b7d      	ldr	r3, [pc, #500]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800314c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314e:	4a7c      	ldr	r2, [pc, #496]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6713      	str	r3, [r2, #112]	@ 0x70
 8003156:	e02d      	b.n	80031b4 <HAL_RCC_OscConfig+0x5e0>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10c      	bne.n	800317a <HAL_RCC_OscConfig+0x5a6>
 8003160:	4b77      	ldr	r3, [pc, #476]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003164:	4a76      	ldr	r2, [pc, #472]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003166:	f023 0301 	bic.w	r3, r3, #1
 800316a:	6713      	str	r3, [r2, #112]	@ 0x70
 800316c:	4b74      	ldr	r3, [pc, #464]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800316e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003170:	4a73      	ldr	r2, [pc, #460]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003172:	f023 0304 	bic.w	r3, r3, #4
 8003176:	6713      	str	r3, [r2, #112]	@ 0x70
 8003178:	e01c      	b.n	80031b4 <HAL_RCC_OscConfig+0x5e0>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	2b05      	cmp	r3, #5
 8003180:	d10c      	bne.n	800319c <HAL_RCC_OscConfig+0x5c8>
 8003182:	4b6f      	ldr	r3, [pc, #444]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003186:	4a6e      	ldr	r2, [pc, #440]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003188:	f043 0304 	orr.w	r3, r3, #4
 800318c:	6713      	str	r3, [r2, #112]	@ 0x70
 800318e:	4b6c      	ldr	r3, [pc, #432]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003192:	4a6b      	ldr	r2, [pc, #428]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	6713      	str	r3, [r2, #112]	@ 0x70
 800319a:	e00b      	b.n	80031b4 <HAL_RCC_OscConfig+0x5e0>
 800319c:	4b68      	ldr	r3, [pc, #416]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800319e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a0:	4a67      	ldr	r2, [pc, #412]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80031a2:	f023 0301 	bic.w	r3, r3, #1
 80031a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a8:	4b65      	ldr	r3, [pc, #404]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80031aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ac:	4a64      	ldr	r2, [pc, #400]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80031ae:	f023 0304 	bic.w	r3, r3, #4
 80031b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d015      	beq.n	80031e8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031bc:	f7fe fc32 	bl	8001a24 <HAL_GetTick>
 80031c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031c2:	e00a      	b.n	80031da <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031c4:	f7fe fc2e 	bl	8001a24 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e14e      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031da:	4b59      	ldr	r3, [pc, #356]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80031dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0ee      	beq.n	80031c4 <HAL_RCC_OscConfig+0x5f0>
 80031e6:	e014      	b.n	8003212 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e8:	f7fe fc1c 	bl	8001a24 <HAL_GetTick>
 80031ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80031ee:	e00a      	b.n	8003206 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f0:	f7fe fc18 	bl	8001a24 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031fe:	4293      	cmp	r3, r2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e138      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003206:	4b4e      	ldr	r3, [pc, #312]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1ee      	bne.n	80031f0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 812d 	beq.w	8003476 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800321c:	4b48      	ldr	r3, [pc, #288]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003224:	2b18      	cmp	r3, #24
 8003226:	f000 80bd 	beq.w	80033a4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322e:	2b02      	cmp	r3, #2
 8003230:	f040 809e 	bne.w	8003370 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003234:	4b42      	ldr	r3, [pc, #264]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a41      	ldr	r2, [pc, #260]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800323a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800323e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003240:	f7fe fbf0 	bl	8001a24 <HAL_GetTick>
 8003244:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fbec 	bl	8001a24 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e10e      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800325a:	4b39      	ldr	r3, [pc, #228]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003266:	4b36      	ldr	r3, [pc, #216]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003268:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800326a:	4b37      	ldr	r3, [pc, #220]	@ (8003348 <HAL_RCC_OscConfig+0x774>)
 800326c:	4013      	ands	r3, r2
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003276:	0112      	lsls	r2, r2, #4
 8003278:	430a      	orrs	r2, r1
 800327a:	4931      	ldr	r1, [pc, #196]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800327c:	4313      	orrs	r3, r2
 800327e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003284:	3b01      	subs	r3, #1
 8003286:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800328e:	3b01      	subs	r3, #1
 8003290:	025b      	lsls	r3, r3, #9
 8003292:	b29b      	uxth	r3, r3
 8003294:	431a      	orrs	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800329a:	3b01      	subs	r3, #1
 800329c:	041b      	lsls	r3, r3, #16
 800329e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a8:	3b01      	subs	r3, #1
 80032aa:	061b      	lsls	r3, r3, #24
 80032ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80032b0:	4923      	ldr	r1, [pc, #140]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80032b6:	4b22      	ldr	r3, [pc, #136]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ba:	4a21      	ldr	r2, [pc, #132]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032bc:	f023 0301 	bic.w	r3, r3, #1
 80032c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80032c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032c6:	4b21      	ldr	r3, [pc, #132]	@ (800334c <HAL_RCC_OscConfig+0x778>)
 80032c8:	4013      	ands	r3, r2
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80032ce:	00d2      	lsls	r2, r2, #3
 80032d0:	491b      	ldr	r1, [pc, #108]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80032d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032da:	f023 020c 	bic.w	r2, r3, #12
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e2:	4917      	ldr	r1, [pc, #92]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80032e8:	4b15      	ldr	r3, [pc, #84]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ec:	f023 0202 	bic.w	r2, r3, #2
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f4:	4912      	ldr	r1, [pc, #72]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80032fa:	4b11      	ldr	r3, [pc, #68]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 80032fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fe:	4a10      	ldr	r2, [pc, #64]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003304:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003306:	4b0e      	ldr	r3, [pc, #56]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330a:	4a0d      	ldr	r2, [pc, #52]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800330c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003310:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003312:	4b0b      	ldr	r3, [pc, #44]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003316:	4a0a      	ldr	r2, [pc, #40]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003318:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800331c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800331e:	4b08      	ldr	r3, [pc, #32]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003322:	4a07      	ldr	r2, [pc, #28]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003324:	f043 0301 	orr.w	r3, r3, #1
 8003328:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800332a:	4b05      	ldr	r3, [pc, #20]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a04      	ldr	r2, [pc, #16]	@ (8003340 <HAL_RCC_OscConfig+0x76c>)
 8003330:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003334:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003336:	f7fe fb75 	bl	8001a24 <HAL_GetTick>
 800333a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800333c:	e011      	b.n	8003362 <HAL_RCC_OscConfig+0x78e>
 800333e:	bf00      	nop
 8003340:	58024400 	.word	0x58024400
 8003344:	58024800 	.word	0x58024800
 8003348:	fffffc0c 	.word	0xfffffc0c
 800334c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003350:	f7fe fb68 	bl	8001a24 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e08a      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003362:	4b47      	ldr	r3, [pc, #284]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f0      	beq.n	8003350 <HAL_RCC_OscConfig+0x77c>
 800336e:	e082      	b.n	8003476 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003370:	4b43      	ldr	r3, [pc, #268]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a42      	ldr	r2, [pc, #264]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800337a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337c:	f7fe fb52 	bl	8001a24 <HAL_GetTick>
 8003380:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003384:	f7fe fb4e 	bl	8001a24 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e070      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003396:	4b3a      	ldr	r3, [pc, #232]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f0      	bne.n	8003384 <HAL_RCC_OscConfig+0x7b0>
 80033a2:	e068      	b.n	8003476 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80033a4:	4b36      	ldr	r3, [pc, #216]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 80033a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80033aa:	4b35      	ldr	r3, [pc, #212]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d031      	beq.n	800341c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	f003 0203 	and.w	r2, r3, #3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d12a      	bne.n	800341c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	091b      	lsrs	r3, r3, #4
 80033ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d122      	bne.n	800341c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d11a      	bne.n	800341c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	0a5b      	lsrs	r3, r3, #9
 80033ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033f2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d111      	bne.n	800341c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	0c1b      	lsrs	r3, r3, #16
 80033fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003404:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003406:	429a      	cmp	r2, r3
 8003408:	d108      	bne.n	800341c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	0e1b      	lsrs	r3, r3, #24
 800340e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003416:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e02b      	b.n	8003478 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003420:	4b17      	ldr	r3, [pc, #92]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003424:	08db      	lsrs	r3, r3, #3
 8003426:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800342a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	429a      	cmp	r2, r3
 8003434:	d01f      	beq.n	8003476 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003436:	4b12      	ldr	r3, [pc, #72]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343a:	4a11      	ldr	r2, [pc, #68]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 800343c:	f023 0301 	bic.w	r3, r3, #1
 8003440:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003442:	f7fe faef 	bl	8001a24 <HAL_GetTick>
 8003446:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003448:	bf00      	nop
 800344a:	f7fe faeb 	bl	8001a24 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003452:	4293      	cmp	r3, r2
 8003454:	d0f9      	beq.n	800344a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003456:	4b0a      	ldr	r3, [pc, #40]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003458:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800345a:	4b0a      	ldr	r3, [pc, #40]	@ (8003484 <HAL_RCC_OscConfig+0x8b0>)
 800345c:	4013      	ands	r3, r2
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003462:	00d2      	lsls	r2, r2, #3
 8003464:	4906      	ldr	r1, [pc, #24]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003466:	4313      	orrs	r3, r2
 8003468:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800346a:	4b05      	ldr	r3, [pc, #20]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	4a04      	ldr	r2, [pc, #16]	@ (8003480 <HAL_RCC_OscConfig+0x8ac>)
 8003470:	f043 0301 	orr.w	r3, r3, #1
 8003474:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3730      	adds	r7, #48	@ 0x30
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	58024400 	.word	0x58024400
 8003484:	ffff0007 	.word	0xffff0007

08003488 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e19c      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800349c:	4b8a      	ldr	r3, [pc, #552]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 030f 	and.w	r3, r3, #15
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d910      	bls.n	80034cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034aa:	4b87      	ldr	r3, [pc, #540]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 020f 	bic.w	r2, r3, #15
 80034b2:	4985      	ldr	r1, [pc, #532]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ba:	4b83      	ldr	r3, [pc, #524]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d001      	beq.n	80034cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e184      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d010      	beq.n	80034fa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	691a      	ldr	r2, [r3, #16]
 80034dc:	4b7b      	ldr	r3, [pc, #492]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d908      	bls.n	80034fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80034e8:	4b78      	ldr	r3, [pc, #480]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	4975      	ldr	r1, [pc, #468]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d010      	beq.n	8003528 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695a      	ldr	r2, [r3, #20]
 800350a:	4b70      	ldr	r3, [pc, #448]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003512:	429a      	cmp	r2, r3
 8003514:	d908      	bls.n	8003528 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003516:	4b6d      	ldr	r3, [pc, #436]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	496a      	ldr	r1, [pc, #424]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003524:	4313      	orrs	r3, r2
 8003526:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0310 	and.w	r3, r3, #16
 8003530:	2b00      	cmp	r3, #0
 8003532:	d010      	beq.n	8003556 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	699a      	ldr	r2, [r3, #24]
 8003538:	4b64      	ldr	r3, [pc, #400]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003540:	429a      	cmp	r2, r3
 8003542:	d908      	bls.n	8003556 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003544:	4b61      	ldr	r3, [pc, #388]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	495e      	ldr	r1, [pc, #376]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003552:	4313      	orrs	r3, r2
 8003554:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b00      	cmp	r3, #0
 8003560:	d010      	beq.n	8003584 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69da      	ldr	r2, [r3, #28]
 8003566:	4b59      	ldr	r3, [pc, #356]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800356e:	429a      	cmp	r2, r3
 8003570:	d908      	bls.n	8003584 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003572:	4b56      	ldr	r3, [pc, #344]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	4953      	ldr	r1, [pc, #332]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003580:	4313      	orrs	r3, r2
 8003582:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d010      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	4b4d      	ldr	r3, [pc, #308]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	429a      	cmp	r2, r3
 800359e:	d908      	bls.n	80035b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035a0:	4b4a      	ldr	r3, [pc, #296]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	f023 020f 	bic.w	r2, r3, #15
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4947      	ldr	r1, [pc, #284]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d055      	beq.n	800366a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80035be:	4b43      	ldr	r3, [pc, #268]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	4940      	ldr	r1, [pc, #256]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d107      	bne.n	80035e8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035d8:	4b3c      	ldr	r3, [pc, #240]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d121      	bne.n	8003628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0f6      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d107      	bne.n	8003600 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035f0:	4b36      	ldr	r3, [pc, #216]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d115      	bne.n	8003628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e0ea      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d107      	bne.n	8003618 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003608:	4b30      	ldr	r3, [pc, #192]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003610:	2b00      	cmp	r3, #0
 8003612:	d109      	bne.n	8003628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e0de      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003618:	4b2c      	ldr	r3, [pc, #176]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0304 	and.w	r3, r3, #4
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e0d6      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003628:	4b28      	ldr	r3, [pc, #160]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	f023 0207 	bic.w	r2, r3, #7
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	4925      	ldr	r1, [pc, #148]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003636:	4313      	orrs	r3, r2
 8003638:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800363a:	f7fe f9f3 	bl	8001a24 <HAL_GetTick>
 800363e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003640:	e00a      	b.n	8003658 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003642:	f7fe f9ef 	bl	8001a24 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003650:	4293      	cmp	r3, r2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e0be      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003658:	4b1c      	ldr	r3, [pc, #112]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	429a      	cmp	r2, r3
 8003668:	d1eb      	bne.n	8003642 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d010      	beq.n	8003698 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	4b14      	ldr	r3, [pc, #80]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	429a      	cmp	r2, r3
 8003684:	d208      	bcs.n	8003698 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003686:	4b11      	ldr	r3, [pc, #68]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	f023 020f 	bic.w	r2, r3, #15
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	490e      	ldr	r1, [pc, #56]	@ (80036cc <HAL_RCC_ClockConfig+0x244>)
 8003694:	4313      	orrs	r3, r2
 8003696:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003698:	4b0b      	ldr	r3, [pc, #44]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 030f 	and.w	r3, r3, #15
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d214      	bcs.n	80036d0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036a6:	4b08      	ldr	r3, [pc, #32]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f023 020f 	bic.w	r2, r3, #15
 80036ae:	4906      	ldr	r1, [pc, #24]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b04      	ldr	r3, [pc, #16]	@ (80036c8 <HAL_RCC_ClockConfig+0x240>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d005      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e086      	b.n	80037d6 <HAL_RCC_ClockConfig+0x34e>
 80036c8:	52002000 	.word	0x52002000
 80036cc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d010      	beq.n	80036fe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	4b3f      	ldr	r3, [pc, #252]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d208      	bcs.n	80036fe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80036ec:	4b3c      	ldr	r3, [pc, #240]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	4939      	ldr	r1, [pc, #228]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d010      	beq.n	800372c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	695a      	ldr	r2, [r3, #20]
 800370e:	4b34      	ldr	r3, [pc, #208]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003716:	429a      	cmp	r2, r3
 8003718:	d208      	bcs.n	800372c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800371a:	4b31      	ldr	r3, [pc, #196]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	492e      	ldr	r1, [pc, #184]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 8003728:	4313      	orrs	r3, r2
 800372a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0310 	and.w	r3, r3, #16
 8003734:	2b00      	cmp	r3, #0
 8003736:	d010      	beq.n	800375a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	699a      	ldr	r2, [r3, #24]
 800373c:	4b28      	ldr	r3, [pc, #160]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003744:	429a      	cmp	r2, r3
 8003746:	d208      	bcs.n	800375a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003748:	4b25      	ldr	r3, [pc, #148]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	4922      	ldr	r1, [pc, #136]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 8003756:	4313      	orrs	r3, r2
 8003758:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0320 	and.w	r3, r3, #32
 8003762:	2b00      	cmp	r3, #0
 8003764:	d010      	beq.n	8003788 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	69da      	ldr	r2, [r3, #28]
 800376a:	4b1d      	ldr	r3, [pc, #116]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 800376c:	6a1b      	ldr	r3, [r3, #32]
 800376e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003772:	429a      	cmp	r2, r3
 8003774:	d208      	bcs.n	8003788 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003776:	4b1a      	ldr	r3, [pc, #104]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	4917      	ldr	r1, [pc, #92]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 8003784:	4313      	orrs	r3, r2
 8003786:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003788:	f000 f834 	bl	80037f4 <HAL_RCC_GetSysClockFreq>
 800378c:	4602      	mov	r2, r0
 800378e:	4b14      	ldr	r3, [pc, #80]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	0a1b      	lsrs	r3, r3, #8
 8003794:	f003 030f 	and.w	r3, r3, #15
 8003798:	4912      	ldr	r1, [pc, #72]	@ (80037e4 <HAL_RCC_ClockConfig+0x35c>)
 800379a:	5ccb      	ldrb	r3, [r1, r3]
 800379c:	f003 031f 	and.w	r3, r3, #31
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
 80037a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037a6:	4b0e      	ldr	r3, [pc, #56]	@ (80037e0 <HAL_RCC_ClockConfig+0x358>)
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	4a0d      	ldr	r2, [pc, #52]	@ (80037e4 <HAL_RCC_ClockConfig+0x35c>)
 80037b0:	5cd3      	ldrb	r3, [r2, r3]
 80037b2:	f003 031f 	and.w	r3, r3, #31
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	fa22 f303 	lsr.w	r3, r2, r3
 80037bc:	4a0a      	ldr	r2, [pc, #40]	@ (80037e8 <HAL_RCC_ClockConfig+0x360>)
 80037be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80037c0:	4a0a      	ldr	r2, [pc, #40]	@ (80037ec <HAL_RCC_ClockConfig+0x364>)
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80037c6:	4b0a      	ldr	r3, [pc, #40]	@ (80037f0 <HAL_RCC_ClockConfig+0x368>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fd fe80 	bl	80014d0 <HAL_InitTick>
 80037d0:	4603      	mov	r3, r0
 80037d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80037d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	58024400 	.word	0x58024400
 80037e4:	0800f770 	.word	0x0800f770
 80037e8:	24000004 	.word	0x24000004
 80037ec:	24000000 	.word	0x24000000
 80037f0:	24000008 	.word	0x24000008

080037f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b089      	sub	sp, #36	@ 0x24
 80037f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037fa:	4bb3      	ldr	r3, [pc, #716]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003802:	2b18      	cmp	r3, #24
 8003804:	f200 8155 	bhi.w	8003ab2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003808:	a201      	add	r2, pc, #4	@ (adr r2, 8003810 <HAL_RCC_GetSysClockFreq+0x1c>)
 800380a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800380e:	bf00      	nop
 8003810:	08003875 	.word	0x08003875
 8003814:	08003ab3 	.word	0x08003ab3
 8003818:	08003ab3 	.word	0x08003ab3
 800381c:	08003ab3 	.word	0x08003ab3
 8003820:	08003ab3 	.word	0x08003ab3
 8003824:	08003ab3 	.word	0x08003ab3
 8003828:	08003ab3 	.word	0x08003ab3
 800382c:	08003ab3 	.word	0x08003ab3
 8003830:	0800389b 	.word	0x0800389b
 8003834:	08003ab3 	.word	0x08003ab3
 8003838:	08003ab3 	.word	0x08003ab3
 800383c:	08003ab3 	.word	0x08003ab3
 8003840:	08003ab3 	.word	0x08003ab3
 8003844:	08003ab3 	.word	0x08003ab3
 8003848:	08003ab3 	.word	0x08003ab3
 800384c:	08003ab3 	.word	0x08003ab3
 8003850:	080038a1 	.word	0x080038a1
 8003854:	08003ab3 	.word	0x08003ab3
 8003858:	08003ab3 	.word	0x08003ab3
 800385c:	08003ab3 	.word	0x08003ab3
 8003860:	08003ab3 	.word	0x08003ab3
 8003864:	08003ab3 	.word	0x08003ab3
 8003868:	08003ab3 	.word	0x08003ab3
 800386c:	08003ab3 	.word	0x08003ab3
 8003870:	080038a7 	.word	0x080038a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003874:	4b94      	ldr	r3, [pc, #592]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0320 	and.w	r3, r3, #32
 800387c:	2b00      	cmp	r3, #0
 800387e:	d009      	beq.n	8003894 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003880:	4b91      	ldr	r3, [pc, #580]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	08db      	lsrs	r3, r3, #3
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	4a90      	ldr	r2, [pc, #576]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
 8003890:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003892:	e111      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003894:	4b8d      	ldr	r3, [pc, #564]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003896:	61bb      	str	r3, [r7, #24]
      break;
 8003898:	e10e      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800389a:	4b8d      	ldr	r3, [pc, #564]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800389c:	61bb      	str	r3, [r7, #24]
      break;
 800389e:	e10b      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80038a0:	4b8c      	ldr	r3, [pc, #560]	@ (8003ad4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80038a2:	61bb      	str	r3, [r7, #24]
      break;
 80038a4:	e108      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80038a6:	4b88      	ldr	r3, [pc, #544]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80038b0:	4b85      	ldr	r3, [pc, #532]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b4:	091b      	lsrs	r3, r3, #4
 80038b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80038bc:	4b82      	ldr	r3, [pc, #520]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80038c6:	4b80      	ldr	r3, [pc, #512]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ca:	08db      	lsrs	r3, r3, #3
 80038cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	fb02 f303 	mul.w	r3, r2, r3
 80038d6:	ee07 3a90 	vmov	s15, r3
 80038da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 80e1 	beq.w	8003aac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	f000 8083 	beq.w	80039f8 <HAL_RCC_GetSysClockFreq+0x204>
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	f200 80a1 	bhi.w	8003a3c <HAL_RCC_GetSysClockFreq+0x248>
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <HAL_RCC_GetSysClockFreq+0x114>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d056      	beq.n	80039b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003906:	e099      	b.n	8003a3c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003908:	4b6f      	ldr	r3, [pc, #444]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0320 	and.w	r3, r3, #32
 8003910:	2b00      	cmp	r3, #0
 8003912:	d02d      	beq.n	8003970 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003914:	4b6c      	ldr	r3, [pc, #432]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	08db      	lsrs	r3, r3, #3
 800391a:	f003 0303 	and.w	r3, r3, #3
 800391e:	4a6b      	ldr	r2, [pc, #428]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003920:	fa22 f303 	lsr.w	r3, r2, r3
 8003924:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	ee07 3a90 	vmov	s15, r3
 800392c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	ee07 3a90 	vmov	s15, r3
 8003936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800393a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800393e:	4b62      	ldr	r3, [pc, #392]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003946:	ee07 3a90 	vmov	s15, r3
 800394a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800394e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003952:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800395a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800395e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800396a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800396e:	e087      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	ee07 3a90 	vmov	s15, r3
 8003976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800397a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003adc <HAL_RCC_GetSysClockFreq+0x2e8>
 800397e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003982:	4b51      	ldr	r3, [pc, #324]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800398a:	ee07 3a90 	vmov	s15, r3
 800398e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003992:	ed97 6a02 	vldr	s12, [r7, #8]
 8003996:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800399a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800399e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039b2:	e065      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	ee07 3a90 	vmov	s15, r3
 80039ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003ae0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80039c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039c6:	4b40      	ldr	r3, [pc, #256]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80039da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039f6:	e043      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	ee07 3a90 	vmov	s15, r3
 80039fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a02:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003ae4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a12:	ee07 3a90 	vmov	s15, r3
 8003a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a1e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a3a:	e021      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	ee07 3a90 	vmov	s15, r3
 8003a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a46:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003ae0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a56:	ee07 3a90 	vmov	s15, r3
 8003a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a62:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003ad8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a7e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003a80:	4b11      	ldr	r3, [pc, #68]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a84:	0a5b      	lsrs	r3, r3, #9
 8003a86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	ee07 3a90 	vmov	s15, r3
 8003a94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a98:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003aa4:	ee17 3a90 	vmov	r3, s15
 8003aa8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003aaa:	e005      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61bb      	str	r3, [r7, #24]
      break;
 8003ab0:	e002      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003ab2:	4b07      	ldr	r3, [pc, #28]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003ab4:	61bb      	str	r3, [r7, #24]
      break;
 8003ab6:	bf00      	nop
  }

  return sysclockfreq;
 8003ab8:	69bb      	ldr	r3, [r7, #24]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3724      	adds	r7, #36	@ 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	58024400 	.word	0x58024400
 8003acc:	03d09000 	.word	0x03d09000
 8003ad0:	003d0900 	.word	0x003d0900
 8003ad4:	007a1200 	.word	0x007a1200
 8003ad8:	46000000 	.word	0x46000000
 8003adc:	4c742400 	.word	0x4c742400
 8003ae0:	4a742400 	.word	0x4a742400
 8003ae4:	4af42400 	.word	0x4af42400

08003ae8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003aee:	f7ff fe81 	bl	80037f4 <HAL_RCC_GetSysClockFreq>
 8003af2:	4602      	mov	r2, r0
 8003af4:	4b10      	ldr	r3, [pc, #64]	@ (8003b38 <HAL_RCC_GetHCLKFreq+0x50>)
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	0a1b      	lsrs	r3, r3, #8
 8003afa:	f003 030f 	and.w	r3, r3, #15
 8003afe:	490f      	ldr	r1, [pc, #60]	@ (8003b3c <HAL_RCC_GetHCLKFreq+0x54>)
 8003b00:	5ccb      	ldrb	r3, [r1, r3]
 8003b02:	f003 031f 	and.w	r3, r3, #31
 8003b06:	fa22 f303 	lsr.w	r3, r2, r3
 8003b0a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b38 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	f003 030f 	and.w	r3, r3, #15
 8003b14:	4a09      	ldr	r2, [pc, #36]	@ (8003b3c <HAL_RCC_GetHCLKFreq+0x54>)
 8003b16:	5cd3      	ldrb	r3, [r2, r3]
 8003b18:	f003 031f 	and.w	r3, r3, #31
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b22:	4a07      	ldr	r2, [pc, #28]	@ (8003b40 <HAL_RCC_GetHCLKFreq+0x58>)
 8003b24:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003b26:	4a07      	ldr	r2, [pc, #28]	@ (8003b44 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003b2c:	4b04      	ldr	r3, [pc, #16]	@ (8003b40 <HAL_RCC_GetHCLKFreq+0x58>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	58024400 	.word	0x58024400
 8003b3c:	0800f770 	.word	0x0800f770
 8003b40:	24000004 	.word	0x24000004
 8003b44:	24000000 	.word	0x24000000

08003b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003b4c:	f7ff ffcc 	bl	8003ae8 <HAL_RCC_GetHCLKFreq>
 8003b50:	4602      	mov	r2, r0
 8003b52:	4b06      	ldr	r3, [pc, #24]	@ (8003b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b54:	69db      	ldr	r3, [r3, #28]
 8003b56:	091b      	lsrs	r3, r3, #4
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	4904      	ldr	r1, [pc, #16]	@ (8003b70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b5e:	5ccb      	ldrb	r3, [r1, r3]
 8003b60:	f003 031f 	and.w	r3, r3, #31
 8003b64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	58024400 	.word	0x58024400
 8003b70:	0800f770 	.word	0x0800f770

08003b74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003b78:	f7ff ffb6 	bl	8003ae8 <HAL_RCC_GetHCLKFreq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4b06      	ldr	r3, [pc, #24]	@ (8003b98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	4904      	ldr	r1, [pc, #16]	@ (8003b9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b8a:	5ccb      	ldrb	r3, [r1, r3]
 8003b8c:	f003 031f 	and.w	r3, r3, #31
 8003b90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	58024400 	.word	0x58024400
 8003b9c:	0800f770 	.word	0x0800f770

08003ba0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	223f      	movs	r2, #63	@ 0x3f
 8003bae:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003bb0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c1c <HAL_RCC_GetClockConfig+0x7c>)
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	f003 0207 	and.w	r2, r3, #7
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003bbc:	4b17      	ldr	r3, [pc, #92]	@ (8003c1c <HAL_RCC_GetClockConfig+0x7c>)
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8003bc8:	4b14      	ldr	r3, [pc, #80]	@ (8003c1c <HAL_RCC_GetClockConfig+0x7c>)
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	f003 020f 	and.w	r2, r3, #15
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003bd4:	4b11      	ldr	r3, [pc, #68]	@ (8003c1c <HAL_RCC_GetClockConfig+0x7c>)
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003be0:	4b0e      	ldr	r3, [pc, #56]	@ (8003c1c <HAL_RCC_GetClockConfig+0x7c>)
 8003be2:	69db      	ldr	r3, [r3, #28]
 8003be4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003bec:	4b0b      	ldr	r3, [pc, #44]	@ (8003c1c <HAL_RCC_GetClockConfig+0x7c>)
 8003bee:	69db      	ldr	r3, [r3, #28]
 8003bf0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003bf8:	4b08      	ldr	r3, [pc, #32]	@ (8003c1c <HAL_RCC_GetClockConfig+0x7c>)
 8003bfa:	6a1b      	ldr	r3, [r3, #32]
 8003bfc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c04:	4b06      	ldr	r3, [pc, #24]	@ (8003c20 <HAL_RCC_GetClockConfig+0x80>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 020f 	and.w	r2, r3, #15
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	601a      	str	r2, [r3, #0]
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	58024400 	.word	0x58024400
 8003c20:	52002000 	.word	0x52002000

08003c24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c28:	b0ca      	sub	sp, #296	@ 0x128
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c36:	2300      	movs	r3, #0
 8003c38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c44:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003c48:	2500      	movs	r5, #0
 8003c4a:	ea54 0305 	orrs.w	r3, r4, r5
 8003c4e:	d049      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c5a:	d02f      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003c5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c60:	d828      	bhi.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c66:	d01a      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c6c:	d822      	bhi.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003c72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c76:	d007      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c78:	e01c      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c7a:	4bb8      	ldr	r3, [pc, #736]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7e:	4ab7      	ldr	r2, [pc, #732]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c86:	e01a      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	2102      	movs	r1, #2
 8003c90:	4618      	mov	r0, r3
 8003c92:	f001 fc8f 	bl	80055b4 <RCCEx_PLL2_Config>
 8003c96:	4603      	mov	r3, r0
 8003c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c9c:	e00f      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca2:	3328      	adds	r3, #40	@ 0x28
 8003ca4:	2102      	movs	r1, #2
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f001 fd36 	bl	8005718 <RCCEx_PLL3_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003cb2:	e004      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cba:	e000      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10a      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003cc6:	4ba5      	ldr	r3, [pc, #660]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cd4:	4aa1      	ldr	r2, [pc, #644]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cd6:	430b      	orrs	r3, r1
 8003cd8:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cda:	e003      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003cf0:	f04f 0900 	mov.w	r9, #0
 8003cf4:	ea58 0309 	orrs.w	r3, r8, r9
 8003cf8:	d047      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	d82a      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003d04:	a201      	add	r2, pc, #4	@ (adr r2, 8003d0c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0a:	bf00      	nop
 8003d0c:	08003d21 	.word	0x08003d21
 8003d10:	08003d2f 	.word	0x08003d2f
 8003d14:	08003d45 	.word	0x08003d45
 8003d18:	08003d63 	.word	0x08003d63
 8003d1c:	08003d63 	.word	0x08003d63
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d20:	4b8e      	ldr	r3, [pc, #568]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d24:	4a8d      	ldr	r2, [pc, #564]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d2c:	e01a      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d32:	3308      	adds	r3, #8
 8003d34:	2100      	movs	r1, #0
 8003d36:	4618      	mov	r0, r3
 8003d38:	f001 fc3c 	bl	80055b4 <RCCEx_PLL2_Config>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d42:	e00f      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d48:	3328      	adds	r3, #40	@ 0x28
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f001 fce3 	bl	8005718 <RCCEx_PLL3_Config>
 8003d52:	4603      	mov	r3, r0
 8003d54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d58:	e004      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d60:	e000      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003d62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10a      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d6c:	4b7b      	ldr	r3, [pc, #492]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d70:	f023 0107 	bic.w	r1, r3, #7
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7a:	4a78      	ldr	r2, [pc, #480]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d7c:	430b      	orrs	r3, r1
 8003d7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d80:	e003      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d92:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003d96:	f04f 0b00 	mov.w	fp, #0
 8003d9a:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d9e:	d04c      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003daa:	d030      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003dac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003db0:	d829      	bhi.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003db2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003db4:	d02d      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003db6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003db8:	d825      	bhi.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003dba:	2b80      	cmp	r3, #128	@ 0x80
 8003dbc:	d018      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003dbe:	2b80      	cmp	r3, #128	@ 0x80
 8003dc0:	d821      	bhi.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d002      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003dc6:	2b40      	cmp	r3, #64	@ 0x40
 8003dc8:	d007      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003dca:	e01c      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dcc:	4b63      	ldr	r3, [pc, #396]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd0:	4a62      	ldr	r2, [pc, #392]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003dd8:	e01c      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dde:	3308      	adds	r3, #8
 8003de0:	2100      	movs	r1, #0
 8003de2:	4618      	mov	r0, r3
 8003de4:	f001 fbe6 	bl	80055b4 <RCCEx_PLL2_Config>
 8003de8:	4603      	mov	r3, r0
 8003dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003dee:	e011      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df4:	3328      	adds	r3, #40	@ 0x28
 8003df6:	2100      	movs	r1, #0
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f001 fc8d 	bl	8005718 <RCCEx_PLL3_Config>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003e04:	e006      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e0c:	e002      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003e0e:	bf00      	nop
 8003e10:	e000      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003e12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d10a      	bne.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003e1c:	4b4f      	ldr	r3, [pc, #316]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e20:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2a:	4a4c      	ldr	r2, [pc, #304]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e30:	e003      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e42:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003e46:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003e50:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003e54:	460b      	mov	r3, r1
 8003e56:	4313      	orrs	r3, r2
 8003e58:	d053      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e66:	d035      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003e68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e6c:	d82e      	bhi.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e6e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e72:	d031      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003e74:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e78:	d828      	bhi.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e7e:	d01a      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003e80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e84:	d822      	bhi.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003e8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e8e:	d007      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003e90:	e01c      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e92:	4b32      	ldr	r3, [pc, #200]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e96:	4a31      	ldr	r2, [pc, #196]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e9e:	e01c      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea4:	3308      	adds	r3, #8
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f001 fb83 	bl	80055b4 <RCCEx_PLL2_Config>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003eb4:	e011      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eba:	3328      	adds	r3, #40	@ 0x28
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f001 fc2a 	bl	8005718 <RCCEx_PLL3_Config>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003eca:	e006      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ed2:	e002      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ed4:	bf00      	nop
 8003ed6:	e000      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ed8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10b      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ef4:	430b      	orrs	r3, r1
 8003ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ef8:	e003      	b.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003f0e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003f12:	2300      	movs	r3, #0
 8003f14:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003f18:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	d056      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003f2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f2e:	d038      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003f30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f34:	d831      	bhi.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f3a:	d034      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003f3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f40:	d82b      	bhi.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f46:	d01d      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003f48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f4c:	d825      	bhi.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d006      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003f52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f56:	d00a      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003f58:	e01f      	b.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f5a:	bf00      	nop
 8003f5c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f60:	4ba2      	ldr	r3, [pc, #648]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f64:	4aa1      	ldr	r2, [pc, #644]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f6c:	e01c      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f72:	3308      	adds	r3, #8
 8003f74:	2100      	movs	r1, #0
 8003f76:	4618      	mov	r0, r3
 8003f78:	f001 fb1c 	bl	80055b4 <RCCEx_PLL2_Config>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003f82:	e011      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f88:	3328      	adds	r3, #40	@ 0x28
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f001 fbc3 	bl	8005718 <RCCEx_PLL3_Config>
 8003f92:	4603      	mov	r3, r0
 8003f94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f98:	e006      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fa0:	e002      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003fa2:	bf00      	nop
 8003fa4:	e000      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003fa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10b      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003fb0:	4b8e      	ldr	r3, [pc, #568]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003fc0:	4a8a      	ldr	r2, [pc, #552]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fc2:	430b      	orrs	r3, r1
 8003fc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fc6:	e003      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003fdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003fe6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003fea:	460b      	mov	r3, r1
 8003fec:	4313      	orrs	r3, r2
 8003fee:	d03a      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ff6:	2b30      	cmp	r3, #48	@ 0x30
 8003ff8:	d01f      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003ffa:	2b30      	cmp	r3, #48	@ 0x30
 8003ffc:	d819      	bhi.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003ffe:	2b20      	cmp	r3, #32
 8004000:	d00c      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004002:	2b20      	cmp	r3, #32
 8004004:	d815      	bhi.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004006:	2b00      	cmp	r3, #0
 8004008:	d019      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800400a:	2b10      	cmp	r3, #16
 800400c:	d111      	bne.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800400e:	4b77      	ldr	r3, [pc, #476]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004012:	4a76      	ldr	r2, [pc, #472]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004014:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004018:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800401a:	e011      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800401c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004020:	3308      	adds	r3, #8
 8004022:	2102      	movs	r1, #2
 8004024:	4618      	mov	r0, r3
 8004026:	f001 fac5 	bl	80055b4 <RCCEx_PLL2_Config>
 800402a:	4603      	mov	r3, r0
 800402c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004030:	e006      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004038:	e002      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800403a:	bf00      	nop
 800403c:	e000      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800403e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10a      	bne.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004048:	4b68      	ldr	r3, [pc, #416]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800404a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004056:	4a65      	ldr	r2, [pc, #404]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004058:	430b      	orrs	r3, r1
 800405a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800405c:	e003      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800405e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004062:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004072:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004076:	2300      	movs	r3, #0
 8004078:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800407c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004080:	460b      	mov	r3, r1
 8004082:	4313      	orrs	r3, r2
 8004084:	d051      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800408c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004090:	d035      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004092:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004096:	d82e      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004098:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800409c:	d031      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800409e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040a2:	d828      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80040a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040a8:	d01a      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80040aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ae:	d822      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80040b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040b8:	d007      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80040ba:	e01c      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040bc:	4b4b      	ldr	r3, [pc, #300]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c0:	4a4a      	ldr	r2, [pc, #296]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040c8:	e01c      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ce:	3308      	adds	r3, #8
 80040d0:	2100      	movs	r1, #0
 80040d2:	4618      	mov	r0, r3
 80040d4:	f001 fa6e 	bl	80055b4 <RCCEx_PLL2_Config>
 80040d8:	4603      	mov	r3, r0
 80040da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040de:	e011      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e4:	3328      	adds	r3, #40	@ 0x28
 80040e6:	2100      	movs	r1, #0
 80040e8:	4618      	mov	r0, r3
 80040ea:	f001 fb15 	bl	8005718 <RCCEx_PLL3_Config>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040f4:	e006      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040fc:	e002      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80040fe:	bf00      	nop
 8004100:	e000      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004102:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004104:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004108:	2b00      	cmp	r3, #0
 800410a:	d10a      	bne.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800410c:	4b37      	ldr	r3, [pc, #220]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800410e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004110:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800411a:	4a34      	ldr	r2, [pc, #208]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800411c:	430b      	orrs	r3, r1
 800411e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004120:	e003      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800412a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004132:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004136:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800413a:	2300      	movs	r3, #0
 800413c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004140:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004144:	460b      	mov	r3, r1
 8004146:	4313      	orrs	r3, r2
 8004148:	d056      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800414a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004150:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004154:	d033      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004156:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800415a:	d82c      	bhi.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800415c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004160:	d02f      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004162:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004166:	d826      	bhi.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004168:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800416c:	d02b      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800416e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004172:	d820      	bhi.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004174:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004178:	d012      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800417a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800417e:	d81a      	bhi.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004180:	2b00      	cmp	r3, #0
 8004182:	d022      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004188:	d115      	bne.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800418a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418e:	3308      	adds	r3, #8
 8004190:	2101      	movs	r1, #1
 8004192:	4618      	mov	r0, r3
 8004194:	f001 fa0e 	bl	80055b4 <RCCEx_PLL2_Config>
 8004198:	4603      	mov	r3, r0
 800419a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800419e:	e015      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a4:	3328      	adds	r3, #40	@ 0x28
 80041a6:	2101      	movs	r1, #1
 80041a8:	4618      	mov	r0, r3
 80041aa:	f001 fab5 	bl	8005718 <RCCEx_PLL3_Config>
 80041ae:	4603      	mov	r3, r0
 80041b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80041b4:	e00a      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041bc:	e006      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041be:	bf00      	nop
 80041c0:	e004      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041c2:	bf00      	nop
 80041c4:	e002      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041c6:	bf00      	nop
 80041c8:	e000      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d10d      	bne.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80041d4:	4b05      	ldr	r3, [pc, #20]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80041dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041e2:	4a02      	ldr	r2, [pc, #8]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041e4:	430b      	orrs	r3, r1
 80041e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80041e8:	e006      	b.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80041ea:	bf00      	nop
 80041ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80041f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004200:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004204:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004208:	2300      	movs	r3, #0
 800420a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800420e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004212:	460b      	mov	r3, r1
 8004214:	4313      	orrs	r3, r2
 8004216:	d055      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004220:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004224:	d033      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004226:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800422a:	d82c      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800422c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004230:	d02f      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004236:	d826      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004238:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800423c:	d02b      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800423e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004242:	d820      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004248:	d012      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800424a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800424e:	d81a      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004250:	2b00      	cmp	r3, #0
 8004252:	d022      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004258:	d115      	bne.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800425a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425e:	3308      	adds	r3, #8
 8004260:	2101      	movs	r1, #1
 8004262:	4618      	mov	r0, r3
 8004264:	f001 f9a6 	bl	80055b4 <RCCEx_PLL2_Config>
 8004268:	4603      	mov	r3, r0
 800426a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800426e:	e015      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004274:	3328      	adds	r3, #40	@ 0x28
 8004276:	2101      	movs	r1, #1
 8004278:	4618      	mov	r0, r3
 800427a:	f001 fa4d 	bl	8005718 <RCCEx_PLL3_Config>
 800427e:	4603      	mov	r3, r0
 8004280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004284:	e00a      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800428c:	e006      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800428e:	bf00      	nop
 8004290:	e004      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004292:	bf00      	nop
 8004294:	e002      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004296:	bf00      	nop
 8004298:	e000      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800429a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800429c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d10b      	bne.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80042a4:	4ba3      	ldr	r3, [pc, #652]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042a8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80042ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80042b4:	4a9f      	ldr	r2, [pc, #636]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042b6:	430b      	orrs	r3, r1
 80042b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80042ba:	e003      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80042c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80042d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042d4:	2300      	movs	r3, #0
 80042d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80042da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042de:	460b      	mov	r3, r1
 80042e0:	4313      	orrs	r3, r2
 80042e2:	d037      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80042e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042ee:	d00e      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80042f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042f4:	d816      	bhi.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d018      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80042fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042fe:	d111      	bne.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004300:	4b8c      	ldr	r3, [pc, #560]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004304:	4a8b      	ldr	r2, [pc, #556]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004306:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800430a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800430c:	e00f      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	3308      	adds	r3, #8
 8004314:	2101      	movs	r1, #1
 8004316:	4618      	mov	r0, r3
 8004318:	f001 f94c 	bl	80055b4 <RCCEx_PLL2_Config>
 800431c:	4603      	mov	r3, r0
 800431e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004322:	e004      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800432a:	e000      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800432c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800432e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10a      	bne.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004336:	4b7f      	ldr	r3, [pc, #508]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800433e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004344:	4a7b      	ldr	r2, [pc, #492]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004346:	430b      	orrs	r3, r1
 8004348:	6513      	str	r3, [r2, #80]	@ 0x50
 800434a:	e003      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800434c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004350:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004360:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004364:	2300      	movs	r3, #0
 8004366:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800436a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800436e:	460b      	mov	r3, r1
 8004370:	4313      	orrs	r3, r2
 8004372:	d039      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800437a:	2b03      	cmp	r3, #3
 800437c:	d81c      	bhi.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800437e:	a201      	add	r2, pc, #4	@ (adr r2, 8004384 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004384:	080043c1 	.word	0x080043c1
 8004388:	08004395 	.word	0x08004395
 800438c:	080043a3 	.word	0x080043a3
 8004390:	080043c1 	.word	0x080043c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004394:	4b67      	ldr	r3, [pc, #412]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004398:	4a66      	ldr	r2, [pc, #408]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800439a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800439e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80043a0:	e00f      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a6:	3308      	adds	r3, #8
 80043a8:	2102      	movs	r1, #2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f001 f902 	bl	80055b4 <RCCEx_PLL2_Config>
 80043b0:	4603      	mov	r3, r0
 80043b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80043b6:	e004      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043be:	e000      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80043c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10a      	bne.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80043ca:	4b5a      	ldr	r3, [pc, #360]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ce:	f023 0103 	bic.w	r1, r3, #3
 80043d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d8:	4a56      	ldr	r2, [pc, #344]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043da:	430b      	orrs	r3, r1
 80043dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043de:	e003      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80043f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043f8:	2300      	movs	r3, #0
 80043fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004402:	460b      	mov	r3, r1
 8004404:	4313      	orrs	r3, r2
 8004406:	f000 809f 	beq.w	8004548 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800440a:	4b4b      	ldr	r3, [pc, #300]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a4a      	ldr	r2, [pc, #296]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004414:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004416:	f7fd fb05 	bl	8001a24 <HAL_GetTick>
 800441a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800441e:	e00b      	b.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004420:	f7fd fb00 	bl	8001a24 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b64      	cmp	r3, #100	@ 0x64
 800442e:	d903      	bls.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004436:	e005      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004438:	4b3f      	ldr	r3, [pc, #252]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0ed      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004448:	2b00      	cmp	r3, #0
 800444a:	d179      	bne.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800444c:	4b39      	ldr	r3, [pc, #228]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800444e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004454:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004458:	4053      	eors	r3, r2
 800445a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800445e:	2b00      	cmp	r3, #0
 8004460:	d015      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004462:	4b34      	ldr	r3, [pc, #208]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800446a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800446e:	4b31      	ldr	r3, [pc, #196]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004472:	4a30      	ldr	r2, [pc, #192]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004478:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800447a:	4b2e      	ldr	r3, [pc, #184]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800447c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447e:	4a2d      	ldr	r2, [pc, #180]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004480:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004484:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004486:	4a2b      	ldr	r2, [pc, #172]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004488:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800448c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800448e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004492:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004496:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800449a:	d118      	bne.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449c:	f7fd fac2 	bl	8001a24 <HAL_GetTick>
 80044a0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044a4:	e00d      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a6:	f7fd fabd 	bl	8001a24 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80044b0:	1ad2      	subs	r2, r2, r3
 80044b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d903      	bls.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80044c0:	e005      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0eb      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80044ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d129      	bne.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044e6:	d10e      	bne.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80044e8:	4b12      	ldr	r3, [pc, #72]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80044f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044f8:	091a      	lsrs	r2, r3, #4
 80044fa:	4b10      	ldr	r3, [pc, #64]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80044fc:	4013      	ands	r3, r2
 80044fe:	4a0d      	ldr	r2, [pc, #52]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004500:	430b      	orrs	r3, r1
 8004502:	6113      	str	r3, [r2, #16]
 8004504:	e005      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004506:	4b0b      	ldr	r3, [pc, #44]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	4a0a      	ldr	r2, [pc, #40]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800450c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004510:	6113      	str	r3, [r2, #16]
 8004512:	4b08      	ldr	r3, [pc, #32]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004514:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800451e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004522:	4a04      	ldr	r2, [pc, #16]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004524:	430b      	orrs	r3, r1
 8004526:	6713      	str	r3, [r2, #112]	@ 0x70
 8004528:	e00e      	b.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800452a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800452e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004532:	e009      	b.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004534:	58024400 	.word	0x58024400
 8004538:	58024800 	.word	0x58024800
 800453c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004540:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004544:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004550:	f002 0301 	and.w	r3, r2, #1
 8004554:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004558:	2300      	movs	r3, #0
 800455a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800455e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004562:	460b      	mov	r3, r1
 8004564:	4313      	orrs	r3, r2
 8004566:	f000 8089 	beq.w	800467c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800456a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004570:	2b28      	cmp	r3, #40	@ 0x28
 8004572:	d86b      	bhi.n	800464c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004574:	a201      	add	r2, pc, #4	@ (adr r2, 800457c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457a:	bf00      	nop
 800457c:	08004655 	.word	0x08004655
 8004580:	0800464d 	.word	0x0800464d
 8004584:	0800464d 	.word	0x0800464d
 8004588:	0800464d 	.word	0x0800464d
 800458c:	0800464d 	.word	0x0800464d
 8004590:	0800464d 	.word	0x0800464d
 8004594:	0800464d 	.word	0x0800464d
 8004598:	0800464d 	.word	0x0800464d
 800459c:	08004621 	.word	0x08004621
 80045a0:	0800464d 	.word	0x0800464d
 80045a4:	0800464d 	.word	0x0800464d
 80045a8:	0800464d 	.word	0x0800464d
 80045ac:	0800464d 	.word	0x0800464d
 80045b0:	0800464d 	.word	0x0800464d
 80045b4:	0800464d 	.word	0x0800464d
 80045b8:	0800464d 	.word	0x0800464d
 80045bc:	08004637 	.word	0x08004637
 80045c0:	0800464d 	.word	0x0800464d
 80045c4:	0800464d 	.word	0x0800464d
 80045c8:	0800464d 	.word	0x0800464d
 80045cc:	0800464d 	.word	0x0800464d
 80045d0:	0800464d 	.word	0x0800464d
 80045d4:	0800464d 	.word	0x0800464d
 80045d8:	0800464d 	.word	0x0800464d
 80045dc:	08004655 	.word	0x08004655
 80045e0:	0800464d 	.word	0x0800464d
 80045e4:	0800464d 	.word	0x0800464d
 80045e8:	0800464d 	.word	0x0800464d
 80045ec:	0800464d 	.word	0x0800464d
 80045f0:	0800464d 	.word	0x0800464d
 80045f4:	0800464d 	.word	0x0800464d
 80045f8:	0800464d 	.word	0x0800464d
 80045fc:	08004655 	.word	0x08004655
 8004600:	0800464d 	.word	0x0800464d
 8004604:	0800464d 	.word	0x0800464d
 8004608:	0800464d 	.word	0x0800464d
 800460c:	0800464d 	.word	0x0800464d
 8004610:	0800464d 	.word	0x0800464d
 8004614:	0800464d 	.word	0x0800464d
 8004618:	0800464d 	.word	0x0800464d
 800461c:	08004655 	.word	0x08004655
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004624:	3308      	adds	r3, #8
 8004626:	2101      	movs	r1, #1
 8004628:	4618      	mov	r0, r3
 800462a:	f000 ffc3 	bl	80055b4 <RCCEx_PLL2_Config>
 800462e:	4603      	mov	r3, r0
 8004630:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004634:	e00f      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463a:	3328      	adds	r3, #40	@ 0x28
 800463c:	2101      	movs	r1, #1
 800463e:	4618      	mov	r0, r3
 8004640:	f001 f86a 	bl	8005718 <RCCEx_PLL3_Config>
 8004644:	4603      	mov	r3, r0
 8004646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800464a:	e004      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004652:	e000      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004654:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10a      	bne.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800465e:	4bbf      	ldr	r3, [pc, #764]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004662:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800466a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800466c:	4abb      	ldr	r2, [pc, #748]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800466e:	430b      	orrs	r3, r1
 8004670:	6553      	str	r3, [r2, #84]	@ 0x54
 8004672:	e003      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004678:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800467c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004684:	f002 0302 	and.w	r3, r2, #2
 8004688:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800468c:	2300      	movs	r3, #0
 800468e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004692:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004696:	460b      	mov	r3, r1
 8004698:	4313      	orrs	r3, r2
 800469a:	d041      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800469c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046a2:	2b05      	cmp	r3, #5
 80046a4:	d824      	bhi.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80046a6:	a201      	add	r2, pc, #4	@ (adr r2, 80046ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80046a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ac:	080046f9 	.word	0x080046f9
 80046b0:	080046c5 	.word	0x080046c5
 80046b4:	080046db 	.word	0x080046db
 80046b8:	080046f9 	.word	0x080046f9
 80046bc:	080046f9 	.word	0x080046f9
 80046c0:	080046f9 	.word	0x080046f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c8:	3308      	adds	r3, #8
 80046ca:	2101      	movs	r1, #1
 80046cc:	4618      	mov	r0, r3
 80046ce:	f000 ff71 	bl	80055b4 <RCCEx_PLL2_Config>
 80046d2:	4603      	mov	r3, r0
 80046d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80046d8:	e00f      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046de:	3328      	adds	r3, #40	@ 0x28
 80046e0:	2101      	movs	r1, #1
 80046e2:	4618      	mov	r0, r3
 80046e4:	f001 f818 	bl	8005718 <RCCEx_PLL3_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80046ee:	e004      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046f6:	e000      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80046f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10a      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004702:	4b96      	ldr	r3, [pc, #600]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004706:	f023 0107 	bic.w	r1, r3, #7
 800470a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004710:	4a92      	ldr	r2, [pc, #584]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004712:	430b      	orrs	r3, r1
 8004714:	6553      	str	r3, [r2, #84]	@ 0x54
 8004716:	e003      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004728:	f002 0304 	and.w	r3, r2, #4
 800472c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004730:	2300      	movs	r3, #0
 8004732:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004736:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800473a:	460b      	mov	r3, r1
 800473c:	4313      	orrs	r3, r2
 800473e:	d044      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004744:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004748:	2b05      	cmp	r3, #5
 800474a:	d825      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800474c:	a201      	add	r2, pc, #4	@ (adr r2, 8004754 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800474e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004752:	bf00      	nop
 8004754:	080047a1 	.word	0x080047a1
 8004758:	0800476d 	.word	0x0800476d
 800475c:	08004783 	.word	0x08004783
 8004760:	080047a1 	.word	0x080047a1
 8004764:	080047a1 	.word	0x080047a1
 8004768:	080047a1 	.word	0x080047a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800476c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004770:	3308      	adds	r3, #8
 8004772:	2101      	movs	r1, #1
 8004774:	4618      	mov	r0, r3
 8004776:	f000 ff1d 	bl	80055b4 <RCCEx_PLL2_Config>
 800477a:	4603      	mov	r3, r0
 800477c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004780:	e00f      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004786:	3328      	adds	r3, #40	@ 0x28
 8004788:	2101      	movs	r1, #1
 800478a:	4618      	mov	r0, r3
 800478c:	f000 ffc4 	bl	8005718 <RCCEx_PLL3_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004796:	e004      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800479e:	e000      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80047a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10b      	bne.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047aa:	4b6c      	ldr	r3, [pc, #432]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ae:	f023 0107 	bic.w	r1, r3, #7
 80047b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ba:	4a68      	ldr	r2, [pc, #416]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047bc:	430b      	orrs	r3, r1
 80047be:	6593      	str	r3, [r2, #88]	@ 0x58
 80047c0:	e003      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d2:	f002 0320 	and.w	r3, r2, #32
 80047d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047da:	2300      	movs	r3, #0
 80047dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80047e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047e4:	460b      	mov	r3, r1
 80047e6:	4313      	orrs	r3, r2
 80047e8:	d055      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80047ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047f6:	d033      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80047f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047fc:	d82c      	bhi.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004802:	d02f      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004808:	d826      	bhi.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800480a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800480e:	d02b      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004810:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004814:	d820      	bhi.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004816:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800481a:	d012      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800481c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004820:	d81a      	bhi.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004822:	2b00      	cmp	r3, #0
 8004824:	d022      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004826:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800482a:	d115      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800482c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004830:	3308      	adds	r3, #8
 8004832:	2100      	movs	r1, #0
 8004834:	4618      	mov	r0, r3
 8004836:	f000 febd 	bl	80055b4 <RCCEx_PLL2_Config>
 800483a:	4603      	mov	r3, r0
 800483c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004840:	e015      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004846:	3328      	adds	r3, #40	@ 0x28
 8004848:	2102      	movs	r1, #2
 800484a:	4618      	mov	r0, r3
 800484c:	f000 ff64 	bl	8005718 <RCCEx_PLL3_Config>
 8004850:	4603      	mov	r3, r0
 8004852:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004856:	e00a      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800485e:	e006      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004860:	bf00      	nop
 8004862:	e004      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004864:	bf00      	nop
 8004866:	e002      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004868:	bf00      	nop
 800486a:	e000      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800486c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800486e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10b      	bne.n	800488e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004876:	4b39      	ldr	r3, [pc, #228]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800487a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800487e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004886:	4a35      	ldr	r2, [pc, #212]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004888:	430b      	orrs	r3, r1
 800488a:	6553      	str	r3, [r2, #84]	@ 0x54
 800488c:	e003      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800488e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80048a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80048a6:	2300      	movs	r3, #0
 80048a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80048ac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80048b0:	460b      	mov	r3, r1
 80048b2:	4313      	orrs	r3, r2
 80048b4:	d058      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80048b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80048c2:	d033      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80048c4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80048c8:	d82c      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80048ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ce:	d02f      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80048d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048d4:	d826      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80048d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048da:	d02b      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80048dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048e0:	d820      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80048e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048e6:	d012      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80048e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048ec:	d81a      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d022      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80048f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048f6:	d115      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fc:	3308      	adds	r3, #8
 80048fe:	2100      	movs	r1, #0
 8004900:	4618      	mov	r0, r3
 8004902:	f000 fe57 	bl	80055b4 <RCCEx_PLL2_Config>
 8004906:	4603      	mov	r3, r0
 8004908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800490c:	e015      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800490e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004912:	3328      	adds	r3, #40	@ 0x28
 8004914:	2102      	movs	r1, #2
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fefe 	bl	8005718 <RCCEx_PLL3_Config>
 800491c:	4603      	mov	r3, r0
 800491e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004922:	e00a      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800492a:	e006      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800492c:	bf00      	nop
 800492e:	e004      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004930:	bf00      	nop
 8004932:	e002      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004934:	bf00      	nop
 8004936:	e000      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800493a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10e      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004942:	4b06      	ldr	r3, [pc, #24]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004946:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800494a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004952:	4a02      	ldr	r2, [pc, #8]	@ (800495c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004954:	430b      	orrs	r3, r1
 8004956:	6593      	str	r3, [r2, #88]	@ 0x58
 8004958:	e006      	b.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800495a:	bf00      	nop
 800495c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004964:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004970:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004974:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004978:	2300      	movs	r3, #0
 800497a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800497e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004982:	460b      	mov	r3, r1
 8004984:	4313      	orrs	r3, r2
 8004986:	d055      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004990:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004994:	d033      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004996:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800499a:	d82c      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800499c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049a0:	d02f      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80049a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049a6:	d826      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80049a8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80049ac:	d02b      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80049ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80049b2:	d820      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80049b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049b8:	d012      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80049ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049be:	d81a      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d022      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80049c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049c8:	d115      	bne.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ce:	3308      	adds	r3, #8
 80049d0:	2100      	movs	r1, #0
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 fdee 	bl	80055b4 <RCCEx_PLL2_Config>
 80049d8:	4603      	mov	r3, r0
 80049da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80049de:	e015      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e4:	3328      	adds	r3, #40	@ 0x28
 80049e6:	2102      	movs	r1, #2
 80049e8:	4618      	mov	r0, r3
 80049ea:	f000 fe95 	bl	8005718 <RCCEx_PLL3_Config>
 80049ee:	4603      	mov	r3, r0
 80049f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80049f4:	e00a      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049fc:	e006      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80049fe:	bf00      	nop
 8004a00:	e004      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004a02:	bf00      	nop
 8004a04:	e002      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004a06:	bf00      	nop
 8004a08:	e000      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10b      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004a14:	4ba1      	ldr	r3, [pc, #644]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a18:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a24:	4a9d      	ldr	r2, [pc, #628]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a26:	430b      	orrs	r3, r1
 8004a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a2a:	e003      	b.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3c:	f002 0308 	and.w	r3, r2, #8
 8004a40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a44:	2300      	movs	r3, #0
 8004a46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a4a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4313      	orrs	r3, r2
 8004a52:	d01e      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a60:	d10c      	bne.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a66:	3328      	adds	r3, #40	@ 0x28
 8004a68:	2102      	movs	r1, #2
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 fe54 	bl	8005718 <RCCEx_PLL3_Config>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d002      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004a7c:	4b87      	ldr	r3, [pc, #540]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a80:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a8c:	4a83      	ldr	r2, [pc, #524]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a8e:	430b      	orrs	r3, r1
 8004a90:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9a:	f002 0310 	and.w	r3, r2, #16
 8004a9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004aa8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004aac:	460b      	mov	r3, r1
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	d01e      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004aba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004abe:	d10c      	bne.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac4:	3328      	adds	r3, #40	@ 0x28
 8004ac6:	2102      	movs	r1, #2
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f000 fe25 	bl	8005718 <RCCEx_PLL3_Config>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d002      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ada:	4b70      	ldr	r3, [pc, #448]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ade:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004aea:	4a6c      	ldr	r2, [pc, #432]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004aec:	430b      	orrs	r3, r1
 8004aee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004afc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b00:	2300      	movs	r3, #0
 8004b02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b06:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	d03e      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b1c:	d022      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004b1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b22:	d81b      	bhi.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d003      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b2c:	d00b      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004b2e:	e015      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b34:	3308      	adds	r3, #8
 8004b36:	2100      	movs	r1, #0
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f000 fd3b 	bl	80055b4 <RCCEx_PLL2_Config>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b44:	e00f      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4a:	3328      	adds	r3, #40	@ 0x28
 8004b4c:	2102      	movs	r1, #2
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fde2 	bl	8005718 <RCCEx_PLL3_Config>
 8004b54:	4603      	mov	r3, r0
 8004b56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b5a:	e004      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b62:	e000      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004b64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10b      	bne.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b6e:	4b4b      	ldr	r3, [pc, #300]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b72:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b7e:	4a47      	ldr	r2, [pc, #284]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b80:	430b      	orrs	r3, r1
 8004b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b84:	e003      	b.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b96:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004b9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ba0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	d03b      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bb6:	d01f      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004bb8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bbc:	d818      	bhi.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bc2:	d003      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004bc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bc8:	d007      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004bca:	e011      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bcc:	4b33      	ldr	r3, [pc, #204]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd0:	4a32      	ldr	r2, [pc, #200]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004bd8:	e00f      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bde:	3328      	adds	r3, #40	@ 0x28
 8004be0:	2101      	movs	r1, #1
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 fd98 	bl	8005718 <RCCEx_PLL3_Config>
 8004be8:	4603      	mov	r3, r0
 8004bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004bee:	e004      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bf6:	e000      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004bf8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10b      	bne.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c02:	4b26      	ldr	r3, [pc, #152]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c12:	4a22      	ldr	r2, [pc, #136]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c14:	430b      	orrs	r3, r1
 8004c16:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c18:	e003      	b.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004c2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c30:	2300      	movs	r3, #0
 8004c32:	677b      	str	r3, [r7, #116]	@ 0x74
 8004c34:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	d034      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d003      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004c48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c4c:	d007      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004c4e:	e011      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c50:	4b12      	ldr	r3, [pc, #72]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c54:	4a11      	ldr	r2, [pc, #68]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c5c:	e00e      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c62:	3308      	adds	r3, #8
 8004c64:	2102      	movs	r1, #2
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 fca4 	bl	80055b4 <RCCEx_PLL2_Config>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c72:	e003      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10d      	bne.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004c84:	4b05      	ldr	r3, [pc, #20]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c92:	4a02      	ldr	r2, [pc, #8]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c94:	430b      	orrs	r3, r1
 8004c96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c98:	e006      	b.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004c9a:	bf00      	nop
 8004c9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004cb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004cba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	d00c      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc8:	3328      	adds	r3, #40	@ 0x28
 8004cca:	2102      	movs	r1, #2
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f000 fd23 	bl	8005718 <RCCEx_PLL3_Config>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004cea:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cec:	2300      	movs	r3, #0
 8004cee:	667b      	str	r3, [r7, #100]	@ 0x64
 8004cf0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	d038      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d06:	d018      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004d08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d0c:	d811      	bhi.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004d0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d12:	d014      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004d14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d18:	d80b      	bhi.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d011      	beq.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d22:	d106      	bne.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d24:	4bc3      	ldr	r3, [pc, #780]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d28:	4ac2      	ldr	r2, [pc, #776]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004d30:	e008      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d38:	e004      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004d3a:	bf00      	nop
 8004d3c:	e002      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004d3e:	bf00      	nop
 8004d40:	e000      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004d42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d10b      	bne.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d4c:	4bb9      	ldr	r3, [pc, #740]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d50:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d5c:	4ab5      	ldr	r2, [pc, #724]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d5e:	430b      	orrs	r3, r1
 8004d60:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d62:	e003      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d74:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004d78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d7e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004d82:	460b      	mov	r3, r1
 8004d84:	4313      	orrs	r3, r2
 8004d86:	d009      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d88:	4baa      	ldr	r3, [pc, #680]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d8c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d96:	4aa7      	ldr	r2, [pc, #668]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d98:	430b      	orrs	r3, r1
 8004d9a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004da8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004daa:	2300      	movs	r3, #0
 8004dac:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004db2:	460b      	mov	r3, r1
 8004db4:	4313      	orrs	r3, r2
 8004db6:	d00a      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004db8:	4b9e      	ldr	r3, [pc, #632]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004dc8:	4a9a      	ldr	r2, [pc, #616]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dca:	430b      	orrs	r3, r1
 8004dcc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004dda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ddc:	2300      	movs	r3, #0
 8004dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004de0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004de4:	460b      	mov	r3, r1
 8004de6:	4313      	orrs	r3, r2
 8004de8:	d009      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004dea:	4b92      	ldr	r3, [pc, #584]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004df8:	4a8e      	ldr	r2, [pc, #568]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dfa:	430b      	orrs	r3, r1
 8004dfc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e06:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004e0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e10:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004e14:	460b      	mov	r3, r1
 8004e16:	4313      	orrs	r3, r2
 8004e18:	d00e      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e1a:	4b86      	ldr	r3, [pc, #536]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	4a85      	ldr	r2, [pc, #532]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e20:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004e24:	6113      	str	r3, [r2, #16]
 8004e26:	4b83      	ldr	r3, [pc, #524]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e28:	6919      	ldr	r1, [r3, #16]
 8004e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e2e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e32:	4a80      	ldr	r2, [pc, #512]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e34:	430b      	orrs	r3, r1
 8004e36:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e40:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004e44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e46:	2300      	movs	r3, #0
 8004e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e4a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4313      	orrs	r3, r2
 8004e52:	d009      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004e54:	4b77      	ldr	r3, [pc, #476]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e58:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e62:	4a74      	ldr	r2, [pc, #464]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e64:	430b      	orrs	r3, r1
 8004e66:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e70:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004e74:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e76:	2300      	movs	r3, #0
 8004e78:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e7a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4313      	orrs	r3, r2
 8004e82:	d00a      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e84:	4b6b      	ldr	r3, [pc, #428]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e88:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e94:	4a67      	ldr	r2, [pc, #412]	@ (8005034 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e96:	430b      	orrs	r3, r1
 8004e98:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	d011      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eba:	3308      	adds	r3, #8
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 fb78 	bl	80055b4 <RCCEx_PLL2_Config>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	6239      	str	r1, [r7, #32]
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	d011      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efa:	3308      	adds	r3, #8
 8004efc:	2101      	movs	r1, #1
 8004efe:	4618      	mov	r0, r3
 8004f00:	f000 fb58 	bl	80055b4 <RCCEx_PLL2_Config>
 8004f04:	4603      	mov	r3, r0
 8004f06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f22:	2100      	movs	r1, #0
 8004f24:	61b9      	str	r1, [r7, #24]
 8004f26:	f003 0304 	and.w	r3, r3, #4
 8004f2a:	61fb      	str	r3, [r7, #28]
 8004f2c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004f30:	460b      	mov	r3, r1
 8004f32:	4313      	orrs	r3, r2
 8004f34:	d011      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3a:	3308      	adds	r3, #8
 8004f3c:	2102      	movs	r1, #2
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f000 fb38 	bl	80055b4 <RCCEx_PLL2_Config>
 8004f44:	4603      	mov	r3, r0
 8004f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f62:	2100      	movs	r1, #0
 8004f64:	6139      	str	r1, [r7, #16]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f70:	460b      	mov	r3, r1
 8004f72:	4313      	orrs	r3, r2
 8004f74:	d011      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7a:	3328      	adds	r3, #40	@ 0x28
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 fbca 	bl	8005718 <RCCEx_PLL3_Config>
 8004f84:	4603      	mov	r3, r0
 8004f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004f8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	f003 0310 	and.w	r3, r3, #16
 8004faa:	60fb      	str	r3, [r7, #12]
 8004fac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	d011      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fba:	3328      	adds	r3, #40	@ 0x28
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fbaa 	bl	8005718 <RCCEx_PLL3_Config>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004fca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	6039      	str	r1, [r7, #0]
 8004fe6:	f003 0320 	and.w	r3, r3, #32
 8004fea:	607b      	str	r3, [r7, #4]
 8004fec:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	d011      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ffa:	3328      	adds	r3, #40	@ 0x28
 8004ffc:	2102      	movs	r1, #2
 8004ffe:	4618      	mov	r0, r3
 8005000:	f000 fb8a 	bl	8005718 <RCCEx_PLL3_Config>
 8005004:	4603      	mov	r3, r0
 8005006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800500a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005016:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800501a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005022:	2300      	movs	r3, #0
 8005024:	e000      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
}
 8005028:	4618      	mov	r0, r3
 800502a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800502e:	46bd      	mov	sp, r7
 8005030:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005034:	58024400 	.word	0x58024400

08005038 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800503c:	f7fe fd54 	bl	8003ae8 <HAL_RCC_GetHCLKFreq>
 8005040:	4602      	mov	r2, r0
 8005042:	4b06      	ldr	r3, [pc, #24]	@ (800505c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	091b      	lsrs	r3, r3, #4
 8005048:	f003 0307 	and.w	r3, r3, #7
 800504c:	4904      	ldr	r1, [pc, #16]	@ (8005060 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800504e:	5ccb      	ldrb	r3, [r1, r3]
 8005050:	f003 031f 	and.w	r3, r3, #31
 8005054:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005058:	4618      	mov	r0, r3
 800505a:	bd80      	pop	{r7, pc}
 800505c:	58024400 	.word	0x58024400
 8005060:	0800f770 	.word	0x0800f770

08005064 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005064:	b480      	push	{r7}
 8005066:	b089      	sub	sp, #36	@ 0x24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800506c:	4ba1      	ldr	r3, [pc, #644]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800506e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005070:	f003 0303 	and.w	r3, r3, #3
 8005074:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005076:	4b9f      	ldr	r3, [pc, #636]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507a:	0b1b      	lsrs	r3, r3, #12
 800507c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005080:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005082:	4b9c      	ldr	r3, [pc, #624]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005086:	091b      	lsrs	r3, r3, #4
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800508e:	4b99      	ldr	r3, [pc, #612]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005092:	08db      	lsrs	r3, r3, #3
 8005094:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	fb02 f303 	mul.w	r3, r2, r3
 800509e:	ee07 3a90 	vmov	s15, r3
 80050a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f000 8111 	beq.w	80052d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	f000 8083 	beq.w	80051c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	2b02      	cmp	r3, #2
 80050be:	f200 80a1 	bhi.w	8005204 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d056      	beq.n	800517c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80050ce:	e099      	b.n	8005204 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80050d0:	4b88      	ldr	r3, [pc, #544]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0320 	and.w	r3, r3, #32
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d02d      	beq.n	8005138 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80050dc:	4b85      	ldr	r3, [pc, #532]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	08db      	lsrs	r3, r3, #3
 80050e2:	f003 0303 	and.w	r3, r3, #3
 80050e6:	4a84      	ldr	r2, [pc, #528]	@ (80052f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80050e8:	fa22 f303 	lsr.w	r3, r2, r3
 80050ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	ee07 3a90 	vmov	s15, r3
 80050f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	ee07 3a90 	vmov	s15, r3
 80050fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005106:	4b7b      	ldr	r3, [pc, #492]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800510e:	ee07 3a90 	vmov	s15, r3
 8005112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005116:	ed97 6a03 	vldr	s12, [r7, #12]
 800511a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80052fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800511e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800512a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800512e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005132:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005136:	e087      	b.n	8005248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	ee07 3a90 	vmov	s15, r3
 800513e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005142:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005300 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800514a:	4b6a      	ldr	r3, [pc, #424]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800514c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005152:	ee07 3a90 	vmov	s15, r3
 8005156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800515a:	ed97 6a03 	vldr	s12, [r7, #12]
 800515e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80052fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800516a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800516e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005176:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800517a:	e065      	b.n	8005248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	ee07 3a90 	vmov	s15, r3
 8005182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005186:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005304 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800518a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800518e:	4b59      	ldr	r3, [pc, #356]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005196:	ee07 3a90 	vmov	s15, r3
 800519a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800519e:	ed97 6a03 	vldr	s12, [r7, #12]
 80051a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80052fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051be:	e043      	b.n	8005248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	ee07 3a90 	vmov	s15, r3
 80051c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005308 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80051ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051d2:	4b48      	ldr	r3, [pc, #288]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051da:	ee07 3a90 	vmov	s15, r3
 80051de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80051e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80052fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005202:	e021      	b.n	8005248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	ee07 3a90 	vmov	s15, r3
 800520a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800520e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005304 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005212:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005216:	4b37      	ldr	r3, [pc, #220]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800521e:	ee07 3a90 	vmov	s15, r3
 8005222:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005226:	ed97 6a03 	vldr	s12, [r7, #12]
 800522a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80052fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800522e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005232:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005236:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800523a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800523e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005242:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005246:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005248:	4b2a      	ldr	r3, [pc, #168]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800524a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524c:	0a5b      	lsrs	r3, r3, #9
 800524e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005252:	ee07 3a90 	vmov	s15, r3
 8005256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800525a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800525e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005262:	edd7 6a07 	vldr	s13, [r7, #28]
 8005266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800526a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800526e:	ee17 2a90 	vmov	r2, s15
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005276:	4b1f      	ldr	r3, [pc, #124]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527a:	0c1b      	lsrs	r3, r3, #16
 800527c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005280:	ee07 3a90 	vmov	s15, r3
 8005284:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005288:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800528c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005290:	edd7 6a07 	vldr	s13, [r7, #28]
 8005294:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005298:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800529c:	ee17 2a90 	vmov	r2, s15
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80052a4:	4b13      	ldr	r3, [pc, #76]	@ (80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a8:	0e1b      	lsrs	r3, r3, #24
 80052aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ae:	ee07 3a90 	vmov	s15, r3
 80052b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052be:	edd7 6a07 	vldr	s13, [r7, #28]
 80052c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052ca:	ee17 2a90 	vmov	r2, s15
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80052d2:	e008      	b.n	80052e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	609a      	str	r2, [r3, #8]
}
 80052e6:	bf00      	nop
 80052e8:	3724      	adds	r7, #36	@ 0x24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	58024400 	.word	0x58024400
 80052f8:	03d09000 	.word	0x03d09000
 80052fc:	46000000 	.word	0x46000000
 8005300:	4c742400 	.word	0x4c742400
 8005304:	4a742400 	.word	0x4a742400
 8005308:	4af42400 	.word	0x4af42400

0800530c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800530c:	b480      	push	{r7}
 800530e:	b089      	sub	sp, #36	@ 0x24
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005314:	4ba1      	ldr	r3, [pc, #644]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005318:	f003 0303 	and.w	r3, r3, #3
 800531c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800531e:	4b9f      	ldr	r3, [pc, #636]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005322:	0d1b      	lsrs	r3, r3, #20
 8005324:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005328:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800532a:	4b9c      	ldr	r3, [pc, #624]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800532c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800532e:	0a1b      	lsrs	r3, r3, #8
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005336:	4b99      	ldr	r3, [pc, #612]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533a:	08db      	lsrs	r3, r3, #3
 800533c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	fb02 f303 	mul.w	r3, r2, r3
 8005346:	ee07 3a90 	vmov	s15, r3
 800534a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800534e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 8111 	beq.w	800557c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	2b02      	cmp	r3, #2
 800535e:	f000 8083 	beq.w	8005468 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	2b02      	cmp	r3, #2
 8005366:	f200 80a1 	bhi.w	80054ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d003      	beq.n	8005378 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d056      	beq.n	8005424 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005376:	e099      	b.n	80054ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005378:	4b88      	ldr	r3, [pc, #544]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0320 	and.w	r3, r3, #32
 8005380:	2b00      	cmp	r3, #0
 8005382:	d02d      	beq.n	80053e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005384:	4b85      	ldr	r3, [pc, #532]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	08db      	lsrs	r3, r3, #3
 800538a:	f003 0303 	and.w	r3, r3, #3
 800538e:	4a84      	ldr	r2, [pc, #528]	@ (80055a0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005390:	fa22 f303 	lsr.w	r3, r2, r3
 8005394:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	ee07 3a90 	vmov	s15, r3
 800539c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	ee07 3a90 	vmov	s15, r3
 80053a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053ae:	4b7b      	ldr	r3, [pc, #492]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b6:	ee07 3a90 	vmov	s15, r3
 80053ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053be:	ed97 6a03 	vldr	s12, [r7, #12]
 80053c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80055a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80053de:	e087      	b.n	80054f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	ee07 3a90 	vmov	s15, r3
 80053e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80055a8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80053ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053f2:	4b6a      	ldr	r3, [pc, #424]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053fa:	ee07 3a90 	vmov	s15, r3
 80053fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005402:	ed97 6a03 	vldr	s12, [r7, #12]
 8005406:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80055a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800540a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800540e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005412:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800541a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800541e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005422:	e065      	b.n	80054f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	ee07 3a90 	vmov	s15, r3
 800542a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800542e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80055ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005436:	4b59      	ldr	r3, [pc, #356]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800543e:	ee07 3a90 	vmov	s15, r3
 8005442:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005446:	ed97 6a03 	vldr	s12, [r7, #12]
 800544a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80055a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800544e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005452:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800545a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800545e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005462:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005466:	e043      	b.n	80054f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	ee07 3a90 	vmov	s15, r3
 800546e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005472:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80055b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800547a:	4b48      	ldr	r3, [pc, #288]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800547c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005482:	ee07 3a90 	vmov	s15, r3
 8005486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800548a:	ed97 6a03 	vldr	s12, [r7, #12]
 800548e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80055a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800549a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800549e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054aa:	e021      	b.n	80054f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	ee07 3a90 	vmov	s15, r3
 80054b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80055ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80054ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054be:	4b37      	ldr	r3, [pc, #220]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054c6:	ee07 3a90 	vmov	s15, r3
 80054ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80054d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80055a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80054f0:	4b2a      	ldr	r3, [pc, #168]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f4:	0a5b      	lsrs	r3, r3, #9
 80054f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054fa:	ee07 3a90 	vmov	s15, r3
 80054fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005502:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005506:	ee37 7a87 	vadd.f32	s14, s15, s14
 800550a:	edd7 6a07 	vldr	s13, [r7, #28]
 800550e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005516:	ee17 2a90 	vmov	r2, s15
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800551e:	4b1f      	ldr	r3, [pc, #124]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005522:	0c1b      	lsrs	r3, r3, #16
 8005524:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005528:	ee07 3a90 	vmov	s15, r3
 800552c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005530:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005534:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005538:	edd7 6a07 	vldr	s13, [r7, #28]
 800553c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005544:	ee17 2a90 	vmov	r2, s15
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800554c:	4b13      	ldr	r3, [pc, #76]	@ (800559c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800554e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005550:	0e1b      	lsrs	r3, r3, #24
 8005552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005556:	ee07 3a90 	vmov	s15, r3
 800555a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800555e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005562:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005566:	edd7 6a07 	vldr	s13, [r7, #28]
 800556a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800556e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005572:	ee17 2a90 	vmov	r2, s15
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800557a:	e008      	b.n	800558e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	609a      	str	r2, [r3, #8]
}
 800558e:	bf00      	nop
 8005590:	3724      	adds	r7, #36	@ 0x24
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	58024400 	.word	0x58024400
 80055a0:	03d09000 	.word	0x03d09000
 80055a4:	46000000 	.word	0x46000000
 80055a8:	4c742400 	.word	0x4c742400
 80055ac:	4a742400 	.word	0x4a742400
 80055b0:	4af42400 	.word	0x4af42400

080055b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055be:	2300      	movs	r3, #0
 80055c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055c2:	4b53      	ldr	r3, [pc, #332]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80055c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	2b03      	cmp	r3, #3
 80055cc:	d101      	bne.n	80055d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e099      	b.n	8005706 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80055d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a4e      	ldr	r2, [pc, #312]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80055d8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80055dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055de:	f7fc fa21 	bl	8001a24 <HAL_GetTick>
 80055e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80055e4:	e008      	b.n	80055f8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80055e6:	f7fc fa1d 	bl	8001a24 <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d901      	bls.n	80055f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80055f4:	2303      	movs	r3, #3
 80055f6:	e086      	b.n	8005706 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80055f8:	4b45      	ldr	r3, [pc, #276]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1f0      	bne.n	80055e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005604:	4b42      	ldr	r3, [pc, #264]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005608:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	031b      	lsls	r3, r3, #12
 8005612:	493f      	ldr	r1, [pc, #252]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005614:	4313      	orrs	r3, r2
 8005616:	628b      	str	r3, [r1, #40]	@ 0x28
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	3b01      	subs	r3, #1
 800561e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	3b01      	subs	r3, #1
 8005628:	025b      	lsls	r3, r3, #9
 800562a:	b29b      	uxth	r3, r3
 800562c:	431a      	orrs	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	3b01      	subs	r3, #1
 8005634:	041b      	lsls	r3, r3, #16
 8005636:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800563a:	431a      	orrs	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	3b01      	subs	r3, #1
 8005642:	061b      	lsls	r3, r3, #24
 8005644:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005648:	4931      	ldr	r1, [pc, #196]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 800564a:	4313      	orrs	r3, r2
 800564c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800564e:	4b30      	ldr	r3, [pc, #192]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005652:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	492d      	ldr	r1, [pc, #180]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 800565c:	4313      	orrs	r3, r2
 800565e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005660:	4b2b      	ldr	r3, [pc, #172]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005664:	f023 0220 	bic.w	r2, r3, #32
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	4928      	ldr	r1, [pc, #160]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 800566e:	4313      	orrs	r3, r2
 8005670:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005672:	4b27      	ldr	r3, [pc, #156]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005676:	4a26      	ldr	r2, [pc, #152]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005678:	f023 0310 	bic.w	r3, r3, #16
 800567c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800567e:	4b24      	ldr	r3, [pc, #144]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005680:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005682:	4b24      	ldr	r3, [pc, #144]	@ (8005714 <RCCEx_PLL2_Config+0x160>)
 8005684:	4013      	ands	r3, r2
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	69d2      	ldr	r2, [r2, #28]
 800568a:	00d2      	lsls	r2, r2, #3
 800568c:	4920      	ldr	r1, [pc, #128]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 800568e:	4313      	orrs	r3, r2
 8005690:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005692:	4b1f      	ldr	r3, [pc, #124]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005696:	4a1e      	ldr	r2, [pc, #120]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 8005698:	f043 0310 	orr.w	r3, r3, #16
 800569c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d106      	bne.n	80056b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80056a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a8:	4a19      	ldr	r2, [pc, #100]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80056ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056b0:	e00f      	b.n	80056d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d106      	bne.n	80056c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80056b8:	4b15      	ldr	r3, [pc, #84]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056bc:	4a14      	ldr	r2, [pc, #80]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056c4:	e005      	b.n	80056d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80056c6:	4b12      	ldr	r3, [pc, #72]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ca:	4a11      	ldr	r2, [pc, #68]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80056d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80056d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a0e      	ldr	r2, [pc, #56]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056de:	f7fc f9a1 	bl	8001a24 <HAL_GetTick>
 80056e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80056e4:	e008      	b.n	80056f8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80056e6:	f7fc f99d 	bl	8001a24 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d901      	bls.n	80056f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e006      	b.n	8005706 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80056f8:	4b05      	ldr	r3, [pc, #20]	@ (8005710 <RCCEx_PLL2_Config+0x15c>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d0f0      	beq.n	80056e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005704:	7bfb      	ldrb	r3, [r7, #15]
}
 8005706:	4618      	mov	r0, r3
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	58024400 	.word	0x58024400
 8005714:	ffff0007 	.word	0xffff0007

08005718 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005722:	2300      	movs	r3, #0
 8005724:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005726:	4b53      	ldr	r3, [pc, #332]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 8005728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800572a:	f003 0303 	and.w	r3, r3, #3
 800572e:	2b03      	cmp	r3, #3
 8005730:	d101      	bne.n	8005736 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e099      	b.n	800586a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005736:	4b4f      	ldr	r3, [pc, #316]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a4e      	ldr	r2, [pc, #312]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800573c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005740:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005742:	f7fc f96f 	bl	8001a24 <HAL_GetTick>
 8005746:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005748:	e008      	b.n	800575c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800574a:	f7fc f96b 	bl	8001a24 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d901      	bls.n	800575c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e086      	b.n	800586a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800575c:	4b45      	ldr	r3, [pc, #276]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1f0      	bne.n	800574a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005768:	4b42      	ldr	r3, [pc, #264]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800576a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	051b      	lsls	r3, r3, #20
 8005776:	493f      	ldr	r1, [pc, #252]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 8005778:	4313      	orrs	r3, r2
 800577a:	628b      	str	r3, [r1, #40]	@ 0x28
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	3b01      	subs	r3, #1
 8005782:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	3b01      	subs	r3, #1
 800578c:	025b      	lsls	r3, r3, #9
 800578e:	b29b      	uxth	r3, r3
 8005790:	431a      	orrs	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	3b01      	subs	r3, #1
 8005798:	041b      	lsls	r3, r3, #16
 800579a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800579e:	431a      	orrs	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	691b      	ldr	r3, [r3, #16]
 80057a4:	3b01      	subs	r3, #1
 80057a6:	061b      	lsls	r3, r3, #24
 80057a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80057ac:	4931      	ldr	r1, [pc, #196]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057ae:	4313      	orrs	r3, r2
 80057b0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80057b2:	4b30      	ldr	r3, [pc, #192]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	492d      	ldr	r1, [pc, #180]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057c0:	4313      	orrs	r3, r2
 80057c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80057c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	4928      	ldr	r1, [pc, #160]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80057d6:	4b27      	ldr	r3, [pc, #156]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	4a26      	ldr	r2, [pc, #152]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80057e2:	4b24      	ldr	r3, [pc, #144]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057e6:	4b24      	ldr	r3, [pc, #144]	@ (8005878 <RCCEx_PLL3_Config+0x160>)
 80057e8:	4013      	ands	r3, r2
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	69d2      	ldr	r2, [r2, #28]
 80057ee:	00d2      	lsls	r2, r2, #3
 80057f0:	4920      	ldr	r1, [pc, #128]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80057f6:	4b1f      	ldr	r3, [pc, #124]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fa:	4a1e      	ldr	r2, [pc, #120]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 80057fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005800:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d106      	bne.n	8005816 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005808:	4b1a      	ldr	r3, [pc, #104]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800580a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580c:	4a19      	ldr	r2, [pc, #100]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800580e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005812:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005814:	e00f      	b.n	8005836 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	2b01      	cmp	r3, #1
 800581a:	d106      	bne.n	800582a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800581c:	4b15      	ldr	r3, [pc, #84]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800581e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005820:	4a14      	ldr	r2, [pc, #80]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 8005822:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005826:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005828:	e005      	b.n	8005836 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800582a:	4b12      	ldr	r3, [pc, #72]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800582c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582e:	4a11      	ldr	r2, [pc, #68]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 8005830:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005834:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005836:	4b0f      	ldr	r3, [pc, #60]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a0e      	ldr	r2, [pc, #56]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800583c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005840:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005842:	f7fc f8ef 	bl	8001a24 <HAL_GetTick>
 8005846:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005848:	e008      	b.n	800585c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800584a:	f7fc f8eb 	bl	8001a24 <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d901      	bls.n	800585c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e006      	b.n	800586a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800585c:	4b05      	ldr	r3, [pc, #20]	@ (8005874 <RCCEx_PLL3_Config+0x15c>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d0f0      	beq.n	800584a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005868:	7bfb      	ldrb	r3, [r7, #15]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	58024400 	.word	0x58024400
 8005878:	ffff0007 	.word	0xffff0007

0800587c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e158      	b.n	8005b40 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a5f      	ldr	r2, [pc, #380]	@ (8005a18 <HAL_SPI_Init+0x19c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00f      	beq.n	80058be <HAL_SPI_Init+0x42>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a5e      	ldr	r2, [pc, #376]	@ (8005a1c <HAL_SPI_Init+0x1a0>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d00a      	beq.n	80058be <HAL_SPI_Init+0x42>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a5c      	ldr	r2, [pc, #368]	@ (8005a20 <HAL_SPI_Init+0x1a4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d005      	beq.n	80058be <HAL_SPI_Init+0x42>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	2b0f      	cmp	r3, #15
 80058b8:	d901      	bls.n	80058be <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e140      	b.n	8005b40 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fcde 	bl	8006280 <SPI_GetPacketSize>
 80058c4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a53      	ldr	r2, [pc, #332]	@ (8005a18 <HAL_SPI_Init+0x19c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d00c      	beq.n	80058ea <HAL_SPI_Init+0x6e>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a51      	ldr	r2, [pc, #324]	@ (8005a1c <HAL_SPI_Init+0x1a0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d007      	beq.n	80058ea <HAL_SPI_Init+0x6e>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a50      	ldr	r2, [pc, #320]	@ (8005a20 <HAL_SPI_Init+0x1a4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d002      	beq.n	80058ea <HAL_SPI_Init+0x6e>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2b08      	cmp	r3, #8
 80058e8:	d811      	bhi.n	800590e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80058ee:	4a4a      	ldr	r2, [pc, #296]	@ (8005a18 <HAL_SPI_Init+0x19c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d009      	beq.n	8005908 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a48      	ldr	r2, [pc, #288]	@ (8005a1c <HAL_SPI_Init+0x1a0>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d004      	beq.n	8005908 <HAL_SPI_Init+0x8c>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a47      	ldr	r2, [pc, #284]	@ (8005a20 <HAL_SPI_Init+0x1a4>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d104      	bne.n	8005912 <HAL_SPI_Init+0x96>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2b10      	cmp	r3, #16
 800590c:	d901      	bls.n	8005912 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e116      	b.n	8005b40 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b00      	cmp	r3, #0
 800591c:	d135      	bne.n	800598a <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a3e      	ldr	r2, [pc, #248]	@ (8005a24 <HAL_SPI_Init+0x1a8>)
 800592a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a3d      	ldr	r2, [pc, #244]	@ (8005a28 <HAL_SPI_Init+0x1ac>)
 8005932:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a3c      	ldr	r2, [pc, #240]	@ (8005a2c <HAL_SPI_Init+0x1b0>)
 800593a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a3b      	ldr	r2, [pc, #236]	@ (8005a30 <HAL_SPI_Init+0x1b4>)
 8005942:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a3a      	ldr	r2, [pc, #232]	@ (8005a34 <HAL_SPI_Init+0x1b8>)
 800594a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a39      	ldr	r2, [pc, #228]	@ (8005a38 <HAL_SPI_Init+0x1bc>)
 8005952:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a38      	ldr	r2, [pc, #224]	@ (8005a3c <HAL_SPI_Init+0x1c0>)
 800595a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a37      	ldr	r2, [pc, #220]	@ (8005a40 <HAL_SPI_Init+0x1c4>)
 8005962:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a36      	ldr	r2, [pc, #216]	@ (8005a44 <HAL_SPI_Init+0x1c8>)
 800596a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005974:	2b00      	cmp	r3, #0
 8005976:	d103      	bne.n	8005980 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a33      	ldr	r2, [pc, #204]	@ (8005a48 <HAL_SPI_Init+0x1cc>)
 800597c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2202      	movs	r2, #2
 800598e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 0201 	bic.w	r2, r2, #1
 80059a0:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80059ac:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059b6:	d119      	bne.n	80059ec <HAL_SPI_Init+0x170>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059c0:	d103      	bne.n	80059ca <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d008      	beq.n	80059dc <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10c      	bne.n	80059ec <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80059d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059da:	d107      	bne.n	80059ec <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059ea:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d029      	beq.n	8005a4c <HAL_SPI_Init+0x1d0>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	2b06      	cmp	r3, #6
 80059fe:	d925      	bls.n	8005a4c <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e021      	b.n	8005a5c <HAL_SPI_Init+0x1e0>
 8005a18:	40013000 	.word	0x40013000
 8005a1c:	40003800 	.word	0x40003800
 8005a20:	40003c00 	.word	0x40003c00
 8005a24:	08006055 	.word	0x08006055
 8005a28:	08006069 	.word	0x08006069
 8005a2c:	0800607d 	.word	0x0800607d
 8005a30:	08006091 	.word	0x08006091
 8005a34:	080060a5 	.word	0x080060a5
 8005a38:	080060b9 	.word	0x080060b9
 8005a3c:	080060cd 	.word	0x080060cd
 8005a40:	080060e1 	.word	0x080060e1
 8005a44:	080060f5 	.word	0x080060f5
 8005a48:	080011d5 	.word	0x080011d5
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a5a:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	69da      	ldr	r2, [r3, #28]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a64:	431a      	orrs	r2, r3
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a6e:	ea42 0103 	orr.w	r1, r2, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68da      	ldr	r2, [r3, #12]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a86:	431a      	orrs	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a8c:	431a      	orrs	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	431a      	orrs	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	431a      	orrs	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005abc:	ea42 0103 	orr.w	r1, r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d113      	bne.n	8005afc <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ae6:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005afa:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f022 0201 	bic.w	r2, r2, #1
 8005b0a:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00a      	beq.n	8005b2e <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_SPI_RegisterCallback>:
  *         to register callbacks for HAL_SPI_MSPINIT_CB_ID and HAL_SPI_MSPDEINIT_CB_ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	460b      	mov	r3, r1
 8005b52:	607a      	str	r2, [r7, #4]
 8005b54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005b56:	2300      	movs	r3, #0
 8005b58:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d109      	bne.n	8005b74 <HAL_SPI_RegisterCallback+0x2c>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b66:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e08f      	b.n	8005c94 <HAL_SPI_RegisterCallback+0x14c>
  }

  if (HAL_SPI_STATE_READY == hspi->State)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d15d      	bne.n	8005c3c <HAL_SPI_RegisterCallback+0xf4>
  {
    switch (CallbackID)
 8005b80:	7afb      	ldrb	r3, [r7, #11]
 8005b82:	2b0a      	cmp	r3, #10
 8005b84:	d84f      	bhi.n	8005c26 <HAL_SPI_RegisterCallback+0xde>
 8005b86:	a201      	add	r2, pc, #4	@ (adr r2, 8005b8c <HAL_SPI_RegisterCallback+0x44>)
 8005b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b8c:	08005bb9 	.word	0x08005bb9
 8005b90:	08005bc3 	.word	0x08005bc3
 8005b94:	08005bcd 	.word	0x08005bcd
 8005b98:	08005bd7 	.word	0x08005bd7
 8005b9c:	08005be1 	.word	0x08005be1
 8005ba0:	08005beb 	.word	0x08005beb
 8005ba4:	08005bf5 	.word	0x08005bf5
 8005ba8:	08005bff 	.word	0x08005bff
 8005bac:	08005c09 	.word	0x08005c09
 8005bb0:	08005c13 	.word	0x08005c13
 8005bb4:	08005c1d 	.word	0x08005c1d
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8005bc0:	e067      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8005bca:	e062      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8005bd4:	e05d      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8005bde:	e058      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8005be8:	e053      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8005bf2:	e04e      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8005bfc:	e049      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8005c06:	e044      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_SUSPEND_CB_ID :
        hspi->SuspendCallback = pCallback;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8005c10:	e03f      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8005c1a:	e03a      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8005c24:	e035      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c2c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	75fb      	strb	r3, [r7, #23]
        break;
 8005c3a:	e02a      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d11a      	bne.n	8005c7e <HAL_SPI_RegisterCallback+0x136>
  {
    switch (CallbackID)
 8005c48:	7afb      	ldrb	r3, [r7, #11]
 8005c4a:	2b09      	cmp	r3, #9
 8005c4c:	d002      	beq.n	8005c54 <HAL_SPI_RegisterCallback+0x10c>
 8005c4e:	2b0a      	cmp	r3, #10
 8005c50:	d005      	beq.n	8005c5e <HAL_SPI_RegisterCallback+0x116>
 8005c52:	e009      	b.n	8005c68 <HAL_SPI_RegisterCallback+0x120>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8005c5c:	e019      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8005c66:	e014      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	75fb      	strb	r3, [r7, #23]
        break;
 8005c7c:	e009      	b.n	8005c92 <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c84:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return error status */
    status =  HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	371c      	adds	r7, #28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b08a      	sub	sp, #40	@ 0x28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	695b      	ldr	r3, [r3, #20]
 8005cb6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8005cb8:	6a3a      	ldr	r2, [r7, #32]
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005cd2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	3330      	adds	r3, #48	@ 0x30
 8005cda:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d012      	beq.n	8005d0c <HAL_SPI_IRQHandler+0x6c>
 8005ce6:	6a3b      	ldr	r3, [r7, #32]
 8005ce8:	f003 0308 	and.w	r3, r3, #8
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d00d      	beq.n	8005d0c <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	699a      	ldr	r2, [r3, #24]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cfe:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8005d0a:	e19c      	b.n	8006046 <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d113      	bne.n	8005d3e <HAL_SPI_IRQHandler+0x9e>
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	f003 0320 	and.w	r3, r3, #32
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d10e      	bne.n	8005d3e <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d009      	beq.n	8005d3e <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	4798      	blx	r3
    hspi->RxISR(hspi);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	4798      	blx	r3
    handled = 1UL;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10f      	bne.n	8005d68 <HAL_SPI_IRQHandler+0xc8>
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00a      	beq.n	8005d68 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d105      	bne.n	8005d68 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	4798      	blx	r3
    handled = 1UL;
 8005d64:	2301      	movs	r3, #1
 8005d66:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	f003 0320 	and.w	r3, r3, #32
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10f      	bne.n	8005d92 <HAL_SPI_IRQHandler+0xf2>
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	f003 0302 	and.w	r3, r3, #2
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00a      	beq.n	8005d92 <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d105      	bne.n	8005d92 <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	4798      	blx	r3
    handled = 1UL;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8005d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f040 8151 	bne.w	800603c <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	f003 0308 	and.w	r3, r3, #8
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 8093 	beq.w	8005ecc <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699a      	ldr	r2, [r3, #24]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f042 0208 	orr.w	r2, r2, #8
 8005db4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	699a      	ldr	r2, [r3, #24]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0210 	orr.w	r2, r2, #16
 8005dc4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	699a      	ldr	r2, [r3, #24]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dd4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	691a      	ldr	r2, [r3, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0208 	bic.w	r2, r2, #8
 8005de4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d13d      	bne.n	8005e70 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8005df4:	e036      	b.n	8005e64 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	2b0f      	cmp	r3, #15
 8005dfc:	d90b      	bls.n	8005e16 <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e06:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005e08:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e0e:	1d1a      	adds	r2, r3, #4
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	665a      	str	r2, [r3, #100]	@ 0x64
 8005e14:	e01d      	b.n	8005e52 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	2b07      	cmp	r3, #7
 8005e1c:	d90b      	bls.n	8005e36 <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	8812      	ldrh	r2, [r2, #0]
 8005e26:	b292      	uxth	r2, r2
 8005e28:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e2e:	1c9a      	adds	r2, r3, #2
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	665a      	str	r2, [r3, #100]	@ 0x64
 8005e34:	e00d      	b.n	8005e52 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e42:	7812      	ldrb	r2, [r2, #0]
 8005e44:	b2d2      	uxtb	r2, r2
 8005e46:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e4c:	1c5a      	adds	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	b29a      	uxth	r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1c2      	bne.n	8005df6 <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f965 	bl	8006140 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d005      	beq.n	8005e94 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005e92:	e0d8      	b.n	8006046 <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005e94:	7cfb      	ldrb	r3, [r7, #19]
 8005e96:	2b05      	cmp	r3, #5
 8005e98:	d105      	bne.n	8005ea6 <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 8005ea4:	e0cc      	b.n	8006040 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8005ea6:	7cfb      	ldrb	r3, [r7, #19]
 8005ea8:	2b04      	cmp	r3, #4
 8005eaa:	d105      	bne.n	8005eb8 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	4798      	blx	r3
    return;
 8005eb6:	e0c3      	b.n	8006040 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8005eb8:	7cfb      	ldrb	r3, [r7, #19]
 8005eba:	2b03      	cmp	r3, #3
 8005ebc:	f040 80c0 	bne.w	8006040 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	4798      	blx	r3
    return;
 8005eca:	e0b9      	b.n	8006040 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 80b7 	beq.w	8006046 <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00f      	beq.n	8005f02 <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ee8:	f043 0204 	orr.w	r2, r3, #4
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	699a      	ldr	r2, [r3, #24]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f00:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00f      	beq.n	8005f2c <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f12:	f043 0201 	orr.w	r2, r3, #1
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699a      	ldr	r2, [r3, #24]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f2a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00f      	beq.n	8005f56 <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f3c:	f043 0208 	orr.w	r2, r3, #8
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	699a      	ldr	r2, [r3, #24]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f54:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	f003 0320 	and.w	r3, r3, #32
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00f      	beq.n	8005f80 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	699a      	ldr	r2, [r3, #24]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0220 	orr.w	r2, r2, #32
 8005f7e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d05c      	beq.n	8006044 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 0201 	bic.w	r2, r2, #1
 8005f98:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	6919      	ldr	r1, [r3, #16]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	4b29      	ldr	r3, [pc, #164]	@ (800604c <HAL_SPI_IRQHandler+0x3ac>)
 8005fa6:	400b      	ands	r3, r1
 8005fa8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005fb0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005fb4:	d138      	bne.n	8006028 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	689a      	ldr	r2, [r3, #8]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005fc4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d013      	beq.n	8005ff6 <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8006050 <HAL_SPI_IRQHandler+0x3b0>)
 8005fd4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7fc f9b0 	bl	8002340 <HAL_DMA_Abort_IT>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d007      	beq.n	8005ff6 <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d022      	beq.n	8006044 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006002:	4a13      	ldr	r2, [pc, #76]	@ (8006050 <HAL_SPI_IRQHandler+0x3b0>)
 8006004:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800600a:	4618      	mov	r0, r3
 800600c:	f7fc f998 	bl	8002340 <HAL_DMA_Abort_IT>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d016      	beq.n	8006044 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800601c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006026:	e00d      	b.n	8006044 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	4798      	blx	r3
    return;
 800603a:	e003      	b.n	8006044 <HAL_SPI_IRQHandler+0x3a4>
    return;
 800603c:	bf00      	nop
 800603e:	e002      	b.n	8006046 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8006040:	bf00      	nop
 8006042:	e000      	b.n	8006046 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8006044:	bf00      	nop
  }
}
 8006046:	3728      	adds	r7, #40	@ 0x28
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	fffffc94 	.word	0xfffffc94
 8006050:	08006109 	.word	0x08006109

08006054 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800605c:	bf00      	nop
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006114:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2200      	movs	r2, #0
 800611a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2201      	movs	r2, #1
 800612a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006138:	bf00      	nop
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	699a      	ldr	r2, [r3, #24]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f042 0208 	orr.w	r2, r2, #8
 800615e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699a      	ldr	r2, [r3, #24]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0210 	orr.w	r2, r2, #16
 800616e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f022 0201 	bic.w	r2, r2, #1
 800617e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6919      	ldr	r1, [r3, #16]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	4b3c      	ldr	r3, [pc, #240]	@ (800627c <SPI_CloseTransfer+0x13c>)
 800618c:	400b      	ands	r3, r1
 800618e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	689a      	ldr	r2, [r3, #8]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800619e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b04      	cmp	r3, #4
 80061aa:	d014      	beq.n	80061d6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f003 0320 	and.w	r3, r3, #32
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00f      	beq.n	80061d6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	699a      	ldr	r2, [r3, #24]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f042 0220 	orr.w	r2, r2, #32
 80061d4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b03      	cmp	r3, #3
 80061e0:	d014      	beq.n	800620c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00f      	beq.n	800620c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061f2:	f043 0204 	orr.w	r2, r3, #4
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	699a      	ldr	r2, [r3, #24]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800620a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00f      	beq.n	8006236 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800621c:	f043 0201 	orr.w	r2, r3, #1
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	699a      	ldr	r2, [r3, #24]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006234:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00f      	beq.n	8006260 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006246:	f043 0208 	orr.w	r2, r3, #8
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699a      	ldr	r2, [r3, #24]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800625e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006270:	bf00      	nop
 8006272:	3714      	adds	r7, #20
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	fffffc90 	.word	0xfffffc90

08006280 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628c:	095b      	lsrs	r3, r3, #5
 800628e:	3301      	adds	r3, #1
 8006290:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	3301      	adds	r3, #1
 8006298:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	3307      	adds	r3, #7
 800629e:	08db      	lsrs	r3, r3, #3
 80062a0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	fb02 f303 	mul.w	r3, r2, r3
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr

080062b6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b082      	sub	sp, #8
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d101      	bne.n	80062c8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e049      	b.n	800635c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d106      	bne.n	80062e2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 f841 	bl	8006364 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2202      	movs	r2, #2
 80062e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	3304      	adds	r3, #4
 80062f2:	4619      	mov	r1, r3
 80062f4:	4610      	mov	r0, r2
 80062f6:	f000 f9e7 	bl	80066c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2201      	movs	r2, #1
 8006326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3708      	adds	r7, #8
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b01      	cmp	r3, #1
 800638a:	d001      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e054      	b.n	800643a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f042 0201 	orr.w	r2, r2, #1
 80063a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a26      	ldr	r2, [pc, #152]	@ (8006448 <HAL_TIM_Base_Start_IT+0xd0>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d022      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0x80>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ba:	d01d      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0x80>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a22      	ldr	r2, [pc, #136]	@ (800644c <HAL_TIM_Base_Start_IT+0xd4>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d018      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0x80>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a21      	ldr	r2, [pc, #132]	@ (8006450 <HAL_TIM_Base_Start_IT+0xd8>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d013      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0x80>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a1f      	ldr	r2, [pc, #124]	@ (8006454 <HAL_TIM_Base_Start_IT+0xdc>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d00e      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0x80>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a1e      	ldr	r2, [pc, #120]	@ (8006458 <HAL_TIM_Base_Start_IT+0xe0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d009      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0x80>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a1c      	ldr	r2, [pc, #112]	@ (800645c <HAL_TIM_Base_Start_IT+0xe4>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d004      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0x80>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a1b      	ldr	r2, [pc, #108]	@ (8006460 <HAL_TIM_Base_Start_IT+0xe8>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d115      	bne.n	8006424 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	689a      	ldr	r2, [r3, #8]
 80063fe:	4b19      	ldr	r3, [pc, #100]	@ (8006464 <HAL_TIM_Base_Start_IT+0xec>)
 8006400:	4013      	ands	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b06      	cmp	r3, #6
 8006408:	d015      	beq.n	8006436 <HAL_TIM_Base_Start_IT+0xbe>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006410:	d011      	beq.n	8006436 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f042 0201 	orr.w	r2, r2, #1
 8006420:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006422:	e008      	b.n	8006436 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f042 0201 	orr.w	r2, r2, #1
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	e000      	b.n	8006438 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006436:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3714      	adds	r7, #20
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	40010000 	.word	0x40010000
 800644c:	40000400 	.word	0x40000400
 8006450:	40000800 	.word	0x40000800
 8006454:	40000c00 	.word	0x40000c00
 8006458:	40010400 	.word	0x40010400
 800645c:	40001800 	.word	0x40001800
 8006460:	40014000 	.word	0x40014000
 8006464:	00010007 	.word	0x00010007

08006468 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f003 0302 	and.w	r3, r3, #2
 8006486:	2b00      	cmp	r3, #0
 8006488:	d020      	beq.n	80064cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	d01b      	beq.n	80064cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f06f 0202 	mvn.w	r2, #2
 800649c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	f003 0303 	and.w	r3, r3, #3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f8e9 	bl	800668a <HAL_TIM_IC_CaptureCallback>
 80064b8:	e005      	b.n	80064c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f8db 	bl	8006676 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f8ec 	bl	800669e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f003 0304 	and.w	r3, r3, #4
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d020      	beq.n	8006518 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d01b      	beq.n	8006518 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f06f 0204 	mvn.w	r2, #4
 80064e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2202      	movs	r2, #2
 80064ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f8c3 	bl	800668a <HAL_TIM_IC_CaptureCallback>
 8006504:	e005      	b.n	8006512 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f8b5 	bl	8006676 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f8c6 	bl	800669e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f003 0308 	and.w	r3, r3, #8
 800651e:	2b00      	cmp	r3, #0
 8006520:	d020      	beq.n	8006564 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 0308 	and.w	r3, r3, #8
 8006528:	2b00      	cmp	r3, #0
 800652a:	d01b      	beq.n	8006564 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f06f 0208 	mvn.w	r2, #8
 8006534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2204      	movs	r2, #4
 800653a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d003      	beq.n	8006552 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f89d 	bl	800668a <HAL_TIM_IC_CaptureCallback>
 8006550:	e005      	b.n	800655e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f88f 	bl	8006676 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 f8a0 	bl	800669e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f003 0310 	and.w	r3, r3, #16
 800656a:	2b00      	cmp	r3, #0
 800656c:	d020      	beq.n	80065b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f003 0310 	and.w	r3, r3, #16
 8006574:	2b00      	cmp	r3, #0
 8006576:	d01b      	beq.n	80065b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f06f 0210 	mvn.w	r2, #16
 8006580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2208      	movs	r2, #8
 8006586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f877 	bl	800668a <HAL_TIM_IC_CaptureCallback>
 800659c:	e005      	b.n	80065aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f869 	bl	8006676 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 f87a 	bl	800669e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f003 0301 	and.w	r3, r3, #1
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00c      	beq.n	80065d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d007      	beq.n	80065d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f06f 0201 	mvn.w	r2, #1
 80065cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f7fa fdca 	bl	8001168 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d104      	bne.n	80065e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00c      	beq.n	8006602 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d007      	beq.n	8006602 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80065fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 f90d 	bl	800681c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00c      	beq.n	8006626 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006612:	2b00      	cmp	r3, #0
 8006614:	d007      	beq.n	8006626 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800661e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 f905 	bl	8006830 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00c      	beq.n	800664a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006636:	2b00      	cmp	r3, #0
 8006638:	d007      	beq.n	800664a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 f834 	bl	80066b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f003 0320 	and.w	r3, r3, #32
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00c      	beq.n	800666e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f003 0320 	and.w	r3, r3, #32
 800665a:	2b00      	cmp	r3, #0
 800665c:	d007      	beq.n	800666e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f06f 0220 	mvn.w	r2, #32
 8006666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 f8cd 	bl	8006808 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800666e:	bf00      	nop
 8006670:	3710      	adds	r7, #16
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}

08006676 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006676:	b480      	push	{r7}
 8006678:	b083      	sub	sp, #12
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800667e:	bf00      	nop
 8006680:	370c      	adds	r7, #12
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800668a:	b480      	push	{r7}
 800668c:	b083      	sub	sp, #12
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006692:	bf00      	nop
 8006694:	370c      	adds	r7, #12
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800669e:	b480      	push	{r7}
 80066a0:	b083      	sub	sp, #12
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066a6:	bf00      	nop
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066b2:	b480      	push	{r7}
 80066b4:	b083      	sub	sp, #12
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066ba:	bf00      	nop
 80066bc:	370c      	adds	r7, #12
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
	...

080066c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a43      	ldr	r2, [pc, #268]	@ (80067e8 <TIM_Base_SetConfig+0x120>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d013      	beq.n	8006708 <TIM_Base_SetConfig+0x40>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066e6:	d00f      	beq.n	8006708 <TIM_Base_SetConfig+0x40>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a40      	ldr	r2, [pc, #256]	@ (80067ec <TIM_Base_SetConfig+0x124>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d00b      	beq.n	8006708 <TIM_Base_SetConfig+0x40>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a3f      	ldr	r2, [pc, #252]	@ (80067f0 <TIM_Base_SetConfig+0x128>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d007      	beq.n	8006708 <TIM_Base_SetConfig+0x40>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a3e      	ldr	r2, [pc, #248]	@ (80067f4 <TIM_Base_SetConfig+0x12c>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d003      	beq.n	8006708 <TIM_Base_SetConfig+0x40>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a3d      	ldr	r2, [pc, #244]	@ (80067f8 <TIM_Base_SetConfig+0x130>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d108      	bne.n	800671a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800670e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	4313      	orrs	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a32      	ldr	r2, [pc, #200]	@ (80067e8 <TIM_Base_SetConfig+0x120>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d01f      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006728:	d01b      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a2f      	ldr	r2, [pc, #188]	@ (80067ec <TIM_Base_SetConfig+0x124>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d017      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a2e      	ldr	r2, [pc, #184]	@ (80067f0 <TIM_Base_SetConfig+0x128>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d013      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a2d      	ldr	r2, [pc, #180]	@ (80067f4 <TIM_Base_SetConfig+0x12c>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d00f      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a2c      	ldr	r2, [pc, #176]	@ (80067f8 <TIM_Base_SetConfig+0x130>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d00b      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a2b      	ldr	r2, [pc, #172]	@ (80067fc <TIM_Base_SetConfig+0x134>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d007      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a2a      	ldr	r2, [pc, #168]	@ (8006800 <TIM_Base_SetConfig+0x138>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d003      	beq.n	8006762 <TIM_Base_SetConfig+0x9a>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a29      	ldr	r2, [pc, #164]	@ (8006804 <TIM_Base_SetConfig+0x13c>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d108      	bne.n	8006774 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006768:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	4313      	orrs	r3, r2
 8006772:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	689a      	ldr	r2, [r3, #8]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a14      	ldr	r2, [pc, #80]	@ (80067e8 <TIM_Base_SetConfig+0x120>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00f      	beq.n	80067ba <TIM_Base_SetConfig+0xf2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a16      	ldr	r2, [pc, #88]	@ (80067f8 <TIM_Base_SetConfig+0x130>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d00b      	beq.n	80067ba <TIM_Base_SetConfig+0xf2>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a15      	ldr	r2, [pc, #84]	@ (80067fc <TIM_Base_SetConfig+0x134>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d007      	beq.n	80067ba <TIM_Base_SetConfig+0xf2>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a14      	ldr	r2, [pc, #80]	@ (8006800 <TIM_Base_SetConfig+0x138>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d003      	beq.n	80067ba <TIM_Base_SetConfig+0xf2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a13      	ldr	r2, [pc, #76]	@ (8006804 <TIM_Base_SetConfig+0x13c>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d103      	bne.n	80067c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	691a      	ldr	r2, [r3, #16]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f043 0204 	orr.w	r2, r3, #4
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2201      	movs	r2, #1
 80067d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	601a      	str	r2, [r3, #0]
}
 80067da:	bf00      	nop
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40010000 	.word	0x40010000
 80067ec:	40000400 	.word	0x40000400
 80067f0:	40000800 	.word	0x40000800
 80067f4:	40000c00 	.word	0x40000c00
 80067f8:	40010400 	.word	0x40010400
 80067fc:	40014000 	.word	0x40014000
 8006800:	40014400 	.word	0x40014400
 8006804:	40014800 	.word	0x40014800

08006808 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006810:	bf00      	nop
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006824:	bf00      	nop
 8006826:	370c      	adds	r7, #12
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006838:	bf00      	nop
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d101      	bne.n	8006856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e050      	b.n	80068f8 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685c:	2b00      	cmp	r3, #0
 800685e:	d114      	bne.n	800688a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fd49 	bl	8007300 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006874:	2b00      	cmp	r3, #0
 8006876:	d103      	bne.n	8006880 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a21      	ldr	r2, [pc, #132]	@ (8006900 <HAL_UART_Init+0xbc>)
 800687c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2224      	movs	r2, #36	@ 0x24
 800688e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0201 	bic.w	r2, r2, #1
 80068a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d002      	beq.n	80068b0 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f001 fae2 	bl	8007e74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 fd77 	bl	80073a4 <UART_SetConfig>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d101      	bne.n	80068c0 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e01b      	b.n	80068f8 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689a      	ldr	r2, [r3, #8]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f042 0201 	orr.w	r2, r2, #1
 80068ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f001 fb61 	bl	8007fb8 <UART_CheckIdleState>
 80068f6:	4603      	mov	r3, r0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3708      	adds	r7, #8
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	0800133d 	.word	0x0800133d

08006904 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8006904:	b480      	push	{r7}
 8006906:	b087      	sub	sp, #28
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	460b      	mov	r3, r1
 800690e:	607a      	str	r2, [r7, #4]
 8006910:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d109      	bne.n	8006930 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006922:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e09c      	b.n	8006a6a <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006936:	2b20      	cmp	r3, #32
 8006938:	d16c      	bne.n	8006a14 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800693a:	7afb      	ldrb	r3, [r7, #11]
 800693c:	2b0c      	cmp	r3, #12
 800693e:	d85e      	bhi.n	80069fe <HAL_UART_RegisterCallback+0xfa>
 8006940:	a201      	add	r2, pc, #4	@ (adr r2, 8006948 <HAL_UART_RegisterCallback+0x44>)
 8006942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006946:	bf00      	nop
 8006948:	0800697d 	.word	0x0800697d
 800694c:	08006987 	.word	0x08006987
 8006950:	08006991 	.word	0x08006991
 8006954:	0800699b 	.word	0x0800699b
 8006958:	080069a5 	.word	0x080069a5
 800695c:	080069af 	.word	0x080069af
 8006960:	080069b9 	.word	0x080069b9
 8006964:	080069c3 	.word	0x080069c3
 8006968:	080069cd 	.word	0x080069cd
 800696c:	080069d7 	.word	0x080069d7
 8006970:	080069e1 	.word	0x080069e1
 8006974:	080069eb 	.word	0x080069eb
 8006978:	080069f5 	.word	0x080069f5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006984:	e070      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800698e:	e06b      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006998:	e066      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80069a2:	e061      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80069ac:	e05c      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80069b6:	e057      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80069c0:	e052      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80069ca:	e04d      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80069d4:	e048      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80069de:	e043      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80069e8:	e03e      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80069f2:	e039      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80069fc:	e034      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a04:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	75fb      	strb	r3, [r7, #23]
        break;
 8006a12:	e029      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d11a      	bne.n	8006a54 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8006a1e:	7afb      	ldrb	r3, [r7, #11]
 8006a20:	2b0b      	cmp	r3, #11
 8006a22:	d002      	beq.n	8006a2a <HAL_UART_RegisterCallback+0x126>
 8006a24:	2b0c      	cmp	r3, #12
 8006a26:	d005      	beq.n	8006a34 <HAL_UART_RegisterCallback+0x130>
 8006a28:	e009      	b.n	8006a3e <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8006a32:	e019      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8006a3c:	e014      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a44:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	75fb      	strb	r3, [r7, #23]
        break;
 8006a52:	e009      	b.n	8006a68 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	371c      	adds	r7, #28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop

08006a78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b0ba      	sub	sp, #232	@ 0xe8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	69db      	ldr	r3, [r3, #28]
 8006a86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006a9e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006aa2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006aa6:	4013      	ands	r3, r2
 8006aa8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006aac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d11b      	bne.n	8006aec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ab8:	f003 0320 	and.w	r3, r3, #32
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d015      	beq.n	8006aec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ac4:	f003 0320 	and.w	r3, r3, #32
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d105      	bne.n	8006ad8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006acc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d009      	beq.n	8006aec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	f000 83a5 	beq.w	800722c <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	4798      	blx	r3
      }
      return;
 8006aea:	e39f      	b.n	800722c <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006aec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	f000 8129 	beq.w	8006d48 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006af6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006afa:	4b90      	ldr	r3, [pc, #576]	@ (8006d3c <HAL_UART_IRQHandler+0x2c4>)
 8006afc:	4013      	ands	r3, r2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d106      	bne.n	8006b10 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006b02:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006b06:	4b8e      	ldr	r3, [pc, #568]	@ (8006d40 <HAL_UART_IRQHandler+0x2c8>)
 8006b08:	4013      	ands	r3, r2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f000 811c 	beq.w	8006d48 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b14:	f003 0301 	and.w	r3, r3, #1
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d011      	beq.n	8006b40 <HAL_UART_IRQHandler+0xc8>
 8006b1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00b      	beq.n	8006b40 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b36:	f043 0201 	orr.w	r2, r3, #1
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b44:	f003 0302 	and.w	r3, r3, #2
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d011      	beq.n	8006b70 <HAL_UART_IRQHandler+0xf8>
 8006b4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b50:	f003 0301 	and.w	r3, r3, #1
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d00b      	beq.n	8006b70 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2202      	movs	r2, #2
 8006b5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b66:	f043 0204 	orr.w	r2, r3, #4
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b74:	f003 0304 	and.w	r3, r3, #4
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d011      	beq.n	8006ba0 <HAL_UART_IRQHandler+0x128>
 8006b7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b80:	f003 0301 	and.w	r3, r3, #1
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00b      	beq.n	8006ba0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2204      	movs	r2, #4
 8006b8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b96:	f043 0202 	orr.w	r2, r3, #2
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ba4:	f003 0308 	and.w	r3, r3, #8
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d017      	beq.n	8006bdc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bb0:	f003 0320 	and.w	r3, r3, #32
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d105      	bne.n	8006bc4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006bb8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006bbc:	4b5f      	ldr	r3, [pc, #380]	@ (8006d3c <HAL_UART_IRQHandler+0x2c4>)
 8006bbe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00b      	beq.n	8006bdc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2208      	movs	r2, #8
 8006bca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bd2:	f043 0208 	orr.w	r2, r3, #8
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006bdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006be0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d012      	beq.n	8006c0e <HAL_UART_IRQHandler+0x196>
 8006be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00c      	beq.n	8006c0e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006bfc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c04:	f043 0220 	orr.w	r2, r3, #32
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f000 830b 	beq.w	8007230 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c1e:	f003 0320 	and.w	r3, r3, #32
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d013      	beq.n	8006c4e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c2a:	f003 0320 	and.w	r3, r3, #32
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d105      	bne.n	8006c3e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d007      	beq.n	8006c4e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d003      	beq.n	8006c4e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c54:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c62:	2b40      	cmp	r3, #64	@ 0x40
 8006c64:	d005      	beq.n	8006c72 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006c66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c6a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d058      	beq.n	8006d24 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f001 fab8 	bl	80081e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c82:	2b40      	cmp	r3, #64	@ 0x40
 8006c84:	d148      	bne.n	8006d18 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	3308      	adds	r3, #8
 8006c8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006c94:	e853 3f00 	ldrex	r3, [r3]
 8006c98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006c9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ca0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ca4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3308      	adds	r3, #8
 8006cae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006cb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006cb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006cbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006cc2:	e841 2300 	strex	r3, r2, [r1]
 8006cc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006cca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1d9      	bne.n	8006c86 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d017      	beq.n	8006d0c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ce2:	4a18      	ldr	r2, [pc, #96]	@ (8006d44 <HAL_UART_IRQHandler+0x2cc>)
 8006ce4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7fb fb27 	bl	8002340 <HAL_DMA_Abort_IT>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d01f      	beq.n	8006d38 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d00:	687a      	ldr	r2, [r7, #4]
 8006d02:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006d06:	4610      	mov	r0, r2
 8006d08:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d0a:	e015      	b.n	8006d38 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d16:	e00f      	b.n	8006d38 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d22:	e009      	b.n	8006d38 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006d36:	e27b      	b.n	8007230 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d38:	bf00      	nop
    return;
 8006d3a:	e279      	b.n	8007230 <HAL_UART_IRQHandler+0x7b8>
 8006d3c:	10000001 	.word	0x10000001
 8006d40:	04000120 	.word	0x04000120
 8006d44:	080082b5 	.word	0x080082b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	f040 8209 	bne.w	8007164 <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d56:	f003 0310 	and.w	r3, r3, #16
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f000 8202 	beq.w	8007164 <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d64:	f003 0310 	and.w	r3, r3, #16
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	f000 81fb 	beq.w	8007164 <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2210      	movs	r2, #16
 8006d74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d80:	2b40      	cmp	r3, #64	@ 0x40
 8006d82:	f040 8171 	bne.w	8007068 <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4aa6      	ldr	r2, [pc, #664]	@ (8007028 <HAL_UART_IRQHandler+0x5b0>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d068      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4aa3      	ldr	r2, [pc, #652]	@ (800702c <HAL_UART_IRQHandler+0x5b4>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d061      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4aa1      	ldr	r2, [pc, #644]	@ (8007030 <HAL_UART_IRQHandler+0x5b8>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d05a      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a9e      	ldr	r2, [pc, #632]	@ (8007034 <HAL_UART_IRQHandler+0x5bc>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d053      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a9c      	ldr	r2, [pc, #624]	@ (8007038 <HAL_UART_IRQHandler+0x5c0>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d04c      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a99      	ldr	r2, [pc, #612]	@ (800703c <HAL_UART_IRQHandler+0x5c4>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d045      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a97      	ldr	r2, [pc, #604]	@ (8007040 <HAL_UART_IRQHandler+0x5c8>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d03e      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a94      	ldr	r2, [pc, #592]	@ (8007044 <HAL_UART_IRQHandler+0x5cc>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d037      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a92      	ldr	r2, [pc, #584]	@ (8007048 <HAL_UART_IRQHandler+0x5d0>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d030      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a8f      	ldr	r2, [pc, #572]	@ (800704c <HAL_UART_IRQHandler+0x5d4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d029      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a8d      	ldr	r2, [pc, #564]	@ (8007050 <HAL_UART_IRQHandler+0x5d8>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d022      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a8a      	ldr	r2, [pc, #552]	@ (8007054 <HAL_UART_IRQHandler+0x5dc>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d01b      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a88      	ldr	r2, [pc, #544]	@ (8007058 <HAL_UART_IRQHandler+0x5e0>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d014      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a85      	ldr	r2, [pc, #532]	@ (800705c <HAL_UART_IRQHandler+0x5e4>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d00d      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a83      	ldr	r2, [pc, #524]	@ (8007060 <HAL_UART_IRQHandler+0x5e8>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d006      	beq.n	8006e66 <HAL_UART_IRQHandler+0x3ee>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a80      	ldr	r2, [pc, #512]	@ (8007064 <HAL_UART_IRQHandler+0x5ec>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d106      	bne.n	8006e74 <HAL_UART_IRQHandler+0x3fc>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	e005      	b.n	8006e80 <HAL_UART_IRQHandler+0x408>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f000 80af 	beq.w	8006fec <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	f080 80a7 	bcs.w	8006fec <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ea4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eae:	69db      	ldr	r3, [r3, #28]
 8006eb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eb4:	f000 8087 	beq.w	8006fc6 <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ec4:	e853 3f00 	ldrex	r3, [r3]
 8006ec8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ecc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ed4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	461a      	mov	r2, r3
 8006ede:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ee2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ee6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006eee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ef2:	e841 2300 	strex	r3, r2, [r1]
 8006ef6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1da      	bne.n	8006eb8 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3308      	adds	r3, #8
 8006f08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006f12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f14:	f023 0301 	bic.w	r3, r3, #1
 8006f18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	3308      	adds	r3, #8
 8006f22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006f26:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006f2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006f2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006f32:	e841 2300 	strex	r3, r2, [r1]
 8006f36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006f38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1e1      	bne.n	8006f02 <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	3308      	adds	r3, #8
 8006f44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f48:	e853 3f00 	ldrex	r3, [r3]
 8006f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006f4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	3308      	adds	r3, #8
 8006f5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006f62:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006f64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f66:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006f68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006f6a:	e841 2300 	strex	r3, r2, [r1]
 8006f6e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006f70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1e3      	bne.n	8006f3e <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2220      	movs	r2, #32
 8006f7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f8c:	e853 3f00 	ldrex	r3, [r3]
 8006f90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006f92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f94:	f023 0310 	bic.w	r3, r3, #16
 8006f98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fa6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006fa8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006faa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006fac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006fae:	e841 2300 	strex	r3, r2, [r1]
 8006fb2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006fb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1e4      	bne.n	8006f84 <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7fa fe9f 	bl	8001d04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2202      	movs	r2, #2
 8006fca:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8006fde:	b292      	uxth	r2, r2
 8006fe0:	1a8a      	subs	r2, r1, r2
 8006fe2:	b292      	uxth	r2, r2
 8006fe4:	4611      	mov	r1, r2
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006fea:	e123      	b.n	8007234 <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	f040 811c 	bne.w	8007234 <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007008:	f040 8114 	bne.w	8007234 <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2202      	movs	r2, #2
 8007010:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800701e:	4611      	mov	r1, r2
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	4798      	blx	r3
      return;
 8007024:	e106      	b.n	8007234 <HAL_UART_IRQHandler+0x7bc>
 8007026:	bf00      	nop
 8007028:	40020010 	.word	0x40020010
 800702c:	40020028 	.word	0x40020028
 8007030:	40020040 	.word	0x40020040
 8007034:	40020058 	.word	0x40020058
 8007038:	40020070 	.word	0x40020070
 800703c:	40020088 	.word	0x40020088
 8007040:	400200a0 	.word	0x400200a0
 8007044:	400200b8 	.word	0x400200b8
 8007048:	40020410 	.word	0x40020410
 800704c:	40020428 	.word	0x40020428
 8007050:	40020440 	.word	0x40020440
 8007054:	40020458 	.word	0x40020458
 8007058:	40020470 	.word	0x40020470
 800705c:	40020488 	.word	0x40020488
 8007060:	400204a0 	.word	0x400204a0
 8007064:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007074:	b29b      	uxth	r3, r3
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007082:	b29b      	uxth	r3, r3
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 80d7 	beq.w	8007238 <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 800708a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 80d2 	beq.w	8007238 <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800709c:	e853 3f00 	ldrex	r3, [r3]
 80070a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	461a      	mov	r2, r3
 80070b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80070b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80070b8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070be:	e841 2300 	strex	r3, r2, [r1]
 80070c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1e4      	bne.n	8007094 <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	3308      	adds	r3, #8
 80070d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d4:	e853 3f00 	ldrex	r3, [r3]
 80070d8:	623b      	str	r3, [r7, #32]
   return(result);
 80070da:	6a3a      	ldr	r2, [r7, #32]
 80070dc:	4b59      	ldr	r3, [pc, #356]	@ (8007244 <HAL_UART_IRQHandler+0x7cc>)
 80070de:	4013      	ands	r3, r2
 80070e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	3308      	adds	r3, #8
 80070ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80070ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80070f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070f6:	e841 2300 	strex	r3, r2, [r1]
 80070fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1e3      	bne.n	80070ca <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2220      	movs	r2, #32
 8007106:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	60fb      	str	r3, [r7, #12]
   return(result);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f023 0310 	bic.w	r3, r3, #16
 800712a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	461a      	mov	r2, r3
 8007134:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007138:	61fb      	str	r3, [r7, #28]
 800713a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713c:	69b9      	ldr	r1, [r7, #24]
 800713e:	69fa      	ldr	r2, [r7, #28]
 8007140:	e841 2300 	strex	r3, r2, [r1]
 8007144:	617b      	str	r3, [r7, #20]
   return(result);
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1e4      	bne.n	8007116 <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007158:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800715c:	4611      	mov	r1, r2
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007162:	e069      	b.n	8007238 <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007168:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800716c:	2b00      	cmp	r3, #0
 800716e:	d010      	beq.n	8007192 <HAL_UART_IRQHandler+0x71a>
 8007170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007174:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00a      	beq.n	8007192 <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007184:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007190:	e055      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800719a:	2b00      	cmp	r3, #0
 800719c:	d014      	beq.n	80071c8 <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800719e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d105      	bne.n	80071b6 <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80071aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d008      	beq.n	80071c8 <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d03e      	beq.n	800723c <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	4798      	blx	r3
    }
    return;
 80071c6:	e039      	b.n	800723c <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80071c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d009      	beq.n	80071e8 <HAL_UART_IRQHandler+0x770>
 80071d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d003      	beq.n	80071e8 <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f001 f87b 	bl	80082dc <UART_EndTransmit_IT>
    return;
 80071e6:	e02a      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80071e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00b      	beq.n	800720c <HAL_UART_IRQHandler+0x794>
 80071f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d005      	beq.n	800720c <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800720a:	e018      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800720c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007210:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007214:	2b00      	cmp	r3, #0
 8007216:	d012      	beq.n	800723e <HAL_UART_IRQHandler+0x7c6>
 8007218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800721c:	2b00      	cmp	r3, #0
 800721e:	da0e      	bge.n	800723e <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800722a:	e008      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
      return;
 800722c:	bf00      	nop
 800722e:	e006      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
    return;
 8007230:	bf00      	nop
 8007232:	e004      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
      return;
 8007234:	bf00      	nop
 8007236:	e002      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
      return;
 8007238:	bf00      	nop
 800723a:	e000      	b.n	800723e <HAL_UART_IRQHandler+0x7c6>
    return;
 800723c:	bf00      	nop
  }
}
 800723e:	37e8      	adds	r7, #232	@ 0xe8
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	effffffe 	.word	0xeffffffe

08007248 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	460b      	mov	r3, r1
 80072f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a1a      	ldr	r2, [pc, #104]	@ (8007374 <UART_InitCallbacksToDefault+0x74>)
 800730c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a19      	ldr	r2, [pc, #100]	@ (8007378 <UART_InitCallbacksToDefault+0x78>)
 8007314:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	4a18      	ldr	r2, [pc, #96]	@ (800737c <UART_InitCallbacksToDefault+0x7c>)
 800731c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	4a17      	ldr	r2, [pc, #92]	@ (8007380 <UART_InitCallbacksToDefault+0x80>)
 8007324:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4a16      	ldr	r2, [pc, #88]	@ (8007384 <UART_InitCallbacksToDefault+0x84>)
 800732c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a15      	ldr	r2, [pc, #84]	@ (8007388 <UART_InitCallbacksToDefault+0x88>)
 8007334:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a14      	ldr	r2, [pc, #80]	@ (800738c <UART_InitCallbacksToDefault+0x8c>)
 800733c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a13      	ldr	r2, [pc, #76]	@ (8007390 <UART_InitCallbacksToDefault+0x90>)
 8007344:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a12      	ldr	r2, [pc, #72]	@ (8007394 <UART_InitCallbacksToDefault+0x94>)
 800734c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a11      	ldr	r2, [pc, #68]	@ (8007398 <UART_InitCallbacksToDefault+0x98>)
 8007354:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a10      	ldr	r2, [pc, #64]	@ (800739c <UART_InitCallbacksToDefault+0x9c>)
 800735c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a0f      	ldr	r2, [pc, #60]	@ (80073a0 <UART_InitCallbacksToDefault+0xa0>)
 8007364:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr
 8007374:	0800725d 	.word	0x0800725d
 8007378:	08007249 	.word	0x08007249
 800737c:	08007285 	.word	0x08007285
 8007380:	08007271 	.word	0x08007271
 8007384:	08007299 	.word	0x08007299
 8007388:	080072ad 	.word	0x080072ad
 800738c:	080072c1 	.word	0x080072c1
 8007390:	080072d5 	.word	0x080072d5
 8007394:	08008337 	.word	0x08008337
 8007398:	0800834b 	.word	0x0800834b
 800739c:	0800835f 	.word	0x0800835f
 80073a0:	080072e9 	.word	0x080072e9

080073a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073a8:	b092      	sub	sp, #72	@ 0x48
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073ae:	2300      	movs	r3, #0
 80073b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	689a      	ldr	r2, [r3, #8]
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	431a      	orrs	r2, r3
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	695b      	ldr	r3, [r3, #20]
 80073c2:	431a      	orrs	r2, r3
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	69db      	ldr	r3, [r3, #28]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	4bbe      	ldr	r3, [pc, #760]	@ (80076cc <UART_SetConfig+0x328>)
 80073d4:	4013      	ands	r3, r2
 80073d6:	697a      	ldr	r2, [r7, #20]
 80073d8:	6812      	ldr	r2, [r2, #0]
 80073da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80073dc:	430b      	orrs	r3, r1
 80073de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	68da      	ldr	r2, [r3, #12]
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	430a      	orrs	r2, r1
 80073f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4ab3      	ldr	r2, [pc, #716]	@ (80076d0 <UART_SetConfig+0x32c>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d004      	beq.n	8007410 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	6a1b      	ldr	r3, [r3, #32]
 800740a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800740c:	4313      	orrs	r3, r2
 800740e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	4baf      	ldr	r3, [pc, #700]	@ (80076d4 <UART_SetConfig+0x330>)
 8007418:	4013      	ands	r3, r2
 800741a:	697a      	ldr	r2, [r7, #20]
 800741c:	6812      	ldr	r2, [r2, #0]
 800741e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007420:	430b      	orrs	r3, r1
 8007422:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742a:	f023 010f 	bic.w	r1, r3, #15
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	430a      	orrs	r2, r1
 8007438:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4aa6      	ldr	r2, [pc, #664]	@ (80076d8 <UART_SetConfig+0x334>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d177      	bne.n	8007534 <UART_SetConfig+0x190>
 8007444:	4ba5      	ldr	r3, [pc, #660]	@ (80076dc <UART_SetConfig+0x338>)
 8007446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007448:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800744c:	2b28      	cmp	r3, #40	@ 0x28
 800744e:	d86d      	bhi.n	800752c <UART_SetConfig+0x188>
 8007450:	a201      	add	r2, pc, #4	@ (adr r2, 8007458 <UART_SetConfig+0xb4>)
 8007452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007456:	bf00      	nop
 8007458:	080074fd 	.word	0x080074fd
 800745c:	0800752d 	.word	0x0800752d
 8007460:	0800752d 	.word	0x0800752d
 8007464:	0800752d 	.word	0x0800752d
 8007468:	0800752d 	.word	0x0800752d
 800746c:	0800752d 	.word	0x0800752d
 8007470:	0800752d 	.word	0x0800752d
 8007474:	0800752d 	.word	0x0800752d
 8007478:	08007505 	.word	0x08007505
 800747c:	0800752d 	.word	0x0800752d
 8007480:	0800752d 	.word	0x0800752d
 8007484:	0800752d 	.word	0x0800752d
 8007488:	0800752d 	.word	0x0800752d
 800748c:	0800752d 	.word	0x0800752d
 8007490:	0800752d 	.word	0x0800752d
 8007494:	0800752d 	.word	0x0800752d
 8007498:	0800750d 	.word	0x0800750d
 800749c:	0800752d 	.word	0x0800752d
 80074a0:	0800752d 	.word	0x0800752d
 80074a4:	0800752d 	.word	0x0800752d
 80074a8:	0800752d 	.word	0x0800752d
 80074ac:	0800752d 	.word	0x0800752d
 80074b0:	0800752d 	.word	0x0800752d
 80074b4:	0800752d 	.word	0x0800752d
 80074b8:	08007515 	.word	0x08007515
 80074bc:	0800752d 	.word	0x0800752d
 80074c0:	0800752d 	.word	0x0800752d
 80074c4:	0800752d 	.word	0x0800752d
 80074c8:	0800752d 	.word	0x0800752d
 80074cc:	0800752d 	.word	0x0800752d
 80074d0:	0800752d 	.word	0x0800752d
 80074d4:	0800752d 	.word	0x0800752d
 80074d8:	0800751d 	.word	0x0800751d
 80074dc:	0800752d 	.word	0x0800752d
 80074e0:	0800752d 	.word	0x0800752d
 80074e4:	0800752d 	.word	0x0800752d
 80074e8:	0800752d 	.word	0x0800752d
 80074ec:	0800752d 	.word	0x0800752d
 80074f0:	0800752d 	.word	0x0800752d
 80074f4:	0800752d 	.word	0x0800752d
 80074f8:	08007525 	.word	0x08007525
 80074fc:	2301      	movs	r3, #1
 80074fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007502:	e222      	b.n	800794a <UART_SetConfig+0x5a6>
 8007504:	2304      	movs	r3, #4
 8007506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800750a:	e21e      	b.n	800794a <UART_SetConfig+0x5a6>
 800750c:	2308      	movs	r3, #8
 800750e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007512:	e21a      	b.n	800794a <UART_SetConfig+0x5a6>
 8007514:	2310      	movs	r3, #16
 8007516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800751a:	e216      	b.n	800794a <UART_SetConfig+0x5a6>
 800751c:	2320      	movs	r3, #32
 800751e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007522:	e212      	b.n	800794a <UART_SetConfig+0x5a6>
 8007524:	2340      	movs	r3, #64	@ 0x40
 8007526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800752a:	e20e      	b.n	800794a <UART_SetConfig+0x5a6>
 800752c:	2380      	movs	r3, #128	@ 0x80
 800752e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007532:	e20a      	b.n	800794a <UART_SetConfig+0x5a6>
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a69      	ldr	r2, [pc, #420]	@ (80076e0 <UART_SetConfig+0x33c>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d130      	bne.n	80075a0 <UART_SetConfig+0x1fc>
 800753e:	4b67      	ldr	r3, [pc, #412]	@ (80076dc <UART_SetConfig+0x338>)
 8007540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007542:	f003 0307 	and.w	r3, r3, #7
 8007546:	2b05      	cmp	r3, #5
 8007548:	d826      	bhi.n	8007598 <UART_SetConfig+0x1f4>
 800754a:	a201      	add	r2, pc, #4	@ (adr r2, 8007550 <UART_SetConfig+0x1ac>)
 800754c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007550:	08007569 	.word	0x08007569
 8007554:	08007571 	.word	0x08007571
 8007558:	08007579 	.word	0x08007579
 800755c:	08007581 	.word	0x08007581
 8007560:	08007589 	.word	0x08007589
 8007564:	08007591 	.word	0x08007591
 8007568:	2300      	movs	r3, #0
 800756a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800756e:	e1ec      	b.n	800794a <UART_SetConfig+0x5a6>
 8007570:	2304      	movs	r3, #4
 8007572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007576:	e1e8      	b.n	800794a <UART_SetConfig+0x5a6>
 8007578:	2308      	movs	r3, #8
 800757a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800757e:	e1e4      	b.n	800794a <UART_SetConfig+0x5a6>
 8007580:	2310      	movs	r3, #16
 8007582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007586:	e1e0      	b.n	800794a <UART_SetConfig+0x5a6>
 8007588:	2320      	movs	r3, #32
 800758a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800758e:	e1dc      	b.n	800794a <UART_SetConfig+0x5a6>
 8007590:	2340      	movs	r3, #64	@ 0x40
 8007592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007596:	e1d8      	b.n	800794a <UART_SetConfig+0x5a6>
 8007598:	2380      	movs	r3, #128	@ 0x80
 800759a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800759e:	e1d4      	b.n	800794a <UART_SetConfig+0x5a6>
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a4f      	ldr	r2, [pc, #316]	@ (80076e4 <UART_SetConfig+0x340>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d130      	bne.n	800760c <UART_SetConfig+0x268>
 80075aa:	4b4c      	ldr	r3, [pc, #304]	@ (80076dc <UART_SetConfig+0x338>)
 80075ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ae:	f003 0307 	and.w	r3, r3, #7
 80075b2:	2b05      	cmp	r3, #5
 80075b4:	d826      	bhi.n	8007604 <UART_SetConfig+0x260>
 80075b6:	a201      	add	r2, pc, #4	@ (adr r2, 80075bc <UART_SetConfig+0x218>)
 80075b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075bc:	080075d5 	.word	0x080075d5
 80075c0:	080075dd 	.word	0x080075dd
 80075c4:	080075e5 	.word	0x080075e5
 80075c8:	080075ed 	.word	0x080075ed
 80075cc:	080075f5 	.word	0x080075f5
 80075d0:	080075fd 	.word	0x080075fd
 80075d4:	2300      	movs	r3, #0
 80075d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075da:	e1b6      	b.n	800794a <UART_SetConfig+0x5a6>
 80075dc:	2304      	movs	r3, #4
 80075de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075e2:	e1b2      	b.n	800794a <UART_SetConfig+0x5a6>
 80075e4:	2308      	movs	r3, #8
 80075e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ea:	e1ae      	b.n	800794a <UART_SetConfig+0x5a6>
 80075ec:	2310      	movs	r3, #16
 80075ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075f2:	e1aa      	b.n	800794a <UART_SetConfig+0x5a6>
 80075f4:	2320      	movs	r3, #32
 80075f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075fa:	e1a6      	b.n	800794a <UART_SetConfig+0x5a6>
 80075fc:	2340      	movs	r3, #64	@ 0x40
 80075fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007602:	e1a2      	b.n	800794a <UART_SetConfig+0x5a6>
 8007604:	2380      	movs	r3, #128	@ 0x80
 8007606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800760a:	e19e      	b.n	800794a <UART_SetConfig+0x5a6>
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a35      	ldr	r2, [pc, #212]	@ (80076e8 <UART_SetConfig+0x344>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d130      	bne.n	8007678 <UART_SetConfig+0x2d4>
 8007616:	4b31      	ldr	r3, [pc, #196]	@ (80076dc <UART_SetConfig+0x338>)
 8007618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	2b05      	cmp	r3, #5
 8007620:	d826      	bhi.n	8007670 <UART_SetConfig+0x2cc>
 8007622:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <UART_SetConfig+0x284>)
 8007624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007628:	08007641 	.word	0x08007641
 800762c:	08007649 	.word	0x08007649
 8007630:	08007651 	.word	0x08007651
 8007634:	08007659 	.word	0x08007659
 8007638:	08007661 	.word	0x08007661
 800763c:	08007669 	.word	0x08007669
 8007640:	2300      	movs	r3, #0
 8007642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007646:	e180      	b.n	800794a <UART_SetConfig+0x5a6>
 8007648:	2304      	movs	r3, #4
 800764a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800764e:	e17c      	b.n	800794a <UART_SetConfig+0x5a6>
 8007650:	2308      	movs	r3, #8
 8007652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007656:	e178      	b.n	800794a <UART_SetConfig+0x5a6>
 8007658:	2310      	movs	r3, #16
 800765a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800765e:	e174      	b.n	800794a <UART_SetConfig+0x5a6>
 8007660:	2320      	movs	r3, #32
 8007662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007666:	e170      	b.n	800794a <UART_SetConfig+0x5a6>
 8007668:	2340      	movs	r3, #64	@ 0x40
 800766a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800766e:	e16c      	b.n	800794a <UART_SetConfig+0x5a6>
 8007670:	2380      	movs	r3, #128	@ 0x80
 8007672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007676:	e168      	b.n	800794a <UART_SetConfig+0x5a6>
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a1b      	ldr	r2, [pc, #108]	@ (80076ec <UART_SetConfig+0x348>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d142      	bne.n	8007708 <UART_SetConfig+0x364>
 8007682:	4b16      	ldr	r3, [pc, #88]	@ (80076dc <UART_SetConfig+0x338>)
 8007684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007686:	f003 0307 	and.w	r3, r3, #7
 800768a:	2b05      	cmp	r3, #5
 800768c:	d838      	bhi.n	8007700 <UART_SetConfig+0x35c>
 800768e:	a201      	add	r2, pc, #4	@ (adr r2, 8007694 <UART_SetConfig+0x2f0>)
 8007690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007694:	080076ad 	.word	0x080076ad
 8007698:	080076b5 	.word	0x080076b5
 800769c:	080076bd 	.word	0x080076bd
 80076a0:	080076c5 	.word	0x080076c5
 80076a4:	080076f1 	.word	0x080076f1
 80076a8:	080076f9 	.word	0x080076f9
 80076ac:	2300      	movs	r3, #0
 80076ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076b2:	e14a      	b.n	800794a <UART_SetConfig+0x5a6>
 80076b4:	2304      	movs	r3, #4
 80076b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ba:	e146      	b.n	800794a <UART_SetConfig+0x5a6>
 80076bc:	2308      	movs	r3, #8
 80076be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076c2:	e142      	b.n	800794a <UART_SetConfig+0x5a6>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ca:	e13e      	b.n	800794a <UART_SetConfig+0x5a6>
 80076cc:	cfff69f3 	.word	0xcfff69f3
 80076d0:	58000c00 	.word	0x58000c00
 80076d4:	11fff4ff 	.word	0x11fff4ff
 80076d8:	40011000 	.word	0x40011000
 80076dc:	58024400 	.word	0x58024400
 80076e0:	40004400 	.word	0x40004400
 80076e4:	40004800 	.word	0x40004800
 80076e8:	40004c00 	.word	0x40004c00
 80076ec:	40005000 	.word	0x40005000
 80076f0:	2320      	movs	r3, #32
 80076f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076f6:	e128      	b.n	800794a <UART_SetConfig+0x5a6>
 80076f8:	2340      	movs	r3, #64	@ 0x40
 80076fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076fe:	e124      	b.n	800794a <UART_SetConfig+0x5a6>
 8007700:	2380      	movs	r3, #128	@ 0x80
 8007702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007706:	e120      	b.n	800794a <UART_SetConfig+0x5a6>
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4acb      	ldr	r2, [pc, #812]	@ (8007a3c <UART_SetConfig+0x698>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d176      	bne.n	8007800 <UART_SetConfig+0x45c>
 8007712:	4bcb      	ldr	r3, [pc, #812]	@ (8007a40 <UART_SetConfig+0x69c>)
 8007714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007716:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800771a:	2b28      	cmp	r3, #40	@ 0x28
 800771c:	d86c      	bhi.n	80077f8 <UART_SetConfig+0x454>
 800771e:	a201      	add	r2, pc, #4	@ (adr r2, 8007724 <UART_SetConfig+0x380>)
 8007720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007724:	080077c9 	.word	0x080077c9
 8007728:	080077f9 	.word	0x080077f9
 800772c:	080077f9 	.word	0x080077f9
 8007730:	080077f9 	.word	0x080077f9
 8007734:	080077f9 	.word	0x080077f9
 8007738:	080077f9 	.word	0x080077f9
 800773c:	080077f9 	.word	0x080077f9
 8007740:	080077f9 	.word	0x080077f9
 8007744:	080077d1 	.word	0x080077d1
 8007748:	080077f9 	.word	0x080077f9
 800774c:	080077f9 	.word	0x080077f9
 8007750:	080077f9 	.word	0x080077f9
 8007754:	080077f9 	.word	0x080077f9
 8007758:	080077f9 	.word	0x080077f9
 800775c:	080077f9 	.word	0x080077f9
 8007760:	080077f9 	.word	0x080077f9
 8007764:	080077d9 	.word	0x080077d9
 8007768:	080077f9 	.word	0x080077f9
 800776c:	080077f9 	.word	0x080077f9
 8007770:	080077f9 	.word	0x080077f9
 8007774:	080077f9 	.word	0x080077f9
 8007778:	080077f9 	.word	0x080077f9
 800777c:	080077f9 	.word	0x080077f9
 8007780:	080077f9 	.word	0x080077f9
 8007784:	080077e1 	.word	0x080077e1
 8007788:	080077f9 	.word	0x080077f9
 800778c:	080077f9 	.word	0x080077f9
 8007790:	080077f9 	.word	0x080077f9
 8007794:	080077f9 	.word	0x080077f9
 8007798:	080077f9 	.word	0x080077f9
 800779c:	080077f9 	.word	0x080077f9
 80077a0:	080077f9 	.word	0x080077f9
 80077a4:	080077e9 	.word	0x080077e9
 80077a8:	080077f9 	.word	0x080077f9
 80077ac:	080077f9 	.word	0x080077f9
 80077b0:	080077f9 	.word	0x080077f9
 80077b4:	080077f9 	.word	0x080077f9
 80077b8:	080077f9 	.word	0x080077f9
 80077bc:	080077f9 	.word	0x080077f9
 80077c0:	080077f9 	.word	0x080077f9
 80077c4:	080077f1 	.word	0x080077f1
 80077c8:	2301      	movs	r3, #1
 80077ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ce:	e0bc      	b.n	800794a <UART_SetConfig+0x5a6>
 80077d0:	2304      	movs	r3, #4
 80077d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077d6:	e0b8      	b.n	800794a <UART_SetConfig+0x5a6>
 80077d8:	2308      	movs	r3, #8
 80077da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077de:	e0b4      	b.n	800794a <UART_SetConfig+0x5a6>
 80077e0:	2310      	movs	r3, #16
 80077e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077e6:	e0b0      	b.n	800794a <UART_SetConfig+0x5a6>
 80077e8:	2320      	movs	r3, #32
 80077ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ee:	e0ac      	b.n	800794a <UART_SetConfig+0x5a6>
 80077f0:	2340      	movs	r3, #64	@ 0x40
 80077f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077f6:	e0a8      	b.n	800794a <UART_SetConfig+0x5a6>
 80077f8:	2380      	movs	r3, #128	@ 0x80
 80077fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077fe:	e0a4      	b.n	800794a <UART_SetConfig+0x5a6>
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a8f      	ldr	r2, [pc, #572]	@ (8007a44 <UART_SetConfig+0x6a0>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d130      	bne.n	800786c <UART_SetConfig+0x4c8>
 800780a:	4b8d      	ldr	r3, [pc, #564]	@ (8007a40 <UART_SetConfig+0x69c>)
 800780c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	2b05      	cmp	r3, #5
 8007814:	d826      	bhi.n	8007864 <UART_SetConfig+0x4c0>
 8007816:	a201      	add	r2, pc, #4	@ (adr r2, 800781c <UART_SetConfig+0x478>)
 8007818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781c:	08007835 	.word	0x08007835
 8007820:	0800783d 	.word	0x0800783d
 8007824:	08007845 	.word	0x08007845
 8007828:	0800784d 	.word	0x0800784d
 800782c:	08007855 	.word	0x08007855
 8007830:	0800785d 	.word	0x0800785d
 8007834:	2300      	movs	r3, #0
 8007836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800783a:	e086      	b.n	800794a <UART_SetConfig+0x5a6>
 800783c:	2304      	movs	r3, #4
 800783e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007842:	e082      	b.n	800794a <UART_SetConfig+0x5a6>
 8007844:	2308      	movs	r3, #8
 8007846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800784a:	e07e      	b.n	800794a <UART_SetConfig+0x5a6>
 800784c:	2310      	movs	r3, #16
 800784e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007852:	e07a      	b.n	800794a <UART_SetConfig+0x5a6>
 8007854:	2320      	movs	r3, #32
 8007856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800785a:	e076      	b.n	800794a <UART_SetConfig+0x5a6>
 800785c:	2340      	movs	r3, #64	@ 0x40
 800785e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007862:	e072      	b.n	800794a <UART_SetConfig+0x5a6>
 8007864:	2380      	movs	r3, #128	@ 0x80
 8007866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800786a:	e06e      	b.n	800794a <UART_SetConfig+0x5a6>
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a75      	ldr	r2, [pc, #468]	@ (8007a48 <UART_SetConfig+0x6a4>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d130      	bne.n	80078d8 <UART_SetConfig+0x534>
 8007876:	4b72      	ldr	r3, [pc, #456]	@ (8007a40 <UART_SetConfig+0x69c>)
 8007878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800787a:	f003 0307 	and.w	r3, r3, #7
 800787e:	2b05      	cmp	r3, #5
 8007880:	d826      	bhi.n	80078d0 <UART_SetConfig+0x52c>
 8007882:	a201      	add	r2, pc, #4	@ (adr r2, 8007888 <UART_SetConfig+0x4e4>)
 8007884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007888:	080078a1 	.word	0x080078a1
 800788c:	080078a9 	.word	0x080078a9
 8007890:	080078b1 	.word	0x080078b1
 8007894:	080078b9 	.word	0x080078b9
 8007898:	080078c1 	.word	0x080078c1
 800789c:	080078c9 	.word	0x080078c9
 80078a0:	2300      	movs	r3, #0
 80078a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078a6:	e050      	b.n	800794a <UART_SetConfig+0x5a6>
 80078a8:	2304      	movs	r3, #4
 80078aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ae:	e04c      	b.n	800794a <UART_SetConfig+0x5a6>
 80078b0:	2308      	movs	r3, #8
 80078b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078b6:	e048      	b.n	800794a <UART_SetConfig+0x5a6>
 80078b8:	2310      	movs	r3, #16
 80078ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078be:	e044      	b.n	800794a <UART_SetConfig+0x5a6>
 80078c0:	2320      	movs	r3, #32
 80078c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078c6:	e040      	b.n	800794a <UART_SetConfig+0x5a6>
 80078c8:	2340      	movs	r3, #64	@ 0x40
 80078ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ce:	e03c      	b.n	800794a <UART_SetConfig+0x5a6>
 80078d0:	2380      	movs	r3, #128	@ 0x80
 80078d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078d6:	e038      	b.n	800794a <UART_SetConfig+0x5a6>
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a5b      	ldr	r2, [pc, #364]	@ (8007a4c <UART_SetConfig+0x6a8>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d130      	bne.n	8007944 <UART_SetConfig+0x5a0>
 80078e2:	4b57      	ldr	r3, [pc, #348]	@ (8007a40 <UART_SetConfig+0x69c>)
 80078e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e6:	f003 0307 	and.w	r3, r3, #7
 80078ea:	2b05      	cmp	r3, #5
 80078ec:	d826      	bhi.n	800793c <UART_SetConfig+0x598>
 80078ee:	a201      	add	r2, pc, #4	@ (adr r2, 80078f4 <UART_SetConfig+0x550>)
 80078f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f4:	0800790d 	.word	0x0800790d
 80078f8:	08007915 	.word	0x08007915
 80078fc:	0800791d 	.word	0x0800791d
 8007900:	08007925 	.word	0x08007925
 8007904:	0800792d 	.word	0x0800792d
 8007908:	08007935 	.word	0x08007935
 800790c:	2302      	movs	r3, #2
 800790e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007912:	e01a      	b.n	800794a <UART_SetConfig+0x5a6>
 8007914:	2304      	movs	r3, #4
 8007916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800791a:	e016      	b.n	800794a <UART_SetConfig+0x5a6>
 800791c:	2308      	movs	r3, #8
 800791e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007922:	e012      	b.n	800794a <UART_SetConfig+0x5a6>
 8007924:	2310      	movs	r3, #16
 8007926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800792a:	e00e      	b.n	800794a <UART_SetConfig+0x5a6>
 800792c:	2320      	movs	r3, #32
 800792e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007932:	e00a      	b.n	800794a <UART_SetConfig+0x5a6>
 8007934:	2340      	movs	r3, #64	@ 0x40
 8007936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800793a:	e006      	b.n	800794a <UART_SetConfig+0x5a6>
 800793c:	2380      	movs	r3, #128	@ 0x80
 800793e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007942:	e002      	b.n	800794a <UART_SetConfig+0x5a6>
 8007944:	2380      	movs	r3, #128	@ 0x80
 8007946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a3f      	ldr	r2, [pc, #252]	@ (8007a4c <UART_SetConfig+0x6a8>)
 8007950:	4293      	cmp	r3, r2
 8007952:	f040 80f8 	bne.w	8007b46 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007956:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800795a:	2b20      	cmp	r3, #32
 800795c:	dc46      	bgt.n	80079ec <UART_SetConfig+0x648>
 800795e:	2b02      	cmp	r3, #2
 8007960:	f2c0 8082 	blt.w	8007a68 <UART_SetConfig+0x6c4>
 8007964:	3b02      	subs	r3, #2
 8007966:	2b1e      	cmp	r3, #30
 8007968:	d87e      	bhi.n	8007a68 <UART_SetConfig+0x6c4>
 800796a:	a201      	add	r2, pc, #4	@ (adr r2, 8007970 <UART_SetConfig+0x5cc>)
 800796c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007970:	080079f3 	.word	0x080079f3
 8007974:	08007a69 	.word	0x08007a69
 8007978:	080079fb 	.word	0x080079fb
 800797c:	08007a69 	.word	0x08007a69
 8007980:	08007a69 	.word	0x08007a69
 8007984:	08007a69 	.word	0x08007a69
 8007988:	08007a0b 	.word	0x08007a0b
 800798c:	08007a69 	.word	0x08007a69
 8007990:	08007a69 	.word	0x08007a69
 8007994:	08007a69 	.word	0x08007a69
 8007998:	08007a69 	.word	0x08007a69
 800799c:	08007a69 	.word	0x08007a69
 80079a0:	08007a69 	.word	0x08007a69
 80079a4:	08007a69 	.word	0x08007a69
 80079a8:	08007a1b 	.word	0x08007a1b
 80079ac:	08007a69 	.word	0x08007a69
 80079b0:	08007a69 	.word	0x08007a69
 80079b4:	08007a69 	.word	0x08007a69
 80079b8:	08007a69 	.word	0x08007a69
 80079bc:	08007a69 	.word	0x08007a69
 80079c0:	08007a69 	.word	0x08007a69
 80079c4:	08007a69 	.word	0x08007a69
 80079c8:	08007a69 	.word	0x08007a69
 80079cc:	08007a69 	.word	0x08007a69
 80079d0:	08007a69 	.word	0x08007a69
 80079d4:	08007a69 	.word	0x08007a69
 80079d8:	08007a69 	.word	0x08007a69
 80079dc:	08007a69 	.word	0x08007a69
 80079e0:	08007a69 	.word	0x08007a69
 80079e4:	08007a69 	.word	0x08007a69
 80079e8:	08007a5b 	.word	0x08007a5b
 80079ec:	2b40      	cmp	r3, #64	@ 0x40
 80079ee:	d037      	beq.n	8007a60 <UART_SetConfig+0x6bc>
 80079f0:	e03a      	b.n	8007a68 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80079f2:	f7fd fb21 	bl	8005038 <HAL_RCCEx_GetD3PCLK1Freq>
 80079f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80079f8:	e03c      	b.n	8007a74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7fd fb30 	bl	8005064 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a08:	e034      	b.n	8007a74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a0a:	f107 0318 	add.w	r3, r7, #24
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fd fc7c 	bl	800530c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a18:	e02c      	b.n	8007a74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a1a:	4b09      	ldr	r3, [pc, #36]	@ (8007a40 <UART_SetConfig+0x69c>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d016      	beq.n	8007a54 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007a26:	4b06      	ldr	r3, [pc, #24]	@ (8007a40 <UART_SetConfig+0x69c>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	08db      	lsrs	r3, r3, #3
 8007a2c:	f003 0303 	and.w	r3, r3, #3
 8007a30:	4a07      	ldr	r2, [pc, #28]	@ (8007a50 <UART_SetConfig+0x6ac>)
 8007a32:	fa22 f303 	lsr.w	r3, r2, r3
 8007a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007a38:	e01c      	b.n	8007a74 <UART_SetConfig+0x6d0>
 8007a3a:	bf00      	nop
 8007a3c:	40011400 	.word	0x40011400
 8007a40:	58024400 	.word	0x58024400
 8007a44:	40007800 	.word	0x40007800
 8007a48:	40007c00 	.word	0x40007c00
 8007a4c:	58000c00 	.word	0x58000c00
 8007a50:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007a54:	4b9d      	ldr	r3, [pc, #628]	@ (8007ccc <UART_SetConfig+0x928>)
 8007a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a58:	e00c      	b.n	8007a74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007a5a:	4b9d      	ldr	r3, [pc, #628]	@ (8007cd0 <UART_SetConfig+0x92c>)
 8007a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a5e:	e009      	b.n	8007a74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a66:	e005      	b.n	8007a74 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007a72:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 81de 	beq.w	8007e38 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a80:	4a94      	ldr	r2, [pc, #592]	@ (8007cd4 <UART_SetConfig+0x930>)
 8007a82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a86:	461a      	mov	r2, r3
 8007a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a8e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	4613      	mov	r3, r2
 8007a96:	005b      	lsls	r3, r3, #1
 8007a98:	4413      	add	r3, r2
 8007a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d305      	bcc.n	8007aac <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d903      	bls.n	8007ab4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ab2:	e1c1      	b.n	8007e38 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	60bb      	str	r3, [r7, #8]
 8007aba:	60fa      	str	r2, [r7, #12]
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac0:	4a84      	ldr	r2, [pc, #528]	@ (8007cd4 <UART_SetConfig+0x930>)
 8007ac2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	2200      	movs	r2, #0
 8007aca:	603b      	str	r3, [r7, #0]
 8007acc:	607a      	str	r2, [r7, #4]
 8007ace:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ad2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007ad6:	f7f8 fe17 	bl	8000708 <__aeabi_uldivmod>
 8007ada:	4602      	mov	r2, r0
 8007adc:	460b      	mov	r3, r1
 8007ade:	4610      	mov	r0, r2
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	f04f 0200 	mov.w	r2, #0
 8007ae6:	f04f 0300 	mov.w	r3, #0
 8007aea:	020b      	lsls	r3, r1, #8
 8007aec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007af0:	0202      	lsls	r2, r0, #8
 8007af2:	6979      	ldr	r1, [r7, #20]
 8007af4:	6849      	ldr	r1, [r1, #4]
 8007af6:	0849      	lsrs	r1, r1, #1
 8007af8:	2000      	movs	r0, #0
 8007afa:	460c      	mov	r4, r1
 8007afc:	4605      	mov	r5, r0
 8007afe:	eb12 0804 	adds.w	r8, r2, r4
 8007b02:	eb43 0905 	adc.w	r9, r3, r5
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	469a      	mov	sl, r3
 8007b0e:	4693      	mov	fp, r2
 8007b10:	4652      	mov	r2, sl
 8007b12:	465b      	mov	r3, fp
 8007b14:	4640      	mov	r0, r8
 8007b16:	4649      	mov	r1, r9
 8007b18:	f7f8 fdf6 	bl	8000708 <__aeabi_uldivmod>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	460b      	mov	r3, r1
 8007b20:	4613      	mov	r3, r2
 8007b22:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b2a:	d308      	bcc.n	8007b3e <UART_SetConfig+0x79a>
 8007b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b32:	d204      	bcs.n	8007b3e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007b3a:	60da      	str	r2, [r3, #12]
 8007b3c:	e17c      	b.n	8007e38 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007b44:	e178      	b.n	8007e38 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	69db      	ldr	r3, [r3, #28]
 8007b4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b4e:	f040 80c5 	bne.w	8007cdc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007b52:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b56:	2b20      	cmp	r3, #32
 8007b58:	dc48      	bgt.n	8007bec <UART_SetConfig+0x848>
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	db7b      	blt.n	8007c56 <UART_SetConfig+0x8b2>
 8007b5e:	2b20      	cmp	r3, #32
 8007b60:	d879      	bhi.n	8007c56 <UART_SetConfig+0x8b2>
 8007b62:	a201      	add	r2, pc, #4	@ (adr r2, 8007b68 <UART_SetConfig+0x7c4>)
 8007b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b68:	08007bf3 	.word	0x08007bf3
 8007b6c:	08007bfb 	.word	0x08007bfb
 8007b70:	08007c57 	.word	0x08007c57
 8007b74:	08007c57 	.word	0x08007c57
 8007b78:	08007c03 	.word	0x08007c03
 8007b7c:	08007c57 	.word	0x08007c57
 8007b80:	08007c57 	.word	0x08007c57
 8007b84:	08007c57 	.word	0x08007c57
 8007b88:	08007c13 	.word	0x08007c13
 8007b8c:	08007c57 	.word	0x08007c57
 8007b90:	08007c57 	.word	0x08007c57
 8007b94:	08007c57 	.word	0x08007c57
 8007b98:	08007c57 	.word	0x08007c57
 8007b9c:	08007c57 	.word	0x08007c57
 8007ba0:	08007c57 	.word	0x08007c57
 8007ba4:	08007c57 	.word	0x08007c57
 8007ba8:	08007c23 	.word	0x08007c23
 8007bac:	08007c57 	.word	0x08007c57
 8007bb0:	08007c57 	.word	0x08007c57
 8007bb4:	08007c57 	.word	0x08007c57
 8007bb8:	08007c57 	.word	0x08007c57
 8007bbc:	08007c57 	.word	0x08007c57
 8007bc0:	08007c57 	.word	0x08007c57
 8007bc4:	08007c57 	.word	0x08007c57
 8007bc8:	08007c57 	.word	0x08007c57
 8007bcc:	08007c57 	.word	0x08007c57
 8007bd0:	08007c57 	.word	0x08007c57
 8007bd4:	08007c57 	.word	0x08007c57
 8007bd8:	08007c57 	.word	0x08007c57
 8007bdc:	08007c57 	.word	0x08007c57
 8007be0:	08007c57 	.word	0x08007c57
 8007be4:	08007c57 	.word	0x08007c57
 8007be8:	08007c49 	.word	0x08007c49
 8007bec:	2b40      	cmp	r3, #64	@ 0x40
 8007bee:	d02e      	beq.n	8007c4e <UART_SetConfig+0x8aa>
 8007bf0:	e031      	b.n	8007c56 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bf2:	f7fb ffa9 	bl	8003b48 <HAL_RCC_GetPCLK1Freq>
 8007bf6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007bf8:	e033      	b.n	8007c62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bfa:	f7fb ffbb 	bl	8003b74 <HAL_RCC_GetPCLK2Freq>
 8007bfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007c00:	e02f      	b.n	8007c62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7fd fa2c 	bl	8005064 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c10:	e027      	b.n	8007c62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c12:	f107 0318 	add.w	r3, r7, #24
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7fd fb78 	bl	800530c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c20:	e01f      	b.n	8007c62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c22:	4b2d      	ldr	r3, [pc, #180]	@ (8007cd8 <UART_SetConfig+0x934>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0320 	and.w	r3, r3, #32
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d009      	beq.n	8007c42 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8007cd8 <UART_SetConfig+0x934>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	08db      	lsrs	r3, r3, #3
 8007c34:	f003 0303 	and.w	r3, r3, #3
 8007c38:	4a24      	ldr	r2, [pc, #144]	@ (8007ccc <UART_SetConfig+0x928>)
 8007c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8007c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c40:	e00f      	b.n	8007c62 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007c42:	4b22      	ldr	r3, [pc, #136]	@ (8007ccc <UART_SetConfig+0x928>)
 8007c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c46:	e00c      	b.n	8007c62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c48:	4b21      	ldr	r3, [pc, #132]	@ (8007cd0 <UART_SetConfig+0x92c>)
 8007c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c4c:	e009      	b.n	8007c62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c54:	e005      	b.n	8007c62 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007c60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 80e7 	beq.w	8007e38 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6e:	4a19      	ldr	r2, [pc, #100]	@ (8007cd4 <UART_SetConfig+0x930>)
 8007c70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c74:	461a      	mov	r2, r3
 8007c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c78:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c7c:	005a      	lsls	r2, r3, #1
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	085b      	lsrs	r3, r3, #1
 8007c84:	441a      	add	r2, r3
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c92:	2b0f      	cmp	r3, #15
 8007c94:	d916      	bls.n	8007cc4 <UART_SetConfig+0x920>
 8007c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c9c:	d212      	bcs.n	8007cc4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	f023 030f 	bic.w	r3, r3, #15
 8007ca6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007caa:	085b      	lsrs	r3, r3, #1
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	f003 0307 	and.w	r3, r3, #7
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007cc0:	60da      	str	r2, [r3, #12]
 8007cc2:	e0b9      	b.n	8007e38 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007cca:	e0b5      	b.n	8007e38 <UART_SetConfig+0xa94>
 8007ccc:	03d09000 	.word	0x03d09000
 8007cd0:	003d0900 	.word	0x003d0900
 8007cd4:	0800f780 	.word	0x0800f780
 8007cd8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007cdc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007ce0:	2b20      	cmp	r3, #32
 8007ce2:	dc49      	bgt.n	8007d78 <UART_SetConfig+0x9d4>
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	db7c      	blt.n	8007de2 <UART_SetConfig+0xa3e>
 8007ce8:	2b20      	cmp	r3, #32
 8007cea:	d87a      	bhi.n	8007de2 <UART_SetConfig+0xa3e>
 8007cec:	a201      	add	r2, pc, #4	@ (adr r2, 8007cf4 <UART_SetConfig+0x950>)
 8007cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cf2:	bf00      	nop
 8007cf4:	08007d7f 	.word	0x08007d7f
 8007cf8:	08007d87 	.word	0x08007d87
 8007cfc:	08007de3 	.word	0x08007de3
 8007d00:	08007de3 	.word	0x08007de3
 8007d04:	08007d8f 	.word	0x08007d8f
 8007d08:	08007de3 	.word	0x08007de3
 8007d0c:	08007de3 	.word	0x08007de3
 8007d10:	08007de3 	.word	0x08007de3
 8007d14:	08007d9f 	.word	0x08007d9f
 8007d18:	08007de3 	.word	0x08007de3
 8007d1c:	08007de3 	.word	0x08007de3
 8007d20:	08007de3 	.word	0x08007de3
 8007d24:	08007de3 	.word	0x08007de3
 8007d28:	08007de3 	.word	0x08007de3
 8007d2c:	08007de3 	.word	0x08007de3
 8007d30:	08007de3 	.word	0x08007de3
 8007d34:	08007daf 	.word	0x08007daf
 8007d38:	08007de3 	.word	0x08007de3
 8007d3c:	08007de3 	.word	0x08007de3
 8007d40:	08007de3 	.word	0x08007de3
 8007d44:	08007de3 	.word	0x08007de3
 8007d48:	08007de3 	.word	0x08007de3
 8007d4c:	08007de3 	.word	0x08007de3
 8007d50:	08007de3 	.word	0x08007de3
 8007d54:	08007de3 	.word	0x08007de3
 8007d58:	08007de3 	.word	0x08007de3
 8007d5c:	08007de3 	.word	0x08007de3
 8007d60:	08007de3 	.word	0x08007de3
 8007d64:	08007de3 	.word	0x08007de3
 8007d68:	08007de3 	.word	0x08007de3
 8007d6c:	08007de3 	.word	0x08007de3
 8007d70:	08007de3 	.word	0x08007de3
 8007d74:	08007dd5 	.word	0x08007dd5
 8007d78:	2b40      	cmp	r3, #64	@ 0x40
 8007d7a:	d02e      	beq.n	8007dda <UART_SetConfig+0xa36>
 8007d7c:	e031      	b.n	8007de2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d7e:	f7fb fee3 	bl	8003b48 <HAL_RCC_GetPCLK1Freq>
 8007d82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007d84:	e033      	b.n	8007dee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d86:	f7fb fef5 	bl	8003b74 <HAL_RCC_GetPCLK2Freq>
 8007d8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007d8c:	e02f      	b.n	8007dee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7fd f966 	bl	8005064 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d9c:	e027      	b.n	8007dee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d9e:	f107 0318 	add.w	r3, r7, #24
 8007da2:	4618      	mov	r0, r3
 8007da4:	f7fd fab2 	bl	800530c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dac:	e01f      	b.n	8007dee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007dae:	4b2d      	ldr	r3, [pc, #180]	@ (8007e64 <UART_SetConfig+0xac0>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f003 0320 	and.w	r3, r3, #32
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d009      	beq.n	8007dce <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007dba:	4b2a      	ldr	r3, [pc, #168]	@ (8007e64 <UART_SetConfig+0xac0>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	08db      	lsrs	r3, r3, #3
 8007dc0:	f003 0303 	and.w	r3, r3, #3
 8007dc4:	4a28      	ldr	r2, [pc, #160]	@ (8007e68 <UART_SetConfig+0xac4>)
 8007dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8007dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007dcc:	e00f      	b.n	8007dee <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007dce:	4b26      	ldr	r3, [pc, #152]	@ (8007e68 <UART_SetConfig+0xac4>)
 8007dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dd2:	e00c      	b.n	8007dee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007dd4:	4b25      	ldr	r3, [pc, #148]	@ (8007e6c <UART_SetConfig+0xac8>)
 8007dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dd8:	e009      	b.n	8007dee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007de0:	e005      	b.n	8007dee <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007de2:	2300      	movs	r3, #0
 8007de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007dec:	bf00      	nop
    }

    if (pclk != 0U)
 8007dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d021      	beq.n	8007e38 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df8:	4a1d      	ldr	r2, [pc, #116]	@ (8007e70 <UART_SetConfig+0xacc>)
 8007dfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e02:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	085b      	lsrs	r3, r3, #1
 8007e0c:	441a      	add	r2, r3
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e16:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e1a:	2b0f      	cmp	r3, #15
 8007e1c:	d909      	bls.n	8007e32 <UART_SetConfig+0xa8e>
 8007e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e24:	d205      	bcs.n	8007e32 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60da      	str	r2, [r3, #12]
 8007e30:	e002      	b.n	8007e38 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007e32:	2301      	movs	r3, #1
 8007e34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	2200      	movs	r2, #0
 8007e52:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e54:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3748      	adds	r7, #72	@ 0x48
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e62:	bf00      	nop
 8007e64:	58024400 	.word	0x58024400
 8007e68:	03d09000 	.word	0x03d09000
 8007e6c:	003d0900 	.word	0x003d0900
 8007e70:	0800f780 	.word	0x0800f780

08007e74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e80:	f003 0308 	and.w	r3, r3, #8
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d00a      	beq.n	8007e9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea2:	f003 0301 	and.w	r3, r3, #1
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00a      	beq.n	8007ec0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	430a      	orrs	r2, r1
 8007ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ec4:	f003 0302 	and.w	r3, r3, #2
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d00a      	beq.n	8007ee2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	430a      	orrs	r2, r1
 8007ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee6:	f003 0304 	and.w	r3, r3, #4
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00a      	beq.n	8007f04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	430a      	orrs	r2, r1
 8007f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f08:	f003 0310 	and.w	r3, r3, #16
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00a      	beq.n	8007f26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	430a      	orrs	r2, r1
 8007f24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f2a:	f003 0320 	and.w	r3, r3, #32
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d00a      	beq.n	8007f48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	430a      	orrs	r2, r1
 8007f46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d01a      	beq.n	8007f8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	430a      	orrs	r2, r1
 8007f68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f72:	d10a      	bne.n	8007f8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	430a      	orrs	r2, r1
 8007f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00a      	beq.n	8007fac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	430a      	orrs	r2, r1
 8007faa:	605a      	str	r2, [r3, #4]
  }
}
 8007fac:	bf00      	nop
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b098      	sub	sp, #96	@ 0x60
 8007fbc:	af02      	add	r7, sp, #8
 8007fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fc8:	f7f9 fd2c 	bl	8001a24 <HAL_GetTick>
 8007fcc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 0308 	and.w	r3, r3, #8
 8007fd8:	2b08      	cmp	r3, #8
 8007fda:	d12f      	bne.n	800803c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007fe0:	9300      	str	r3, [sp, #0]
 8007fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 f88e 	bl	800810c <UART_WaitOnFlagUntilTimeout>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d022      	beq.n	800803c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ffe:	e853 3f00 	ldrex	r3, [r3]
 8008002:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008006:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800800a:	653b      	str	r3, [r7, #80]	@ 0x50
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	461a      	mov	r2, r3
 8008012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008014:	647b      	str	r3, [r7, #68]	@ 0x44
 8008016:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008018:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800801a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800801c:	e841 2300 	strex	r3, r2, [r1]
 8008020:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1e6      	bne.n	8007ff6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2220      	movs	r2, #32
 800802c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e063      	b.n	8008104 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f003 0304 	and.w	r3, r3, #4
 8008046:	2b04      	cmp	r3, #4
 8008048:	d149      	bne.n	80080de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800804a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008052:	2200      	movs	r2, #0
 8008054:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f000 f857 	bl	800810c <UART_WaitOnFlagUntilTimeout>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d03c      	beq.n	80080de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806c:	e853 3f00 	ldrex	r3, [r3]
 8008070:	623b      	str	r3, [r7, #32]
   return(result);
 8008072:	6a3b      	ldr	r3, [r7, #32]
 8008074:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008078:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	461a      	mov	r2, r3
 8008080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008082:	633b      	str	r3, [r7, #48]	@ 0x30
 8008084:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008086:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008088:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800808a:	e841 2300 	strex	r3, r2, [r1]
 800808e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008092:	2b00      	cmp	r3, #0
 8008094:	d1e6      	bne.n	8008064 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	3308      	adds	r3, #8
 800809c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	e853 3f00 	ldrex	r3, [r3]
 80080a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f023 0301 	bic.w	r3, r3, #1
 80080ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	3308      	adds	r3, #8
 80080b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080b6:	61fa      	str	r2, [r7, #28]
 80080b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ba:	69b9      	ldr	r1, [r7, #24]
 80080bc:	69fa      	ldr	r2, [r7, #28]
 80080be:	e841 2300 	strex	r3, r2, [r1]
 80080c2:	617b      	str	r3, [r7, #20]
   return(result);
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d1e5      	bne.n	8008096 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2220      	movs	r2, #32
 80080ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e012      	b.n	8008104 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2220      	movs	r2, #32
 80080e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2220      	movs	r2, #32
 80080ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3758      	adds	r7, #88	@ 0x58
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	603b      	str	r3, [r7, #0]
 8008118:	4613      	mov	r3, r2
 800811a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800811c:	e04f      	b.n	80081be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008124:	d04b      	beq.n	80081be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008126:	f7f9 fc7d 	bl	8001a24 <HAL_GetTick>
 800812a:	4602      	mov	r2, r0
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	1ad3      	subs	r3, r2, r3
 8008130:	69ba      	ldr	r2, [r7, #24]
 8008132:	429a      	cmp	r2, r3
 8008134:	d302      	bcc.n	800813c <UART_WaitOnFlagUntilTimeout+0x30>
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d101      	bne.n	8008140 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800813c:	2303      	movs	r3, #3
 800813e:	e04e      	b.n	80081de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 0304 	and.w	r3, r3, #4
 800814a:	2b00      	cmp	r3, #0
 800814c:	d037      	beq.n	80081be <UART_WaitOnFlagUntilTimeout+0xb2>
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	2b80      	cmp	r3, #128	@ 0x80
 8008152:	d034      	beq.n	80081be <UART_WaitOnFlagUntilTimeout+0xb2>
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	2b40      	cmp	r3, #64	@ 0x40
 8008158:	d031      	beq.n	80081be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	69db      	ldr	r3, [r3, #28]
 8008160:	f003 0308 	and.w	r3, r3, #8
 8008164:	2b08      	cmp	r3, #8
 8008166:	d110      	bne.n	800818a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2208      	movs	r2, #8
 800816e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f000 f839 	bl	80081e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2208      	movs	r2, #8
 800817a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2200      	movs	r2, #0
 8008182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e029      	b.n	80081de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	69db      	ldr	r3, [r3, #28]
 8008190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008194:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008198:	d111      	bne.n	80081be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f000 f81f 	bl	80081e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2220      	movs	r2, #32
 80081ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e00f      	b.n	80081de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	69da      	ldr	r2, [r3, #28]
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	4013      	ands	r3, r2
 80081c8:	68ba      	ldr	r2, [r7, #8]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	bf0c      	ite	eq
 80081ce:	2301      	moveq	r3, #1
 80081d0:	2300      	movne	r3, #0
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	461a      	mov	r2, r3
 80081d6:	79fb      	ldrb	r3, [r7, #7]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d0a0      	beq.n	800811e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081dc:	2300      	movs	r3, #0
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3710      	adds	r7, #16
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
	...

080081e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b095      	sub	sp, #84	@ 0x54
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081f8:	e853 3f00 	ldrex	r3, [r3]
 80081fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008200:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008204:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	461a      	mov	r2, r3
 800820c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800820e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008210:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008212:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008214:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008216:	e841 2300 	strex	r3, r2, [r1]
 800821a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800821c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1e6      	bne.n	80081f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	3308      	adds	r3, #8
 8008228:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822a:	6a3b      	ldr	r3, [r7, #32]
 800822c:	e853 3f00 	ldrex	r3, [r3]
 8008230:	61fb      	str	r3, [r7, #28]
   return(result);
 8008232:	69fa      	ldr	r2, [r7, #28]
 8008234:	4b1e      	ldr	r3, [pc, #120]	@ (80082b0 <UART_EndRxTransfer+0xc8>)
 8008236:	4013      	ands	r3, r2
 8008238:	64bb      	str	r3, [r7, #72]	@ 0x48
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3308      	adds	r3, #8
 8008240:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008242:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008244:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800824a:	e841 2300 	strex	r3, r2, [r1]
 800824e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1e5      	bne.n	8008222 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800825a:	2b01      	cmp	r3, #1
 800825c:	d118      	bne.n	8008290 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	e853 3f00 	ldrex	r3, [r3]
 800826a:	60bb      	str	r3, [r7, #8]
   return(result);
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	f023 0310 	bic.w	r3, r3, #16
 8008272:	647b      	str	r3, [r7, #68]	@ 0x44
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	461a      	mov	r2, r3
 800827a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800827c:	61bb      	str	r3, [r7, #24]
 800827e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008280:	6979      	ldr	r1, [r7, #20]
 8008282:	69ba      	ldr	r2, [r7, #24]
 8008284:	e841 2300 	strex	r3, r2, [r1]
 8008288:	613b      	str	r3, [r7, #16]
   return(result);
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d1e6      	bne.n	800825e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2220      	movs	r2, #32
 8008294:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80082a4:	bf00      	nop
 80082a6:	3754      	adds	r7, #84	@ 0x54
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr
 80082b0:	effffffe 	.word	0xeffffffe

080082b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082d4:	bf00      	nop
 80082d6:	3710      	adds	r7, #16
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b088      	sub	sp, #32
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	e853 3f00 	ldrex	r3, [r3]
 80082f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082f8:	61fb      	str	r3, [r7, #28]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	461a      	mov	r2, r3
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	61bb      	str	r3, [r7, #24]
 8008304:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008306:	6979      	ldr	r1, [r7, #20]
 8008308:	69ba      	ldr	r2, [r7, #24]
 800830a:	e841 2300 	strex	r3, r2, [r1]
 800830e:	613b      	str	r3, [r7, #16]
   return(result);
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1e6      	bne.n	80082e4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800832e:	bf00      	nop
 8008330:	3720      	adds	r7, #32
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008336:	b480      	push	{r7}
 8008338:	b083      	sub	sp, #12
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800833e:	bf00      	nop
 8008340:	370c      	adds	r7, #12
 8008342:	46bd      	mov	sp, r7
 8008344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008348:	4770      	bx	lr

0800834a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800834a:	b480      	push	{r7}
 800834c:	b083      	sub	sp, #12
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008352:	bf00      	nop
 8008354:	370c      	adds	r7, #12
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr

0800835e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800835e:	b480      	push	{r7}
 8008360:	b083      	sub	sp, #12
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008366:	bf00      	nop
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr

08008372 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008372:	b480      	push	{r7}
 8008374:	b085      	sub	sp, #20
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008380:	2b01      	cmp	r3, #1
 8008382:	d101      	bne.n	8008388 <HAL_UARTEx_DisableFifoMode+0x16>
 8008384:	2302      	movs	r3, #2
 8008386:	e027      	b.n	80083d8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2224      	movs	r2, #36	@ 0x24
 8008394:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f022 0201 	bic.w	r2, r2, #1
 80083ae:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80083b6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68fa      	ldr	r2, [r7, #12]
 80083c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083d6:	2300      	movs	r3, #0
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3714      	adds	r7, #20
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr

080083e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
 80083ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d101      	bne.n	80083fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80083f8:	2302      	movs	r3, #2
 80083fa:	e02d      	b.n	8008458 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2224      	movs	r2, #36	@ 0x24
 8008408:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f022 0201 	bic.w	r2, r2, #1
 8008422:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	683a      	ldr	r2, [r7, #0]
 8008434:	430a      	orrs	r2, r1
 8008436:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f84f 	bl	80084dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	68fa      	ldr	r2, [r7, #12]
 8008444:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2220      	movs	r2, #32
 800844a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008456:	2300      	movs	r3, #0
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008470:	2b01      	cmp	r3, #1
 8008472:	d101      	bne.n	8008478 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008474:	2302      	movs	r3, #2
 8008476:	e02d      	b.n	80084d4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2224      	movs	r2, #36	@ 0x24
 8008484:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 0201 	bic.w	r2, r2, #1
 800849e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	430a      	orrs	r2, r1
 80084b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 f811 	bl	80084dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2220      	movs	r2, #32
 80084c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3710      	adds	r7, #16
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d108      	bne.n	80084fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80084fc:	e031      	b.n	8008562 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80084fe:	2310      	movs	r3, #16
 8008500:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008502:	2310      	movs	r3, #16
 8008504:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	0e5b      	lsrs	r3, r3, #25
 800850e:	b2db      	uxtb	r3, r3
 8008510:	f003 0307 	and.w	r3, r3, #7
 8008514:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	0f5b      	lsrs	r3, r3, #29
 800851e:	b2db      	uxtb	r3, r3
 8008520:	f003 0307 	and.w	r3, r3, #7
 8008524:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008526:	7bbb      	ldrb	r3, [r7, #14]
 8008528:	7b3a      	ldrb	r2, [r7, #12]
 800852a:	4911      	ldr	r1, [pc, #68]	@ (8008570 <UARTEx_SetNbDataToProcess+0x94>)
 800852c:	5c8a      	ldrb	r2, [r1, r2]
 800852e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008532:	7b3a      	ldrb	r2, [r7, #12]
 8008534:	490f      	ldr	r1, [pc, #60]	@ (8008574 <UARTEx_SetNbDataToProcess+0x98>)
 8008536:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008538:	fb93 f3f2 	sdiv	r3, r3, r2
 800853c:	b29a      	uxth	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008544:	7bfb      	ldrb	r3, [r7, #15]
 8008546:	7b7a      	ldrb	r2, [r7, #13]
 8008548:	4909      	ldr	r1, [pc, #36]	@ (8008570 <UARTEx_SetNbDataToProcess+0x94>)
 800854a:	5c8a      	ldrb	r2, [r1, r2]
 800854c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008550:	7b7a      	ldrb	r2, [r7, #13]
 8008552:	4908      	ldr	r1, [pc, #32]	@ (8008574 <UARTEx_SetNbDataToProcess+0x98>)
 8008554:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008556:	fb93 f3f2 	sdiv	r3, r3, r2
 800855a:	b29a      	uxth	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008562:	bf00      	nop
 8008564:	3714      	adds	r7, #20
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	0800f798 	.word	0x0800f798
 8008574:	0800f7a0 	.word	0x0800f7a0

08008578 <__NVIC_SetPriority>:
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	4603      	mov	r3, r0
 8008580:	6039      	str	r1, [r7, #0]
 8008582:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008584:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008588:	2b00      	cmp	r3, #0
 800858a:	db0a      	blt.n	80085a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	b2da      	uxtb	r2, r3
 8008590:	490c      	ldr	r1, [pc, #48]	@ (80085c4 <__NVIC_SetPriority+0x4c>)
 8008592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008596:	0112      	lsls	r2, r2, #4
 8008598:	b2d2      	uxtb	r2, r2
 800859a:	440b      	add	r3, r1
 800859c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80085a0:	e00a      	b.n	80085b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	b2da      	uxtb	r2, r3
 80085a6:	4908      	ldr	r1, [pc, #32]	@ (80085c8 <__NVIC_SetPriority+0x50>)
 80085a8:	88fb      	ldrh	r3, [r7, #6]
 80085aa:	f003 030f 	and.w	r3, r3, #15
 80085ae:	3b04      	subs	r3, #4
 80085b0:	0112      	lsls	r2, r2, #4
 80085b2:	b2d2      	uxtb	r2, r2
 80085b4:	440b      	add	r3, r1
 80085b6:	761a      	strb	r2, [r3, #24]
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr
 80085c4:	e000e100 	.word	0xe000e100
 80085c8:	e000ed00 	.word	0xe000ed00

080085cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80085cc:	b580      	push	{r7, lr}
 80085ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80085d0:	4b05      	ldr	r3, [pc, #20]	@ (80085e8 <SysTick_Handler+0x1c>)
 80085d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80085d4:	f001 fd46 	bl	800a064 <xTaskGetSchedulerState>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d001      	beq.n	80085e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80085de:	f002 fb3b 	bl	800ac58 <xPortSysTickHandler>
  }
}
 80085e2:	bf00      	nop
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	e000e010 	.word	0xe000e010

080085ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80085ec:	b580      	push	{r7, lr}
 80085ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80085f0:	2100      	movs	r1, #0
 80085f2:	f06f 0004 	mvn.w	r0, #4
 80085f6:	f7ff ffbf 	bl	8008578 <__NVIC_SetPriority>
#endif
}
 80085fa:	bf00      	nop
 80085fc:	bd80      	pop	{r7, pc}
	...

08008600 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008600:	b480      	push	{r7}
 8008602:	b083      	sub	sp, #12
 8008604:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008606:	f3ef 8305 	mrs	r3, IPSR
 800860a:	603b      	str	r3, [r7, #0]
  return(result);
 800860c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800860e:	2b00      	cmp	r3, #0
 8008610:	d003      	beq.n	800861a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008612:	f06f 0305 	mvn.w	r3, #5
 8008616:	607b      	str	r3, [r7, #4]
 8008618:	e00c      	b.n	8008634 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800861a:	4b0a      	ldr	r3, [pc, #40]	@ (8008644 <osKernelInitialize+0x44>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d105      	bne.n	800862e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008622:	4b08      	ldr	r3, [pc, #32]	@ (8008644 <osKernelInitialize+0x44>)
 8008624:	2201      	movs	r2, #1
 8008626:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008628:	2300      	movs	r3, #0
 800862a:	607b      	str	r3, [r7, #4]
 800862c:	e002      	b.n	8008634 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800862e:	f04f 33ff 	mov.w	r3, #4294967295
 8008632:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008634:	687b      	ldr	r3, [r7, #4]
}
 8008636:	4618      	mov	r0, r3
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	2400055c 	.word	0x2400055c

08008648 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800864e:	f3ef 8305 	mrs	r3, IPSR
 8008652:	603b      	str	r3, [r7, #0]
  return(result);
 8008654:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008656:	2b00      	cmp	r3, #0
 8008658:	d003      	beq.n	8008662 <osKernelStart+0x1a>
    stat = osErrorISR;
 800865a:	f06f 0305 	mvn.w	r3, #5
 800865e:	607b      	str	r3, [r7, #4]
 8008660:	e010      	b.n	8008684 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008662:	4b0b      	ldr	r3, [pc, #44]	@ (8008690 <osKernelStart+0x48>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d109      	bne.n	800867e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800866a:	f7ff ffbf 	bl	80085ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800866e:	4b08      	ldr	r3, [pc, #32]	@ (8008690 <osKernelStart+0x48>)
 8008670:	2202      	movs	r2, #2
 8008672:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008674:	f001 f892 	bl	800979c <vTaskStartScheduler>
      stat = osOK;
 8008678:	2300      	movs	r3, #0
 800867a:	607b      	str	r3, [r7, #4]
 800867c:	e002      	b.n	8008684 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800867e:	f04f 33ff 	mov.w	r3, #4294967295
 8008682:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008684:	687b      	ldr	r3, [r7, #4]
}
 8008686:	4618      	mov	r0, r3
 8008688:	3708      	adds	r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	2400055c 	.word	0x2400055c

08008694 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008694:	b580      	push	{r7, lr}
 8008696:	b08e      	sub	sp, #56	@ 0x38
 8008698:	af04      	add	r7, sp, #16
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80086a0:	2300      	movs	r3, #0
 80086a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086a4:	f3ef 8305 	mrs	r3, IPSR
 80086a8:	617b      	str	r3, [r7, #20]
  return(result);
 80086aa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d17e      	bne.n	80087ae <osThreadNew+0x11a>
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d07b      	beq.n	80087ae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80086b6:	2380      	movs	r3, #128	@ 0x80
 80086b8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80086ba:	2318      	movs	r3, #24
 80086bc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80086be:	2300      	movs	r3, #0
 80086c0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80086c2:	f04f 33ff 	mov.w	r3, #4294967295
 80086c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d045      	beq.n	800875a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d002      	beq.n	80086dc <osThreadNew+0x48>
        name = attr->name;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	699b      	ldr	r3, [r3, #24]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d002      	beq.n	80086ea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	699b      	ldr	r3, [r3, #24]
 80086e8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80086ea:	69fb      	ldr	r3, [r7, #28]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d008      	beq.n	8008702 <osThreadNew+0x6e>
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	2b38      	cmp	r3, #56	@ 0x38
 80086f4:	d805      	bhi.n	8008702 <osThreadNew+0x6e>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	f003 0301 	and.w	r3, r3, #1
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <osThreadNew+0x72>
        return (NULL);
 8008702:	2300      	movs	r3, #0
 8008704:	e054      	b.n	80087b0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d003      	beq.n	8008716 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	695b      	ldr	r3, [r3, #20]
 8008712:	089b      	lsrs	r3, r3, #2
 8008714:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	689b      	ldr	r3, [r3, #8]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00e      	beq.n	800873c <osThreadNew+0xa8>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	2ba7      	cmp	r3, #167	@ 0xa7
 8008724:	d90a      	bls.n	800873c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800872a:	2b00      	cmp	r3, #0
 800872c:	d006      	beq.n	800873c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d002      	beq.n	800873c <osThreadNew+0xa8>
        mem = 1;
 8008736:	2301      	movs	r3, #1
 8008738:	61bb      	str	r3, [r7, #24]
 800873a:	e010      	b.n	800875e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d10c      	bne.n	800875e <osThreadNew+0xca>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d108      	bne.n	800875e <osThreadNew+0xca>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d104      	bne.n	800875e <osThreadNew+0xca>
          mem = 0;
 8008754:	2300      	movs	r3, #0
 8008756:	61bb      	str	r3, [r7, #24]
 8008758:	e001      	b.n	800875e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800875a:	2300      	movs	r3, #0
 800875c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800875e:	69bb      	ldr	r3, [r7, #24]
 8008760:	2b01      	cmp	r3, #1
 8008762:	d110      	bne.n	8008786 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800876c:	9202      	str	r2, [sp, #8]
 800876e:	9301      	str	r3, [sp, #4]
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	9300      	str	r3, [sp, #0]
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	6a3a      	ldr	r2, [r7, #32]
 8008778:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f000 fe1a 	bl	80093b4 <xTaskCreateStatic>
 8008780:	4603      	mov	r3, r0
 8008782:	613b      	str	r3, [r7, #16]
 8008784:	e013      	b.n	80087ae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d110      	bne.n	80087ae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800878c:	6a3b      	ldr	r3, [r7, #32]
 800878e:	b29a      	uxth	r2, r3
 8008790:	f107 0310 	add.w	r3, r7, #16
 8008794:	9301      	str	r3, [sp, #4]
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	9300      	str	r3, [sp, #0]
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800879e:	68f8      	ldr	r0, [r7, #12]
 80087a0:	f000 fe68 	bl	8009474 <xTaskCreate>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d001      	beq.n	80087ae <osThreadNew+0x11a>
            hTask = NULL;
 80087aa:	2300      	movs	r3, #0
 80087ac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80087ae:	693b      	ldr	r3, [r7, #16]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3728      	adds	r7, #40	@ 0x28
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087c0:	f3ef 8305 	mrs	r3, IPSR
 80087c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80087c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d003      	beq.n	80087d4 <osDelay+0x1c>
    stat = osErrorISR;
 80087cc:	f06f 0305 	mvn.w	r3, #5
 80087d0:	60fb      	str	r3, [r7, #12]
 80087d2:	e007      	b.n	80087e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d002      	beq.n	80087e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 ffa6 	bl	8009730 <vTaskDelay>
    }
  }

  return (stat);
 80087e4:	68fb      	ldr	r3, [r7, #12]
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
	...

080087f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80087f0:	b480      	push	{r7}
 80087f2:	b085      	sub	sp, #20
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	60f8      	str	r0, [r7, #12]
 80087f8:	60b9      	str	r1, [r7, #8]
 80087fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	4a07      	ldr	r2, [pc, #28]	@ (800881c <vApplicationGetIdleTaskMemory+0x2c>)
 8008800:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	4a06      	ldr	r2, [pc, #24]	@ (8008820 <vApplicationGetIdleTaskMemory+0x30>)
 8008806:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2280      	movs	r2, #128	@ 0x80
 800880c:	601a      	str	r2, [r3, #0]
}
 800880e:	bf00      	nop
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	24000560 	.word	0x24000560
 8008820:	24000608 	.word	0x24000608

08008824 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008824:	b480      	push	{r7}
 8008826:	b085      	sub	sp, #20
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	4a07      	ldr	r2, [pc, #28]	@ (8008850 <vApplicationGetTimerTaskMemory+0x2c>)
 8008834:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	4a06      	ldr	r2, [pc, #24]	@ (8008854 <vApplicationGetTimerTaskMemory+0x30>)
 800883a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008842:	601a      	str	r2, [r3, #0]
}
 8008844:	bf00      	nop
 8008846:	3714      	adds	r7, #20
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr
 8008850:	24000808 	.word	0x24000808
 8008854:	240008b0 	.word	0x240008b0

08008858 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f103 0208 	add.w	r2, r3, #8
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f04f 32ff 	mov.w	r2, #4294967295
 8008870:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f103 0208 	add.w	r2, r3, #8
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f103 0208 	add.w	r2, r3, #8
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800888c:	bf00      	nop
 800888e:	370c      	adds	r7, #12
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80088a6:	bf00      	nop
 80088a8:	370c      	adds	r7, #12
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr

080088b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088b2:	b480      	push	{r7}
 80088b4:	b085      	sub	sp, #20
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
 80088ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	68fa      	ldr	r2, [r7, #12]
 80088c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	689a      	ldr	r2, [r3, #8]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	683a      	ldr	r2, [r7, #0]
 80088d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	1c5a      	adds	r2, r3, #1
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	601a      	str	r2, [r3, #0]
}
 80088ee:	bf00      	nop
 80088f0:	3714      	adds	r7, #20
 80088f2:	46bd      	mov	sp, r7
 80088f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f8:	4770      	bx	lr

080088fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088fa:	b480      	push	{r7}
 80088fc:	b085      	sub	sp, #20
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
 8008902:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008910:	d103      	bne.n	800891a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	691b      	ldr	r3, [r3, #16]
 8008916:	60fb      	str	r3, [r7, #12]
 8008918:	e00c      	b.n	8008934 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	3308      	adds	r3, #8
 800891e:	60fb      	str	r3, [r7, #12]
 8008920:	e002      	b.n	8008928 <vListInsert+0x2e>
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	60fb      	str	r3, [r7, #12]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68ba      	ldr	r2, [r7, #8]
 8008930:	429a      	cmp	r2, r3
 8008932:	d2f6      	bcs.n	8008922 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	685a      	ldr	r2, [r3, #4]
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	683a      	ldr	r2, [r7, #0]
 8008942:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	683a      	ldr	r2, [r7, #0]
 800894e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	1c5a      	adds	r2, r3, #1
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	601a      	str	r2, [r3, #0]
}
 8008960:	bf00      	nop
 8008962:	3714      	adds	r7, #20
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	691b      	ldr	r3, [r3, #16]
 8008978:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	6892      	ldr	r2, [r2, #8]
 8008982:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	6852      	ldr	r2, [r2, #4]
 800898c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	429a      	cmp	r2, r3
 8008996:	d103      	bne.n	80089a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689a      	ldr	r2, [r3, #8]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2200      	movs	r2, #0
 80089a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	1e5a      	subs	r2, r3, #1
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3714      	adds	r7, #20
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b084      	sub	sp, #16
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10b      	bne.n	80089ec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80089d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d8:	f383 8811 	msr	BASEPRI, r3
 80089dc:	f3bf 8f6f 	isb	sy
 80089e0:	f3bf 8f4f 	dsb	sy
 80089e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80089e6:	bf00      	nop
 80089e8:	bf00      	nop
 80089ea:	e7fd      	b.n	80089e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80089ec:	f002 f8a4 	bl	800ab38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089f8:	68f9      	ldr	r1, [r7, #12]
 80089fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80089fc:	fb01 f303 	mul.w	r3, r1, r3
 8008a00:	441a      	add	r2, r3
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	68f9      	ldr	r1, [r7, #12]
 8008a20:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a22:	fb01 f303 	mul.w	r3, r1, r3
 8008a26:	441a      	add	r2, r3
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	22ff      	movs	r2, #255	@ 0xff
 8008a30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	22ff      	movs	r2, #255	@ 0xff
 8008a38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d114      	bne.n	8008a6c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	691b      	ldr	r3, [r3, #16]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d01a      	beq.n	8008a80 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	3310      	adds	r3, #16
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f001 f942 	bl	8009cd8 <xTaskRemoveFromEventList>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d012      	beq.n	8008a80 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a90 <xQueueGenericReset+0xd0>)
 8008a5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a60:	601a      	str	r2, [r3, #0]
 8008a62:	f3bf 8f4f 	dsb	sy
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	e009      	b.n	8008a80 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	3310      	adds	r3, #16
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7ff fef1 	bl	8008858 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	3324      	adds	r3, #36	@ 0x24
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7ff feec 	bl	8008858 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008a80:	f002 f88c 	bl	800ab9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008a84:	2301      	movs	r3, #1
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3710      	adds	r7, #16
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	e000ed04 	.word	0xe000ed04

08008a94 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b08e      	sub	sp, #56	@ 0x38
 8008a98:	af02      	add	r7, sp, #8
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	607a      	str	r2, [r7, #4]
 8008aa0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10b      	bne.n	8008ac0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aac:	f383 8811 	msr	BASEPRI, r3
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008aba:	bf00      	nop
 8008abc:	bf00      	nop
 8008abe:	e7fd      	b.n	8008abc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d10b      	bne.n	8008ade <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aca:	f383 8811 	msr	BASEPRI, r3
 8008ace:	f3bf 8f6f 	isb	sy
 8008ad2:	f3bf 8f4f 	dsb	sy
 8008ad6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008ad8:	bf00      	nop
 8008ada:	bf00      	nop
 8008adc:	e7fd      	b.n	8008ada <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d002      	beq.n	8008aea <xQueueGenericCreateStatic+0x56>
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d001      	beq.n	8008aee <xQueueGenericCreateStatic+0x5a>
 8008aea:	2301      	movs	r3, #1
 8008aec:	e000      	b.n	8008af0 <xQueueGenericCreateStatic+0x5c>
 8008aee:	2300      	movs	r3, #0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d10b      	bne.n	8008b0c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af8:	f383 8811 	msr	BASEPRI, r3
 8008afc:	f3bf 8f6f 	isb	sy
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	623b      	str	r3, [r7, #32]
}
 8008b06:	bf00      	nop
 8008b08:	bf00      	nop
 8008b0a:	e7fd      	b.n	8008b08 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d102      	bne.n	8008b18 <xQueueGenericCreateStatic+0x84>
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d101      	bne.n	8008b1c <xQueueGenericCreateStatic+0x88>
 8008b18:	2301      	movs	r3, #1
 8008b1a:	e000      	b.n	8008b1e <xQueueGenericCreateStatic+0x8a>
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d10b      	bne.n	8008b3a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b26:	f383 8811 	msr	BASEPRI, r3
 8008b2a:	f3bf 8f6f 	isb	sy
 8008b2e:	f3bf 8f4f 	dsb	sy
 8008b32:	61fb      	str	r3, [r7, #28]
}
 8008b34:	bf00      	nop
 8008b36:	bf00      	nop
 8008b38:	e7fd      	b.n	8008b36 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008b3a:	2350      	movs	r3, #80	@ 0x50
 8008b3c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	2b50      	cmp	r3, #80	@ 0x50
 8008b42:	d00b      	beq.n	8008b5c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b48:	f383 8811 	msr	BASEPRI, r3
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	61bb      	str	r3, [r7, #24]
}
 8008b56:	bf00      	nop
 8008b58:	bf00      	nop
 8008b5a:	e7fd      	b.n	8008b58 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008b5c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00d      	beq.n	8008b84 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b70:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b76:	9300      	str	r3, [sp, #0]
 8008b78:	4613      	mov	r3, r2
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	68b9      	ldr	r1, [r7, #8]
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f000 f805 	bl	8008b8e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3730      	adds	r7, #48	@ 0x30
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b084      	sub	sp, #16
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	60f8      	str	r0, [r7, #12]
 8008b96:	60b9      	str	r1, [r7, #8]
 8008b98:	607a      	str	r2, [r7, #4]
 8008b9a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d103      	bne.n	8008baa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	69ba      	ldr	r2, [r7, #24]
 8008ba6:	601a      	str	r2, [r3, #0]
 8008ba8:	e002      	b.n	8008bb0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	687a      	ldr	r2, [r7, #4]
 8008bae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	68ba      	ldr	r2, [r7, #8]
 8008bba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008bbc:	2101      	movs	r1, #1
 8008bbe:	69b8      	ldr	r0, [r7, #24]
 8008bc0:	f7ff fefe 	bl	80089c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008bc4:	69bb      	ldr	r3, [r7, #24]
 8008bc6:	78fa      	ldrb	r2, [r7, #3]
 8008bc8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008bcc:	bf00      	nop
 8008bce:	3710      	adds	r7, #16
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b08e      	sub	sp, #56	@ 0x38
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
 8008be0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008be2:	2300      	movs	r3, #0
 8008be4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d10b      	bne.n	8008c08 <xQueueGenericSend+0x34>
	__asm volatile
 8008bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf4:	f383 8811 	msr	BASEPRI, r3
 8008bf8:	f3bf 8f6f 	isb	sy
 8008bfc:	f3bf 8f4f 	dsb	sy
 8008c00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008c02:	bf00      	nop
 8008c04:	bf00      	nop
 8008c06:	e7fd      	b.n	8008c04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d103      	bne.n	8008c16 <xQueueGenericSend+0x42>
 8008c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d101      	bne.n	8008c1a <xQueueGenericSend+0x46>
 8008c16:	2301      	movs	r3, #1
 8008c18:	e000      	b.n	8008c1c <xQueueGenericSend+0x48>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d10b      	bne.n	8008c38 <xQueueGenericSend+0x64>
	__asm volatile
 8008c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c24:	f383 8811 	msr	BASEPRI, r3
 8008c28:	f3bf 8f6f 	isb	sy
 8008c2c:	f3bf 8f4f 	dsb	sy
 8008c30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008c32:	bf00      	nop
 8008c34:	bf00      	nop
 8008c36:	e7fd      	b.n	8008c34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d103      	bne.n	8008c46 <xQueueGenericSend+0x72>
 8008c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d101      	bne.n	8008c4a <xQueueGenericSend+0x76>
 8008c46:	2301      	movs	r3, #1
 8008c48:	e000      	b.n	8008c4c <xQueueGenericSend+0x78>
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d10b      	bne.n	8008c68 <xQueueGenericSend+0x94>
	__asm volatile
 8008c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c54:	f383 8811 	msr	BASEPRI, r3
 8008c58:	f3bf 8f6f 	isb	sy
 8008c5c:	f3bf 8f4f 	dsb	sy
 8008c60:	623b      	str	r3, [r7, #32]
}
 8008c62:	bf00      	nop
 8008c64:	bf00      	nop
 8008c66:	e7fd      	b.n	8008c64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c68:	f001 f9fc 	bl	800a064 <xTaskGetSchedulerState>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d102      	bne.n	8008c78 <xQueueGenericSend+0xa4>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d101      	bne.n	8008c7c <xQueueGenericSend+0xa8>
 8008c78:	2301      	movs	r3, #1
 8008c7a:	e000      	b.n	8008c7e <xQueueGenericSend+0xaa>
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d10b      	bne.n	8008c9a <xQueueGenericSend+0xc6>
	__asm volatile
 8008c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c86:	f383 8811 	msr	BASEPRI, r3
 8008c8a:	f3bf 8f6f 	isb	sy
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	61fb      	str	r3, [r7, #28]
}
 8008c94:	bf00      	nop
 8008c96:	bf00      	nop
 8008c98:	e7fd      	b.n	8008c96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c9a:	f001 ff4d 	bl	800ab38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d302      	bcc.n	8008cb0 <xQueueGenericSend+0xdc>
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d129      	bne.n	8008d04 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008cb0:	683a      	ldr	r2, [r7, #0]
 8008cb2:	68b9      	ldr	r1, [r7, #8]
 8008cb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cb6:	f000 fa0f 	bl	80090d8 <prvCopyDataToQueue>
 8008cba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d010      	beq.n	8008ce6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc6:	3324      	adds	r3, #36	@ 0x24
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f001 f805 	bl	8009cd8 <xTaskRemoveFromEventList>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d013      	beq.n	8008cfc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008cd4:	4b3f      	ldr	r3, [pc, #252]	@ (8008dd4 <xQueueGenericSend+0x200>)
 8008cd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cda:	601a      	str	r2, [r3, #0]
 8008cdc:	f3bf 8f4f 	dsb	sy
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	e00a      	b.n	8008cfc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d007      	beq.n	8008cfc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008cec:	4b39      	ldr	r3, [pc, #228]	@ (8008dd4 <xQueueGenericSend+0x200>)
 8008cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cf2:	601a      	str	r2, [r3, #0]
 8008cf4:	f3bf 8f4f 	dsb	sy
 8008cf8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008cfc:	f001 ff4e 	bl	800ab9c <vPortExitCritical>
				return pdPASS;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e063      	b.n	8008dcc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d103      	bne.n	8008d12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d0a:	f001 ff47 	bl	800ab9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	e05c      	b.n	8008dcc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d106      	bne.n	8008d26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d18:	f107 0314 	add.w	r3, r7, #20
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f001 f83f 	bl	8009da0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d22:	2301      	movs	r3, #1
 8008d24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d26:	f001 ff39 	bl	800ab9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d2a:	f000 fda7 	bl	800987c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d2e:	f001 ff03 	bl	800ab38 <vPortEnterCritical>
 8008d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d38:	b25b      	sxtb	r3, r3
 8008d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3e:	d103      	bne.n	8008d48 <xQueueGenericSend+0x174>
 8008d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d4e:	b25b      	sxtb	r3, r3
 8008d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d54:	d103      	bne.n	8008d5e <xQueueGenericSend+0x18a>
 8008d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d5e:	f001 ff1d 	bl	800ab9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d62:	1d3a      	adds	r2, r7, #4
 8008d64:	f107 0314 	add.w	r3, r7, #20
 8008d68:	4611      	mov	r1, r2
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f001 f82e 	bl	8009dcc <xTaskCheckForTimeOut>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d124      	bne.n	8008dc0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008d76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d78:	f000 faa6 	bl	80092c8 <prvIsQueueFull>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d018      	beq.n	8008db4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d84:	3310      	adds	r3, #16
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	4611      	mov	r1, r2
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 ff52 	bl	8009c34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008d90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d92:	f000 fa31 	bl	80091f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008d96:	f000 fd7f 	bl	8009898 <xTaskResumeAll>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	f47f af7c 	bne.w	8008c9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008da2:	4b0c      	ldr	r3, [pc, #48]	@ (8008dd4 <xQueueGenericSend+0x200>)
 8008da4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008da8:	601a      	str	r2, [r3, #0]
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	e772      	b.n	8008c9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008db4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008db6:	f000 fa1f 	bl	80091f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008dba:	f000 fd6d 	bl	8009898 <xTaskResumeAll>
 8008dbe:	e76c      	b.n	8008c9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008dc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008dc2:	f000 fa19 	bl	80091f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008dc6:	f000 fd67 	bl	8009898 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008dca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3738      	adds	r7, #56	@ 0x38
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	e000ed04 	.word	0xe000ed04

08008dd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b090      	sub	sp, #64	@ 0x40
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
 8008de4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d10b      	bne.n	8008e08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df4:	f383 8811 	msr	BASEPRI, r3
 8008df8:	f3bf 8f6f 	isb	sy
 8008dfc:	f3bf 8f4f 	dsb	sy
 8008e00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e02:	bf00      	nop
 8008e04:	bf00      	nop
 8008e06:	e7fd      	b.n	8008e04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d103      	bne.n	8008e16 <xQueueGenericSendFromISR+0x3e>
 8008e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <xQueueGenericSendFromISR+0x42>
 8008e16:	2301      	movs	r3, #1
 8008e18:	e000      	b.n	8008e1c <xQueueGenericSendFromISR+0x44>
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10b      	bne.n	8008e38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e24:	f383 8811 	msr	BASEPRI, r3
 8008e28:	f3bf 8f6f 	isb	sy
 8008e2c:	f3bf 8f4f 	dsb	sy
 8008e30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008e32:	bf00      	nop
 8008e34:	bf00      	nop
 8008e36:	e7fd      	b.n	8008e34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	2b02      	cmp	r3, #2
 8008e3c:	d103      	bne.n	8008e46 <xQueueGenericSendFromISR+0x6e>
 8008e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d101      	bne.n	8008e4a <xQueueGenericSendFromISR+0x72>
 8008e46:	2301      	movs	r3, #1
 8008e48:	e000      	b.n	8008e4c <xQueueGenericSendFromISR+0x74>
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10b      	bne.n	8008e68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	623b      	str	r3, [r7, #32]
}
 8008e62:	bf00      	nop
 8008e64:	bf00      	nop
 8008e66:	e7fd      	b.n	8008e64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e68:	f001 ff46 	bl	800acf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008e6c:	f3ef 8211 	mrs	r2, BASEPRI
 8008e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e74:	f383 8811 	msr	BASEPRI, r3
 8008e78:	f3bf 8f6f 	isb	sy
 8008e7c:	f3bf 8f4f 	dsb	sy
 8008e80:	61fa      	str	r2, [r7, #28]
 8008e82:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008e84:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e86:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d302      	bcc.n	8008e9a <xQueueGenericSendFromISR+0xc2>
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d12f      	bne.n	8008efa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ea0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008eaa:	683a      	ldr	r2, [r7, #0]
 8008eac:	68b9      	ldr	r1, [r7, #8]
 8008eae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008eb0:	f000 f912 	bl	80090d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008eb4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ebc:	d112      	bne.n	8008ee4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d016      	beq.n	8008ef4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec8:	3324      	adds	r3, #36	@ 0x24
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f000 ff04 	bl	8009cd8 <xTaskRemoveFromEventList>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d00e      	beq.n	8008ef4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d00b      	beq.n	8008ef4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2201      	movs	r2, #1
 8008ee0:	601a      	str	r2, [r3, #0]
 8008ee2:	e007      	b.n	8008ef4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ee4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008ee8:	3301      	adds	r3, #1
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	b25a      	sxtb	r2, r3
 8008eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008ef8:	e001      	b.n	8008efe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008efa:	2300      	movs	r3, #0
 8008efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f00:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008f0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3740      	adds	r7, #64	@ 0x40
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b08c      	sub	sp, #48	@ 0x30
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f20:	2300      	movs	r3, #0
 8008f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10b      	bne.n	8008f46 <xQueueReceive+0x32>
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	623b      	str	r3, [r7, #32]
}
 8008f40:	bf00      	nop
 8008f42:	bf00      	nop
 8008f44:	e7fd      	b.n	8008f42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d103      	bne.n	8008f54 <xQueueReceive+0x40>
 8008f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d101      	bne.n	8008f58 <xQueueReceive+0x44>
 8008f54:	2301      	movs	r3, #1
 8008f56:	e000      	b.n	8008f5a <xQueueReceive+0x46>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10b      	bne.n	8008f76 <xQueueReceive+0x62>
	__asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	61fb      	str	r3, [r7, #28]
}
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	e7fd      	b.n	8008f72 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f76:	f001 f875 	bl	800a064 <xTaskGetSchedulerState>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d102      	bne.n	8008f86 <xQueueReceive+0x72>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d101      	bne.n	8008f8a <xQueueReceive+0x76>
 8008f86:	2301      	movs	r3, #1
 8008f88:	e000      	b.n	8008f8c <xQueueReceive+0x78>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d10b      	bne.n	8008fa8 <xQueueReceive+0x94>
	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	61bb      	str	r3, [r7, #24]
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008fa8:	f001 fdc6 	bl	800ab38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d01f      	beq.n	8008ff8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008fb8:	68b9      	ldr	r1, [r7, #8]
 8008fba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fbc:	f000 f8f6 	bl	80091ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	1e5a      	subs	r2, r3, #1
 8008fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00f      	beq.n	8008ff0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd2:	3310      	adds	r3, #16
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f000 fe7f 	bl	8009cd8 <xTaskRemoveFromEventList>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d007      	beq.n	8008ff0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008fe0:	4b3c      	ldr	r3, [pc, #240]	@ (80090d4 <xQueueReceive+0x1c0>)
 8008fe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fe6:	601a      	str	r2, [r3, #0]
 8008fe8:	f3bf 8f4f 	dsb	sy
 8008fec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008ff0:	f001 fdd4 	bl	800ab9c <vPortExitCritical>
				return pdPASS;
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e069      	b.n	80090cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d103      	bne.n	8009006 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ffe:	f001 fdcd 	bl	800ab9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009002:	2300      	movs	r3, #0
 8009004:	e062      	b.n	80090cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009008:	2b00      	cmp	r3, #0
 800900a:	d106      	bne.n	800901a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800900c:	f107 0310 	add.w	r3, r7, #16
 8009010:	4618      	mov	r0, r3
 8009012:	f000 fec5 	bl	8009da0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009016:	2301      	movs	r3, #1
 8009018:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800901a:	f001 fdbf 	bl	800ab9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800901e:	f000 fc2d 	bl	800987c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009022:	f001 fd89 	bl	800ab38 <vPortEnterCritical>
 8009026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009028:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800902c:	b25b      	sxtb	r3, r3
 800902e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009032:	d103      	bne.n	800903c <xQueueReceive+0x128>
 8009034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009036:	2200      	movs	r2, #0
 8009038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800903c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800903e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009042:	b25b      	sxtb	r3, r3
 8009044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009048:	d103      	bne.n	8009052 <xQueueReceive+0x13e>
 800904a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800904c:	2200      	movs	r2, #0
 800904e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009052:	f001 fda3 	bl	800ab9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009056:	1d3a      	adds	r2, r7, #4
 8009058:	f107 0310 	add.w	r3, r7, #16
 800905c:	4611      	mov	r1, r2
 800905e:	4618      	mov	r0, r3
 8009060:	f000 feb4 	bl	8009dcc <xTaskCheckForTimeOut>
 8009064:	4603      	mov	r3, r0
 8009066:	2b00      	cmp	r3, #0
 8009068:	d123      	bne.n	80090b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800906a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800906c:	f000 f916 	bl	800929c <prvIsQueueEmpty>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d017      	beq.n	80090a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009078:	3324      	adds	r3, #36	@ 0x24
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	4611      	mov	r1, r2
 800907e:	4618      	mov	r0, r3
 8009080:	f000 fdd8 	bl	8009c34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009084:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009086:	f000 f8b7 	bl	80091f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800908a:	f000 fc05 	bl	8009898 <xTaskResumeAll>
 800908e:	4603      	mov	r3, r0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d189      	bne.n	8008fa8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009094:	4b0f      	ldr	r3, [pc, #60]	@ (80090d4 <xQueueReceive+0x1c0>)
 8009096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800909a:	601a      	str	r2, [r3, #0]
 800909c:	f3bf 8f4f 	dsb	sy
 80090a0:	f3bf 8f6f 	isb	sy
 80090a4:	e780      	b.n	8008fa8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80090a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090a8:	f000 f8a6 	bl	80091f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80090ac:	f000 fbf4 	bl	8009898 <xTaskResumeAll>
 80090b0:	e77a      	b.n	8008fa8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80090b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090b4:	f000 f8a0 	bl	80091f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090b8:	f000 fbee 	bl	8009898 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090be:	f000 f8ed 	bl	800929c <prvIsQueueEmpty>
 80090c2:	4603      	mov	r3, r0
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f43f af6f 	beq.w	8008fa8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80090ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3730      	adds	r7, #48	@ 0x30
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}
 80090d4:	e000ed04 	.word	0xe000ed04

080090d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b086      	sub	sp, #24
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80090e4:	2300      	movs	r3, #0
 80090e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d10d      	bne.n	8009112 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d14d      	bne.n	800919a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	4618      	mov	r0, r3
 8009104:	f000 ffcc 	bl	800a0a0 <xTaskPriorityDisinherit>
 8009108:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2200      	movs	r2, #0
 800910e:	609a      	str	r2, [r3, #8]
 8009110:	e043      	b.n	800919a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d119      	bne.n	800914c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6858      	ldr	r0, [r3, #4]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009120:	461a      	mov	r2, r3
 8009122:	68b9      	ldr	r1, [r7, #8]
 8009124:	f003 f859 	bl	800c1da <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	685a      	ldr	r2, [r3, #4]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009130:	441a      	add	r2, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	685a      	ldr	r2, [r3, #4]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	429a      	cmp	r2, r3
 8009140:	d32b      	bcc.n	800919a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	605a      	str	r2, [r3, #4]
 800914a:	e026      	b.n	800919a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	68d8      	ldr	r0, [r3, #12]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009154:	461a      	mov	r2, r3
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	f003 f83f 	bl	800c1da <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	68da      	ldr	r2, [r3, #12]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009164:	425b      	negs	r3, r3
 8009166:	441a      	add	r2, r3
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	68da      	ldr	r2, [r3, #12]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	429a      	cmp	r2, r3
 8009176:	d207      	bcs.n	8009188 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	689a      	ldr	r2, [r3, #8]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009180:	425b      	negs	r3, r3
 8009182:	441a      	add	r2, r3
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b02      	cmp	r3, #2
 800918c:	d105      	bne.n	800919a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	3b01      	subs	r3, #1
 8009198:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	1c5a      	adds	r2, r3, #1
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80091a2:	697b      	ldr	r3, [r7, #20]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3718      	adds	r7, #24
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b082      	sub	sp, #8
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d018      	beq.n	80091f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	68da      	ldr	r2, [r3, #12]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c6:	441a      	add	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	68da      	ldr	r2, [r3, #12]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d303      	bcc.n	80091e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	68d9      	ldr	r1, [r3, #12]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e8:	461a      	mov	r2, r3
 80091ea:	6838      	ldr	r0, [r7, #0]
 80091ec:	f002 fff5 	bl	800c1da <memcpy>
	}
}
 80091f0:	bf00      	nop
 80091f2:	3708      	adds	r7, #8
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009200:	f001 fc9a 	bl	800ab38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800920a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800920c:	e011      	b.n	8009232 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009212:	2b00      	cmp	r3, #0
 8009214:	d012      	beq.n	800923c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	3324      	adds	r3, #36	@ 0x24
 800921a:	4618      	mov	r0, r3
 800921c:	f000 fd5c 	bl	8009cd8 <xTaskRemoveFromEventList>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009226:	f000 fe35 	bl	8009e94 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800922a:	7bfb      	ldrb	r3, [r7, #15]
 800922c:	3b01      	subs	r3, #1
 800922e:	b2db      	uxtb	r3, r3
 8009230:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009236:	2b00      	cmp	r3, #0
 8009238:	dce9      	bgt.n	800920e <prvUnlockQueue+0x16>
 800923a:	e000      	b.n	800923e <prvUnlockQueue+0x46>
					break;
 800923c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	22ff      	movs	r2, #255	@ 0xff
 8009242:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009246:	f001 fca9 	bl	800ab9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800924a:	f001 fc75 	bl	800ab38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009254:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009256:	e011      	b.n	800927c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d012      	beq.n	8009286 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	3310      	adds	r3, #16
 8009264:	4618      	mov	r0, r3
 8009266:	f000 fd37 	bl	8009cd8 <xTaskRemoveFromEventList>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d001      	beq.n	8009274 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009270:	f000 fe10 	bl	8009e94 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009274:	7bbb      	ldrb	r3, [r7, #14]
 8009276:	3b01      	subs	r3, #1
 8009278:	b2db      	uxtb	r3, r3
 800927a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800927c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009280:	2b00      	cmp	r3, #0
 8009282:	dce9      	bgt.n	8009258 <prvUnlockQueue+0x60>
 8009284:	e000      	b.n	8009288 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009286:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	22ff      	movs	r2, #255	@ 0xff
 800928c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009290:	f001 fc84 	bl	800ab9c <vPortExitCritical>
}
 8009294:	bf00      	nop
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092a4:	f001 fc48 	bl	800ab38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d102      	bne.n	80092b6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80092b0:	2301      	movs	r3, #1
 80092b2:	60fb      	str	r3, [r7, #12]
 80092b4:	e001      	b.n	80092ba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80092b6:	2300      	movs	r3, #0
 80092b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092ba:	f001 fc6f 	bl	800ab9c <vPortExitCritical>

	return xReturn;
 80092be:	68fb      	ldr	r3, [r7, #12]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3710      	adds	r7, #16
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092d0:	f001 fc32 	bl	800ab38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092dc:	429a      	cmp	r2, r3
 80092de:	d102      	bne.n	80092e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80092e0:	2301      	movs	r3, #1
 80092e2:	60fb      	str	r3, [r7, #12]
 80092e4:	e001      	b.n	80092ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80092e6:	2300      	movs	r3, #0
 80092e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092ea:	f001 fc57 	bl	800ab9c <vPortExitCritical>

	return xReturn;
 80092ee:	68fb      	ldr	r3, [r7, #12]
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80092f8:	b480      	push	{r7}
 80092fa:	b085      	sub	sp, #20
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009302:	2300      	movs	r3, #0
 8009304:	60fb      	str	r3, [r7, #12]
 8009306:	e014      	b.n	8009332 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009308:	4a0f      	ldr	r2, [pc, #60]	@ (8009348 <vQueueAddToRegistry+0x50>)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d10b      	bne.n	800932c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009314:	490c      	ldr	r1, [pc, #48]	@ (8009348 <vQueueAddToRegistry+0x50>)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	683a      	ldr	r2, [r7, #0]
 800931a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800931e:	4a0a      	ldr	r2, [pc, #40]	@ (8009348 <vQueueAddToRegistry+0x50>)
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	00db      	lsls	r3, r3, #3
 8009324:	4413      	add	r3, r2
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800932a:	e006      	b.n	800933a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	3301      	adds	r3, #1
 8009330:	60fb      	str	r3, [r7, #12]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2b07      	cmp	r3, #7
 8009336:	d9e7      	bls.n	8009308 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009338:	bf00      	nop
 800933a:	bf00      	nop
 800933c:	3714      	adds	r7, #20
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	24000cb0 	.word	0x24000cb0

0800934c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800934c:	b580      	push	{r7, lr}
 800934e:	b086      	sub	sp, #24
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800935c:	f001 fbec 	bl	800ab38 <vPortEnterCritical>
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009366:	b25b      	sxtb	r3, r3
 8009368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800936c:	d103      	bne.n	8009376 <vQueueWaitForMessageRestricted+0x2a>
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	2200      	movs	r2, #0
 8009372:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800937c:	b25b      	sxtb	r3, r3
 800937e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009382:	d103      	bne.n	800938c <vQueueWaitForMessageRestricted+0x40>
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	2200      	movs	r2, #0
 8009388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800938c:	f001 fc06 	bl	800ab9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009394:	2b00      	cmp	r3, #0
 8009396:	d106      	bne.n	80093a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	3324      	adds	r3, #36	@ 0x24
 800939c:	687a      	ldr	r2, [r7, #4]
 800939e:	68b9      	ldr	r1, [r7, #8]
 80093a0:	4618      	mov	r0, r3
 80093a2:	f000 fc6d 	bl	8009c80 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80093a6:	6978      	ldr	r0, [r7, #20]
 80093a8:	f7ff ff26 	bl	80091f8 <prvUnlockQueue>
	}
 80093ac:	bf00      	nop
 80093ae:	3718      	adds	r7, #24
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b08e      	sub	sp, #56	@ 0x38
 80093b8:	af04      	add	r7, sp, #16
 80093ba:	60f8      	str	r0, [r7, #12]
 80093bc:	60b9      	str	r1, [r7, #8]
 80093be:	607a      	str	r2, [r7, #4]
 80093c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80093c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d10b      	bne.n	80093e0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80093c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093cc:	f383 8811 	msr	BASEPRI, r3
 80093d0:	f3bf 8f6f 	isb	sy
 80093d4:	f3bf 8f4f 	dsb	sy
 80093d8:	623b      	str	r3, [r7, #32]
}
 80093da:	bf00      	nop
 80093dc:	bf00      	nop
 80093de:	e7fd      	b.n	80093dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80093e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d10b      	bne.n	80093fe <xTaskCreateStatic+0x4a>
	__asm volatile
 80093e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	61fb      	str	r3, [r7, #28]
}
 80093f8:	bf00      	nop
 80093fa:	bf00      	nop
 80093fc:	e7fd      	b.n	80093fa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80093fe:	23a8      	movs	r3, #168	@ 0xa8
 8009400:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	2ba8      	cmp	r3, #168	@ 0xa8
 8009406:	d00b      	beq.n	8009420 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800940c:	f383 8811 	msr	BASEPRI, r3
 8009410:	f3bf 8f6f 	isb	sy
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	61bb      	str	r3, [r7, #24]
}
 800941a:	bf00      	nop
 800941c:	bf00      	nop
 800941e:	e7fd      	b.n	800941c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009420:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009424:	2b00      	cmp	r3, #0
 8009426:	d01e      	beq.n	8009466 <xTaskCreateStatic+0xb2>
 8009428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800942a:	2b00      	cmp	r3, #0
 800942c:	d01b      	beq.n	8009466 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800942e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009430:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009434:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009436:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943a:	2202      	movs	r2, #2
 800943c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009440:	2300      	movs	r3, #0
 8009442:	9303      	str	r3, [sp, #12]
 8009444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009446:	9302      	str	r3, [sp, #8]
 8009448:	f107 0314 	add.w	r3, r7, #20
 800944c:	9301      	str	r3, [sp, #4]
 800944e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009450:	9300      	str	r3, [sp, #0]
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	68b9      	ldr	r1, [r7, #8]
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f000 f851 	bl	8009500 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800945e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009460:	f000 f8f6 	bl	8009650 <prvAddNewTaskToReadyList>
 8009464:	e001      	b.n	800946a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009466:	2300      	movs	r3, #0
 8009468:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800946a:	697b      	ldr	r3, [r7, #20]
	}
 800946c:	4618      	mov	r0, r3
 800946e:	3728      	adds	r7, #40	@ 0x28
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009474:	b580      	push	{r7, lr}
 8009476:	b08c      	sub	sp, #48	@ 0x30
 8009478:	af04      	add	r7, sp, #16
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	60b9      	str	r1, [r7, #8]
 800947e:	603b      	str	r3, [r7, #0]
 8009480:	4613      	mov	r3, r2
 8009482:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009484:	88fb      	ldrh	r3, [r7, #6]
 8009486:	009b      	lsls	r3, r3, #2
 8009488:	4618      	mov	r0, r3
 800948a:	f001 fc77 	bl	800ad7c <pvPortMalloc>
 800948e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d00e      	beq.n	80094b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009496:	20a8      	movs	r0, #168	@ 0xa8
 8009498:	f001 fc70 	bl	800ad7c <pvPortMalloc>
 800949c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800949e:	69fb      	ldr	r3, [r7, #28]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d003      	beq.n	80094ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	697a      	ldr	r2, [r7, #20]
 80094a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80094aa:	e005      	b.n	80094b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80094ac:	6978      	ldr	r0, [r7, #20]
 80094ae:	f001 fd33 	bl	800af18 <vPortFree>
 80094b2:	e001      	b.n	80094b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80094b4:	2300      	movs	r3, #0
 80094b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80094b8:	69fb      	ldr	r3, [r7, #28]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d017      	beq.n	80094ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80094c6:	88fa      	ldrh	r2, [r7, #6]
 80094c8:	2300      	movs	r3, #0
 80094ca:	9303      	str	r3, [sp, #12]
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	9302      	str	r3, [sp, #8]
 80094d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d2:	9301      	str	r3, [sp, #4]
 80094d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d6:	9300      	str	r3, [sp, #0]
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	68b9      	ldr	r1, [r7, #8]
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f000 f80f 	bl	8009500 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094e2:	69f8      	ldr	r0, [r7, #28]
 80094e4:	f000 f8b4 	bl	8009650 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80094e8:	2301      	movs	r3, #1
 80094ea:	61bb      	str	r3, [r7, #24]
 80094ec:	e002      	b.n	80094f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80094ee:	f04f 33ff 	mov.w	r3, #4294967295
 80094f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80094f4:	69bb      	ldr	r3, [r7, #24]
	}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3720      	adds	r7, #32
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
	...

08009500 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b088      	sub	sp, #32
 8009504:	af00      	add	r7, sp, #0
 8009506:	60f8      	str	r0, [r7, #12]
 8009508:	60b9      	str	r1, [r7, #8]
 800950a:	607a      	str	r2, [r7, #4]
 800950c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800950e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009510:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	009b      	lsls	r3, r3, #2
 8009516:	461a      	mov	r2, r3
 8009518:	21a5      	movs	r1, #165	@ 0xa5
 800951a:	f002 fd80 	bl	800c01e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800951e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009520:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009522:	6879      	ldr	r1, [r7, #4]
 8009524:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009528:	440b      	add	r3, r1
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	4413      	add	r3, r2
 800952e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	f023 0307 	bic.w	r3, r3, #7
 8009536:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009538:	69bb      	ldr	r3, [r7, #24]
 800953a:	f003 0307 	and.w	r3, r3, #7
 800953e:	2b00      	cmp	r3, #0
 8009540:	d00b      	beq.n	800955a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009546:	f383 8811 	msr	BASEPRI, r3
 800954a:	f3bf 8f6f 	isb	sy
 800954e:	f3bf 8f4f 	dsb	sy
 8009552:	617b      	str	r3, [r7, #20]
}
 8009554:	bf00      	nop
 8009556:	bf00      	nop
 8009558:	e7fd      	b.n	8009556 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d01f      	beq.n	80095a0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009560:	2300      	movs	r3, #0
 8009562:	61fb      	str	r3, [r7, #28]
 8009564:	e012      	b.n	800958c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	4413      	add	r3, r2
 800956c:	7819      	ldrb	r1, [r3, #0]
 800956e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009570:	69fb      	ldr	r3, [r7, #28]
 8009572:	4413      	add	r3, r2
 8009574:	3334      	adds	r3, #52	@ 0x34
 8009576:	460a      	mov	r2, r1
 8009578:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800957a:	68ba      	ldr	r2, [r7, #8]
 800957c:	69fb      	ldr	r3, [r7, #28]
 800957e:	4413      	add	r3, r2
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d006      	beq.n	8009594 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	3301      	adds	r3, #1
 800958a:	61fb      	str	r3, [r7, #28]
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	2b0f      	cmp	r3, #15
 8009590:	d9e9      	bls.n	8009566 <prvInitialiseNewTask+0x66>
 8009592:	e000      	b.n	8009596 <prvInitialiseNewTask+0x96>
			{
				break;
 8009594:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009598:	2200      	movs	r2, #0
 800959a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800959e:	e003      	b.n	80095a8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	2200      	movs	r2, #0
 80095a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80095a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095aa:	2b37      	cmp	r3, #55	@ 0x37
 80095ac:	d901      	bls.n	80095b2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80095ae:	2337      	movs	r3, #55	@ 0x37
 80095b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80095b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80095b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095bc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80095be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c0:	2200      	movs	r2, #0
 80095c2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80095c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c6:	3304      	adds	r3, #4
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7ff f965 	bl	8008898 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80095ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d0:	3318      	adds	r3, #24
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7ff f960 	bl	8008898 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80095d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80095e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80095ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f0:	2200      	movs	r2, #0
 80095f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80095f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80095fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009600:	3354      	adds	r3, #84	@ 0x54
 8009602:	224c      	movs	r2, #76	@ 0x4c
 8009604:	2100      	movs	r1, #0
 8009606:	4618      	mov	r0, r3
 8009608:	f002 fd09 	bl	800c01e <memset>
 800960c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960e:	4a0d      	ldr	r2, [pc, #52]	@ (8009644 <prvInitialiseNewTask+0x144>)
 8009610:	659a      	str	r2, [r3, #88]	@ 0x58
 8009612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009614:	4a0c      	ldr	r2, [pc, #48]	@ (8009648 <prvInitialiseNewTask+0x148>)
 8009616:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961a:	4a0c      	ldr	r2, [pc, #48]	@ (800964c <prvInitialiseNewTask+0x14c>)
 800961c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800961e:	683a      	ldr	r2, [r7, #0]
 8009620:	68f9      	ldr	r1, [r7, #12]
 8009622:	69b8      	ldr	r0, [r7, #24]
 8009624:	f001 f95a 	bl	800a8dc <pxPortInitialiseStack>
 8009628:	4602      	mov	r2, r0
 800962a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800962e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009630:	2b00      	cmp	r3, #0
 8009632:	d002      	beq.n	800963a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009638:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800963a:	bf00      	nop
 800963c:	3720      	adds	r7, #32
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
 8009642:	bf00      	nop
 8009644:	24004f44 	.word	0x24004f44
 8009648:	24004fac 	.word	0x24004fac
 800964c:	24005014 	.word	0x24005014

08009650 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009658:	f001 fa6e 	bl	800ab38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800965c:	4b2d      	ldr	r3, [pc, #180]	@ (8009714 <prvAddNewTaskToReadyList+0xc4>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	3301      	adds	r3, #1
 8009662:	4a2c      	ldr	r2, [pc, #176]	@ (8009714 <prvAddNewTaskToReadyList+0xc4>)
 8009664:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009666:	4b2c      	ldr	r3, [pc, #176]	@ (8009718 <prvAddNewTaskToReadyList+0xc8>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d109      	bne.n	8009682 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800966e:	4a2a      	ldr	r2, [pc, #168]	@ (8009718 <prvAddNewTaskToReadyList+0xc8>)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009674:	4b27      	ldr	r3, [pc, #156]	@ (8009714 <prvAddNewTaskToReadyList+0xc4>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2b01      	cmp	r3, #1
 800967a:	d110      	bne.n	800969e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800967c:	f000 fc2e 	bl	8009edc <prvInitialiseTaskLists>
 8009680:	e00d      	b.n	800969e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009682:	4b26      	ldr	r3, [pc, #152]	@ (800971c <prvAddNewTaskToReadyList+0xcc>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d109      	bne.n	800969e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800968a:	4b23      	ldr	r3, [pc, #140]	@ (8009718 <prvAddNewTaskToReadyList+0xc8>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009694:	429a      	cmp	r2, r3
 8009696:	d802      	bhi.n	800969e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009698:	4a1f      	ldr	r2, [pc, #124]	@ (8009718 <prvAddNewTaskToReadyList+0xc8>)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800969e:	4b20      	ldr	r3, [pc, #128]	@ (8009720 <prvAddNewTaskToReadyList+0xd0>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	3301      	adds	r3, #1
 80096a4:	4a1e      	ldr	r2, [pc, #120]	@ (8009720 <prvAddNewTaskToReadyList+0xd0>)
 80096a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80096a8:	4b1d      	ldr	r3, [pc, #116]	@ (8009720 <prvAddNewTaskToReadyList+0xd0>)
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096b4:	4b1b      	ldr	r3, [pc, #108]	@ (8009724 <prvAddNewTaskToReadyList+0xd4>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d903      	bls.n	80096c4 <prvAddNewTaskToReadyList+0x74>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c0:	4a18      	ldr	r2, [pc, #96]	@ (8009724 <prvAddNewTaskToReadyList+0xd4>)
 80096c2:	6013      	str	r3, [r2, #0]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c8:	4613      	mov	r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	4413      	add	r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4a15      	ldr	r2, [pc, #84]	@ (8009728 <prvAddNewTaskToReadyList+0xd8>)
 80096d2:	441a      	add	r2, r3
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	3304      	adds	r3, #4
 80096d8:	4619      	mov	r1, r3
 80096da:	4610      	mov	r0, r2
 80096dc:	f7ff f8e9 	bl	80088b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80096e0:	f001 fa5c 	bl	800ab9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80096e4:	4b0d      	ldr	r3, [pc, #52]	@ (800971c <prvAddNewTaskToReadyList+0xcc>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00e      	beq.n	800970a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80096ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009718 <prvAddNewTaskToReadyList+0xc8>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d207      	bcs.n	800970a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80096fa:	4b0c      	ldr	r3, [pc, #48]	@ (800972c <prvAddNewTaskToReadyList+0xdc>)
 80096fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009700:	601a      	str	r2, [r3, #0]
 8009702:	f3bf 8f4f 	dsb	sy
 8009706:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800970a:	bf00      	nop
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop
 8009714:	240011c4 	.word	0x240011c4
 8009718:	24000cf0 	.word	0x24000cf0
 800971c:	240011d0 	.word	0x240011d0
 8009720:	240011e0 	.word	0x240011e0
 8009724:	240011cc 	.word	0x240011cc
 8009728:	24000cf4 	.word	0x24000cf4
 800972c:	e000ed04 	.word	0xe000ed04

08009730 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009730:	b580      	push	{r7, lr}
 8009732:	b084      	sub	sp, #16
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009738:	2300      	movs	r3, #0
 800973a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d018      	beq.n	8009774 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009742:	4b14      	ldr	r3, [pc, #80]	@ (8009794 <vTaskDelay+0x64>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00b      	beq.n	8009762 <vTaskDelay+0x32>
	__asm volatile
 800974a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974e:	f383 8811 	msr	BASEPRI, r3
 8009752:	f3bf 8f6f 	isb	sy
 8009756:	f3bf 8f4f 	dsb	sy
 800975a:	60bb      	str	r3, [r7, #8]
}
 800975c:	bf00      	nop
 800975e:	bf00      	nop
 8009760:	e7fd      	b.n	800975e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009762:	f000 f88b 	bl	800987c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009766:	2100      	movs	r1, #0
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fd09 	bl	800a180 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800976e:	f000 f893 	bl	8009898 <xTaskResumeAll>
 8009772:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d107      	bne.n	800978a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800977a:	4b07      	ldr	r3, [pc, #28]	@ (8009798 <vTaskDelay+0x68>)
 800977c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009780:	601a      	str	r2, [r3, #0]
 8009782:	f3bf 8f4f 	dsb	sy
 8009786:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800978a:	bf00      	nop
 800978c:	3710      	adds	r7, #16
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	240011ec 	.word	0x240011ec
 8009798:	e000ed04 	.word	0xe000ed04

0800979c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b08a      	sub	sp, #40	@ 0x28
 80097a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80097a6:	2300      	movs	r3, #0
 80097a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80097aa:	463a      	mov	r2, r7
 80097ac:	1d39      	adds	r1, r7, #4
 80097ae:	f107 0308 	add.w	r3, r7, #8
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7ff f81c 	bl	80087f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80097b8:	6839      	ldr	r1, [r7, #0]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	9202      	str	r2, [sp, #8]
 80097c0:	9301      	str	r3, [sp, #4]
 80097c2:	2300      	movs	r3, #0
 80097c4:	9300      	str	r3, [sp, #0]
 80097c6:	2300      	movs	r3, #0
 80097c8:	460a      	mov	r2, r1
 80097ca:	4924      	ldr	r1, [pc, #144]	@ (800985c <vTaskStartScheduler+0xc0>)
 80097cc:	4824      	ldr	r0, [pc, #144]	@ (8009860 <vTaskStartScheduler+0xc4>)
 80097ce:	f7ff fdf1 	bl	80093b4 <xTaskCreateStatic>
 80097d2:	4603      	mov	r3, r0
 80097d4:	4a23      	ldr	r2, [pc, #140]	@ (8009864 <vTaskStartScheduler+0xc8>)
 80097d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80097d8:	4b22      	ldr	r3, [pc, #136]	@ (8009864 <vTaskStartScheduler+0xc8>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d002      	beq.n	80097e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80097e0:	2301      	movs	r3, #1
 80097e2:	617b      	str	r3, [r7, #20]
 80097e4:	e001      	b.n	80097ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80097e6:	2300      	movs	r3, #0
 80097e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d102      	bne.n	80097f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80097f0:	f000 fd1a 	bl	800a228 <xTimerCreateTimerTask>
 80097f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d11b      	bne.n	8009834 <vTaskStartScheduler+0x98>
	__asm volatile
 80097fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009800:	f383 8811 	msr	BASEPRI, r3
 8009804:	f3bf 8f6f 	isb	sy
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	613b      	str	r3, [r7, #16]
}
 800980e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009810:	4b15      	ldr	r3, [pc, #84]	@ (8009868 <vTaskStartScheduler+0xcc>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	3354      	adds	r3, #84	@ 0x54
 8009816:	4a15      	ldr	r2, [pc, #84]	@ (800986c <vTaskStartScheduler+0xd0>)
 8009818:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800981a:	4b15      	ldr	r3, [pc, #84]	@ (8009870 <vTaskStartScheduler+0xd4>)
 800981c:	f04f 32ff 	mov.w	r2, #4294967295
 8009820:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009822:	4b14      	ldr	r3, [pc, #80]	@ (8009874 <vTaskStartScheduler+0xd8>)
 8009824:	2201      	movs	r2, #1
 8009826:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009828:	4b13      	ldr	r3, [pc, #76]	@ (8009878 <vTaskStartScheduler+0xdc>)
 800982a:	2200      	movs	r2, #0
 800982c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800982e:	f001 f8df 	bl	800a9f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009832:	e00f      	b.n	8009854 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983a:	d10b      	bne.n	8009854 <vTaskStartScheduler+0xb8>
	__asm volatile
 800983c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009840:	f383 8811 	msr	BASEPRI, r3
 8009844:	f3bf 8f6f 	isb	sy
 8009848:	f3bf 8f4f 	dsb	sy
 800984c:	60fb      	str	r3, [r7, #12]
}
 800984e:	bf00      	nop
 8009850:	bf00      	nop
 8009852:	e7fd      	b.n	8009850 <vTaskStartScheduler+0xb4>
}
 8009854:	bf00      	nop
 8009856:	3718      	adds	r7, #24
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}
 800985c:	0800f734 	.word	0x0800f734
 8009860:	08009ead 	.word	0x08009ead
 8009864:	240011e8 	.word	0x240011e8
 8009868:	24000cf0 	.word	0x24000cf0
 800986c:	24000020 	.word	0x24000020
 8009870:	240011e4 	.word	0x240011e4
 8009874:	240011d0 	.word	0x240011d0
 8009878:	240011c8 	.word	0x240011c8

0800987c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800987c:	b480      	push	{r7}
 800987e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009880:	4b04      	ldr	r3, [pc, #16]	@ (8009894 <vTaskSuspendAll+0x18>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	3301      	adds	r3, #1
 8009886:	4a03      	ldr	r2, [pc, #12]	@ (8009894 <vTaskSuspendAll+0x18>)
 8009888:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800988a:	bf00      	nop
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr
 8009894:	240011ec 	.word	0x240011ec

08009898 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800989e:	2300      	movs	r3, #0
 80098a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80098a2:	2300      	movs	r3, #0
 80098a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80098a6:	4b42      	ldr	r3, [pc, #264]	@ (80099b0 <xTaskResumeAll+0x118>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d10b      	bne.n	80098c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80098ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b2:	f383 8811 	msr	BASEPRI, r3
 80098b6:	f3bf 8f6f 	isb	sy
 80098ba:	f3bf 8f4f 	dsb	sy
 80098be:	603b      	str	r3, [r7, #0]
}
 80098c0:	bf00      	nop
 80098c2:	bf00      	nop
 80098c4:	e7fd      	b.n	80098c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80098c6:	f001 f937 	bl	800ab38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80098ca:	4b39      	ldr	r3, [pc, #228]	@ (80099b0 <xTaskResumeAll+0x118>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	3b01      	subs	r3, #1
 80098d0:	4a37      	ldr	r2, [pc, #220]	@ (80099b0 <xTaskResumeAll+0x118>)
 80098d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098d4:	4b36      	ldr	r3, [pc, #216]	@ (80099b0 <xTaskResumeAll+0x118>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d162      	bne.n	80099a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80098dc:	4b35      	ldr	r3, [pc, #212]	@ (80099b4 <xTaskResumeAll+0x11c>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d05e      	beq.n	80099a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098e4:	e02f      	b.n	8009946 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098e6:	4b34      	ldr	r3, [pc, #208]	@ (80099b8 <xTaskResumeAll+0x120>)
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	68db      	ldr	r3, [r3, #12]
 80098ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	3318      	adds	r3, #24
 80098f2:	4618      	mov	r0, r3
 80098f4:	f7ff f83a 	bl	800896c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	3304      	adds	r3, #4
 80098fc:	4618      	mov	r0, r3
 80098fe:	f7ff f835 	bl	800896c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009906:	4b2d      	ldr	r3, [pc, #180]	@ (80099bc <xTaskResumeAll+0x124>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	429a      	cmp	r2, r3
 800990c:	d903      	bls.n	8009916 <xTaskResumeAll+0x7e>
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009912:	4a2a      	ldr	r2, [pc, #168]	@ (80099bc <xTaskResumeAll+0x124>)
 8009914:	6013      	str	r3, [r2, #0]
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800991a:	4613      	mov	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4413      	add	r3, r2
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	4a27      	ldr	r2, [pc, #156]	@ (80099c0 <xTaskResumeAll+0x128>)
 8009924:	441a      	add	r2, r3
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	3304      	adds	r3, #4
 800992a:	4619      	mov	r1, r3
 800992c:	4610      	mov	r0, r2
 800992e:	f7fe ffc0 	bl	80088b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009936:	4b23      	ldr	r3, [pc, #140]	@ (80099c4 <xTaskResumeAll+0x12c>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800993c:	429a      	cmp	r2, r3
 800993e:	d302      	bcc.n	8009946 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009940:	4b21      	ldr	r3, [pc, #132]	@ (80099c8 <xTaskResumeAll+0x130>)
 8009942:	2201      	movs	r2, #1
 8009944:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009946:	4b1c      	ldr	r3, [pc, #112]	@ (80099b8 <xTaskResumeAll+0x120>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1cb      	bne.n	80098e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d001      	beq.n	8009958 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009954:	f000 fb66 	bl	800a024 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009958:	4b1c      	ldr	r3, [pc, #112]	@ (80099cc <xTaskResumeAll+0x134>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d010      	beq.n	8009986 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009964:	f000 f846 	bl	80099f4 <xTaskIncrementTick>
 8009968:	4603      	mov	r3, r0
 800996a:	2b00      	cmp	r3, #0
 800996c:	d002      	beq.n	8009974 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800996e:	4b16      	ldr	r3, [pc, #88]	@ (80099c8 <xTaskResumeAll+0x130>)
 8009970:	2201      	movs	r2, #1
 8009972:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	3b01      	subs	r3, #1
 8009978:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1f1      	bne.n	8009964 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009980:	4b12      	ldr	r3, [pc, #72]	@ (80099cc <xTaskResumeAll+0x134>)
 8009982:	2200      	movs	r2, #0
 8009984:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009986:	4b10      	ldr	r3, [pc, #64]	@ (80099c8 <xTaskResumeAll+0x130>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d009      	beq.n	80099a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800998e:	2301      	movs	r3, #1
 8009990:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009992:	4b0f      	ldr	r3, [pc, #60]	@ (80099d0 <xTaskResumeAll+0x138>)
 8009994:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009998:	601a      	str	r2, [r3, #0]
 800999a:	f3bf 8f4f 	dsb	sy
 800999e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099a2:	f001 f8fb 	bl	800ab9c <vPortExitCritical>

	return xAlreadyYielded;
 80099a6:	68bb      	ldr	r3, [r7, #8]
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3710      	adds	r7, #16
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}
 80099b0:	240011ec 	.word	0x240011ec
 80099b4:	240011c4 	.word	0x240011c4
 80099b8:	24001184 	.word	0x24001184
 80099bc:	240011cc 	.word	0x240011cc
 80099c0:	24000cf4 	.word	0x24000cf4
 80099c4:	24000cf0 	.word	0x24000cf0
 80099c8:	240011d8 	.word	0x240011d8
 80099cc:	240011d4 	.word	0x240011d4
 80099d0:	e000ed04 	.word	0xe000ed04

080099d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80099da:	4b05      	ldr	r3, [pc, #20]	@ (80099f0 <xTaskGetTickCount+0x1c>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80099e0:	687b      	ldr	r3, [r7, #4]
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	370c      	adds	r7, #12
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	240011c8 	.word	0x240011c8

080099f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b086      	sub	sp, #24
 80099f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80099fa:	2300      	movs	r3, #0
 80099fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099fe:	4b4f      	ldr	r3, [pc, #316]	@ (8009b3c <xTaskIncrementTick+0x148>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f040 8090 	bne.w	8009b28 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a08:	4b4d      	ldr	r3, [pc, #308]	@ (8009b40 <xTaskIncrementTick+0x14c>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a10:	4a4b      	ldr	r2, [pc, #300]	@ (8009b40 <xTaskIncrementTick+0x14c>)
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d121      	bne.n	8009a60 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a1c:	4b49      	ldr	r3, [pc, #292]	@ (8009b44 <xTaskIncrementTick+0x150>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00b      	beq.n	8009a3e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a2a:	f383 8811 	msr	BASEPRI, r3
 8009a2e:	f3bf 8f6f 	isb	sy
 8009a32:	f3bf 8f4f 	dsb	sy
 8009a36:	603b      	str	r3, [r7, #0]
}
 8009a38:	bf00      	nop
 8009a3a:	bf00      	nop
 8009a3c:	e7fd      	b.n	8009a3a <xTaskIncrementTick+0x46>
 8009a3e:	4b41      	ldr	r3, [pc, #260]	@ (8009b44 <xTaskIncrementTick+0x150>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	60fb      	str	r3, [r7, #12]
 8009a44:	4b40      	ldr	r3, [pc, #256]	@ (8009b48 <xTaskIncrementTick+0x154>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a3e      	ldr	r2, [pc, #248]	@ (8009b44 <xTaskIncrementTick+0x150>)
 8009a4a:	6013      	str	r3, [r2, #0]
 8009a4c:	4a3e      	ldr	r2, [pc, #248]	@ (8009b48 <xTaskIncrementTick+0x154>)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6013      	str	r3, [r2, #0]
 8009a52:	4b3e      	ldr	r3, [pc, #248]	@ (8009b4c <xTaskIncrementTick+0x158>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	3301      	adds	r3, #1
 8009a58:	4a3c      	ldr	r2, [pc, #240]	@ (8009b4c <xTaskIncrementTick+0x158>)
 8009a5a:	6013      	str	r3, [r2, #0]
 8009a5c:	f000 fae2 	bl	800a024 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a60:	4b3b      	ldr	r3, [pc, #236]	@ (8009b50 <xTaskIncrementTick+0x15c>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	693a      	ldr	r2, [r7, #16]
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d349      	bcc.n	8009afe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a6a:	4b36      	ldr	r3, [pc, #216]	@ (8009b44 <xTaskIncrementTick+0x150>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d104      	bne.n	8009a7e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a74:	4b36      	ldr	r3, [pc, #216]	@ (8009b50 <xTaskIncrementTick+0x15c>)
 8009a76:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7a:	601a      	str	r2, [r3, #0]
					break;
 8009a7c:	e03f      	b.n	8009afe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a7e:	4b31      	ldr	r3, [pc, #196]	@ (8009b44 <xTaskIncrementTick+0x150>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	68db      	ldr	r3, [r3, #12]
 8009a84:	68db      	ldr	r3, [r3, #12]
 8009a86:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d203      	bcs.n	8009a9e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009a96:	4a2e      	ldr	r2, [pc, #184]	@ (8009b50 <xTaskIncrementTick+0x15c>)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009a9c:	e02f      	b.n	8009afe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	3304      	adds	r3, #4
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7fe ff62 	bl	800896c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d004      	beq.n	8009aba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	3318      	adds	r3, #24
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7fe ff59 	bl	800896c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009abe:	4b25      	ldr	r3, [pc, #148]	@ (8009b54 <xTaskIncrementTick+0x160>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d903      	bls.n	8009ace <xTaskIncrementTick+0xda>
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aca:	4a22      	ldr	r2, [pc, #136]	@ (8009b54 <xTaskIncrementTick+0x160>)
 8009acc:	6013      	str	r3, [r2, #0]
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ad2:	4613      	mov	r3, r2
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	4413      	add	r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	4a1f      	ldr	r2, [pc, #124]	@ (8009b58 <xTaskIncrementTick+0x164>)
 8009adc:	441a      	add	r2, r3
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	3304      	adds	r3, #4
 8009ae2:	4619      	mov	r1, r3
 8009ae4:	4610      	mov	r0, r2
 8009ae6:	f7fe fee4 	bl	80088b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aee:	4b1b      	ldr	r3, [pc, #108]	@ (8009b5c <xTaskIncrementTick+0x168>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d3b8      	bcc.n	8009a6a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009af8:	2301      	movs	r3, #1
 8009afa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009afc:	e7b5      	b.n	8009a6a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009afe:	4b17      	ldr	r3, [pc, #92]	@ (8009b5c <xTaskIncrementTick+0x168>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b04:	4914      	ldr	r1, [pc, #80]	@ (8009b58 <xTaskIncrementTick+0x164>)
 8009b06:	4613      	mov	r3, r2
 8009b08:	009b      	lsls	r3, r3, #2
 8009b0a:	4413      	add	r3, r2
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	440b      	add	r3, r1
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d901      	bls.n	8009b1a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009b16:	2301      	movs	r3, #1
 8009b18:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009b1a:	4b11      	ldr	r3, [pc, #68]	@ (8009b60 <xTaskIncrementTick+0x16c>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d007      	beq.n	8009b32 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009b22:	2301      	movs	r3, #1
 8009b24:	617b      	str	r3, [r7, #20]
 8009b26:	e004      	b.n	8009b32 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009b28:	4b0e      	ldr	r3, [pc, #56]	@ (8009b64 <xTaskIncrementTick+0x170>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8009b64 <xTaskIncrementTick+0x170>)
 8009b30:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009b32:	697b      	ldr	r3, [r7, #20]
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3718      	adds	r7, #24
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}
 8009b3c:	240011ec 	.word	0x240011ec
 8009b40:	240011c8 	.word	0x240011c8
 8009b44:	2400117c 	.word	0x2400117c
 8009b48:	24001180 	.word	0x24001180
 8009b4c:	240011dc 	.word	0x240011dc
 8009b50:	240011e4 	.word	0x240011e4
 8009b54:	240011cc 	.word	0x240011cc
 8009b58:	24000cf4 	.word	0x24000cf4
 8009b5c:	24000cf0 	.word	0x24000cf0
 8009b60:	240011d8 	.word	0x240011d8
 8009b64:	240011d4 	.word	0x240011d4

08009b68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8009c1c <vTaskSwitchContext+0xb4>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d003      	beq.n	8009b7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b76:	4b2a      	ldr	r3, [pc, #168]	@ (8009c20 <vTaskSwitchContext+0xb8>)
 8009b78:	2201      	movs	r2, #1
 8009b7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b7c:	e047      	b.n	8009c0e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009b7e:	4b28      	ldr	r3, [pc, #160]	@ (8009c20 <vTaskSwitchContext+0xb8>)
 8009b80:	2200      	movs	r2, #0
 8009b82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b84:	4b27      	ldr	r3, [pc, #156]	@ (8009c24 <vTaskSwitchContext+0xbc>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	60fb      	str	r3, [r7, #12]
 8009b8a:	e011      	b.n	8009bb0 <vTaskSwitchContext+0x48>
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d10b      	bne.n	8009baa <vTaskSwitchContext+0x42>
	__asm volatile
 8009b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	607b      	str	r3, [r7, #4]
}
 8009ba4:	bf00      	nop
 8009ba6:	bf00      	nop
 8009ba8:	e7fd      	b.n	8009ba6 <vTaskSwitchContext+0x3e>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	3b01      	subs	r3, #1
 8009bae:	60fb      	str	r3, [r7, #12]
 8009bb0:	491d      	ldr	r1, [pc, #116]	@ (8009c28 <vTaskSwitchContext+0xc0>)
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	4413      	add	r3, r2
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	440b      	add	r3, r1
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d0e3      	beq.n	8009b8c <vTaskSwitchContext+0x24>
 8009bc4:	68fa      	ldr	r2, [r7, #12]
 8009bc6:	4613      	mov	r3, r2
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	4413      	add	r3, r2
 8009bcc:	009b      	lsls	r3, r3, #2
 8009bce:	4a16      	ldr	r2, [pc, #88]	@ (8009c28 <vTaskSwitchContext+0xc0>)
 8009bd0:	4413      	add	r3, r2
 8009bd2:	60bb      	str	r3, [r7, #8]
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	685b      	ldr	r3, [r3, #4]
 8009bd8:	685a      	ldr	r2, [r3, #4]
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	605a      	str	r2, [r3, #4]
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	685a      	ldr	r2, [r3, #4]
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	3308      	adds	r3, #8
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d104      	bne.n	8009bf4 <vTaskSwitchContext+0x8c>
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	685a      	ldr	r2, [r3, #4]
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	605a      	str	r2, [r3, #4]
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	68db      	ldr	r3, [r3, #12]
 8009bfa:	4a0c      	ldr	r2, [pc, #48]	@ (8009c2c <vTaskSwitchContext+0xc4>)
 8009bfc:	6013      	str	r3, [r2, #0]
 8009bfe:	4a09      	ldr	r2, [pc, #36]	@ (8009c24 <vTaskSwitchContext+0xbc>)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c04:	4b09      	ldr	r3, [pc, #36]	@ (8009c2c <vTaskSwitchContext+0xc4>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	3354      	adds	r3, #84	@ 0x54
 8009c0a:	4a09      	ldr	r2, [pc, #36]	@ (8009c30 <vTaskSwitchContext+0xc8>)
 8009c0c:	6013      	str	r3, [r2, #0]
}
 8009c0e:	bf00      	nop
 8009c10:	3714      	adds	r7, #20
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	240011ec 	.word	0x240011ec
 8009c20:	240011d8 	.word	0x240011d8
 8009c24:	240011cc 	.word	0x240011cc
 8009c28:	24000cf4 	.word	0x24000cf4
 8009c2c:	24000cf0 	.word	0x24000cf0
 8009c30:	24000020 	.word	0x24000020

08009c34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d10b      	bne.n	8009c5c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c48:	f383 8811 	msr	BASEPRI, r3
 8009c4c:	f3bf 8f6f 	isb	sy
 8009c50:	f3bf 8f4f 	dsb	sy
 8009c54:	60fb      	str	r3, [r7, #12]
}
 8009c56:	bf00      	nop
 8009c58:	bf00      	nop
 8009c5a:	e7fd      	b.n	8009c58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c5c:	4b07      	ldr	r3, [pc, #28]	@ (8009c7c <vTaskPlaceOnEventList+0x48>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	3318      	adds	r3, #24
 8009c62:	4619      	mov	r1, r3
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f7fe fe48 	bl	80088fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c6a:	2101      	movs	r1, #1
 8009c6c:	6838      	ldr	r0, [r7, #0]
 8009c6e:	f000 fa87 	bl	800a180 <prvAddCurrentTaskToDelayedList>
}
 8009c72:	bf00      	nop
 8009c74:	3710      	adds	r7, #16
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	bf00      	nop
 8009c7c:	24000cf0 	.word	0x24000cf0

08009c80 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b086      	sub	sp, #24
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	60b9      	str	r1, [r7, #8]
 8009c8a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d10b      	bne.n	8009caa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c96:	f383 8811 	msr	BASEPRI, r3
 8009c9a:	f3bf 8f6f 	isb	sy
 8009c9e:	f3bf 8f4f 	dsb	sy
 8009ca2:	617b      	str	r3, [r7, #20]
}
 8009ca4:	bf00      	nop
 8009ca6:	bf00      	nop
 8009ca8:	e7fd      	b.n	8009ca6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009caa:	4b0a      	ldr	r3, [pc, #40]	@ (8009cd4 <vTaskPlaceOnEventListRestricted+0x54>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	3318      	adds	r3, #24
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	68f8      	ldr	r0, [r7, #12]
 8009cb4:	f7fe fdfd 	bl	80088b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d002      	beq.n	8009cc4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8009cc2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009cc4:	6879      	ldr	r1, [r7, #4]
 8009cc6:	68b8      	ldr	r0, [r7, #8]
 8009cc8:	f000 fa5a 	bl	800a180 <prvAddCurrentTaskToDelayedList>
	}
 8009ccc:	bf00      	nop
 8009cce:	3718      	adds	r7, #24
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}
 8009cd4:	24000cf0 	.word	0x24000cf0

08009cd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b086      	sub	sp, #24
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	68db      	ldr	r3, [r3, #12]
 8009ce4:	68db      	ldr	r3, [r3, #12]
 8009ce6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d10b      	bne.n	8009d06 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf2:	f383 8811 	msr	BASEPRI, r3
 8009cf6:	f3bf 8f6f 	isb	sy
 8009cfa:	f3bf 8f4f 	dsb	sy
 8009cfe:	60fb      	str	r3, [r7, #12]
}
 8009d00:	bf00      	nop
 8009d02:	bf00      	nop
 8009d04:	e7fd      	b.n	8009d02 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	3318      	adds	r3, #24
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f7fe fe2e 	bl	800896c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d10:	4b1d      	ldr	r3, [pc, #116]	@ (8009d88 <xTaskRemoveFromEventList+0xb0>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d11d      	bne.n	8009d54 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	3304      	adds	r3, #4
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f7fe fe25 	bl	800896c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d26:	4b19      	ldr	r3, [pc, #100]	@ (8009d8c <xTaskRemoveFromEventList+0xb4>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d903      	bls.n	8009d36 <xTaskRemoveFromEventList+0x5e>
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d32:	4a16      	ldr	r2, [pc, #88]	@ (8009d8c <xTaskRemoveFromEventList+0xb4>)
 8009d34:	6013      	str	r3, [r2, #0]
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	4413      	add	r3, r2
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	4a13      	ldr	r2, [pc, #76]	@ (8009d90 <xTaskRemoveFromEventList+0xb8>)
 8009d44:	441a      	add	r2, r3
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	3304      	adds	r3, #4
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	4610      	mov	r0, r2
 8009d4e:	f7fe fdb0 	bl	80088b2 <vListInsertEnd>
 8009d52:	e005      	b.n	8009d60 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	3318      	adds	r3, #24
 8009d58:	4619      	mov	r1, r3
 8009d5a:	480e      	ldr	r0, [pc, #56]	@ (8009d94 <xTaskRemoveFromEventList+0xbc>)
 8009d5c:	f7fe fda9 	bl	80088b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d64:	4b0c      	ldr	r3, [pc, #48]	@ (8009d98 <xTaskRemoveFromEventList+0xc0>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d905      	bls.n	8009d7a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d72:	4b0a      	ldr	r3, [pc, #40]	@ (8009d9c <xTaskRemoveFromEventList+0xc4>)
 8009d74:	2201      	movs	r2, #1
 8009d76:	601a      	str	r2, [r3, #0]
 8009d78:	e001      	b.n	8009d7e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d7e:	697b      	ldr	r3, [r7, #20]
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3718      	adds	r7, #24
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	240011ec 	.word	0x240011ec
 8009d8c:	240011cc 	.word	0x240011cc
 8009d90:	24000cf4 	.word	0x24000cf4
 8009d94:	24001184 	.word	0x24001184
 8009d98:	24000cf0 	.word	0x24000cf0
 8009d9c:	240011d8 	.word	0x240011d8

08009da0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009da0:	b480      	push	{r7}
 8009da2:	b083      	sub	sp, #12
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009da8:	4b06      	ldr	r3, [pc, #24]	@ (8009dc4 <vTaskInternalSetTimeOutState+0x24>)
 8009daa:	681a      	ldr	r2, [r3, #0]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009db0:	4b05      	ldr	r3, [pc, #20]	@ (8009dc8 <vTaskInternalSetTimeOutState+0x28>)
 8009db2:	681a      	ldr	r2, [r3, #0]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	605a      	str	r2, [r3, #4]
}
 8009db8:	bf00      	nop
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr
 8009dc4:	240011dc 	.word	0x240011dc
 8009dc8:	240011c8 	.word	0x240011c8

08009dcc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b088      	sub	sp, #32
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d10b      	bne.n	8009df4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009de0:	f383 8811 	msr	BASEPRI, r3
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	613b      	str	r3, [r7, #16]
}
 8009dee:	bf00      	nop
 8009df0:	bf00      	nop
 8009df2:	e7fd      	b.n	8009df0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d10b      	bne.n	8009e12 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dfe:	f383 8811 	msr	BASEPRI, r3
 8009e02:	f3bf 8f6f 	isb	sy
 8009e06:	f3bf 8f4f 	dsb	sy
 8009e0a:	60fb      	str	r3, [r7, #12]
}
 8009e0c:	bf00      	nop
 8009e0e:	bf00      	nop
 8009e10:	e7fd      	b.n	8009e0e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009e12:	f000 fe91 	bl	800ab38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009e16:	4b1d      	ldr	r3, [pc, #116]	@ (8009e8c <xTaskCheckForTimeOut+0xc0>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	685b      	ldr	r3, [r3, #4]
 8009e20:	69ba      	ldr	r2, [r7, #24]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e2e:	d102      	bne.n	8009e36 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e30:	2300      	movs	r3, #0
 8009e32:	61fb      	str	r3, [r7, #28]
 8009e34:	e023      	b.n	8009e7e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681a      	ldr	r2, [r3, #0]
 8009e3a:	4b15      	ldr	r3, [pc, #84]	@ (8009e90 <xTaskCheckForTimeOut+0xc4>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	429a      	cmp	r2, r3
 8009e40:	d007      	beq.n	8009e52 <xTaskCheckForTimeOut+0x86>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	69ba      	ldr	r2, [r7, #24]
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	d302      	bcc.n	8009e52 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	61fb      	str	r3, [r7, #28]
 8009e50:	e015      	b.n	8009e7e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	697a      	ldr	r2, [r7, #20]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d20b      	bcs.n	8009e74 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	681a      	ldr	r2, [r3, #0]
 8009e60:	697b      	ldr	r3, [r7, #20]
 8009e62:	1ad2      	subs	r2, r2, r3
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f7ff ff99 	bl	8009da0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	61fb      	str	r3, [r7, #28]
 8009e72:	e004      	b.n	8009e7e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	2200      	movs	r2, #0
 8009e78:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e7e:	f000 fe8d 	bl	800ab9c <vPortExitCritical>

	return xReturn;
 8009e82:	69fb      	ldr	r3, [r7, #28]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3720      	adds	r7, #32
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	240011c8 	.word	0x240011c8
 8009e90:	240011dc 	.word	0x240011dc

08009e94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009e94:	b480      	push	{r7}
 8009e96:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009e98:	4b03      	ldr	r3, [pc, #12]	@ (8009ea8 <vTaskMissedYield+0x14>)
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	601a      	str	r2, [r3, #0]
}
 8009e9e:	bf00      	nop
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr
 8009ea8:	240011d8 	.word	0x240011d8

08009eac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009eb4:	f000 f852 	bl	8009f5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009eb8:	4b06      	ldr	r3, [pc, #24]	@ (8009ed4 <prvIdleTask+0x28>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d9f9      	bls.n	8009eb4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009ec0:	4b05      	ldr	r3, [pc, #20]	@ (8009ed8 <prvIdleTask+0x2c>)
 8009ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ec6:	601a      	str	r2, [r3, #0]
 8009ec8:	f3bf 8f4f 	dsb	sy
 8009ecc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009ed0:	e7f0      	b.n	8009eb4 <prvIdleTask+0x8>
 8009ed2:	bf00      	nop
 8009ed4:	24000cf4 	.word	0x24000cf4
 8009ed8:	e000ed04 	.word	0xe000ed04

08009edc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b082      	sub	sp, #8
 8009ee0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	607b      	str	r3, [r7, #4]
 8009ee6:	e00c      	b.n	8009f02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ee8:	687a      	ldr	r2, [r7, #4]
 8009eea:	4613      	mov	r3, r2
 8009eec:	009b      	lsls	r3, r3, #2
 8009eee:	4413      	add	r3, r2
 8009ef0:	009b      	lsls	r3, r3, #2
 8009ef2:	4a12      	ldr	r2, [pc, #72]	@ (8009f3c <prvInitialiseTaskLists+0x60>)
 8009ef4:	4413      	add	r3, r2
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f7fe fcae 	bl	8008858 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	3301      	adds	r3, #1
 8009f00:	607b      	str	r3, [r7, #4]
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2b37      	cmp	r3, #55	@ 0x37
 8009f06:	d9ef      	bls.n	8009ee8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009f08:	480d      	ldr	r0, [pc, #52]	@ (8009f40 <prvInitialiseTaskLists+0x64>)
 8009f0a:	f7fe fca5 	bl	8008858 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009f0e:	480d      	ldr	r0, [pc, #52]	@ (8009f44 <prvInitialiseTaskLists+0x68>)
 8009f10:	f7fe fca2 	bl	8008858 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f14:	480c      	ldr	r0, [pc, #48]	@ (8009f48 <prvInitialiseTaskLists+0x6c>)
 8009f16:	f7fe fc9f 	bl	8008858 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f1a:	480c      	ldr	r0, [pc, #48]	@ (8009f4c <prvInitialiseTaskLists+0x70>)
 8009f1c:	f7fe fc9c 	bl	8008858 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f20:	480b      	ldr	r0, [pc, #44]	@ (8009f50 <prvInitialiseTaskLists+0x74>)
 8009f22:	f7fe fc99 	bl	8008858 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f26:	4b0b      	ldr	r3, [pc, #44]	@ (8009f54 <prvInitialiseTaskLists+0x78>)
 8009f28:	4a05      	ldr	r2, [pc, #20]	@ (8009f40 <prvInitialiseTaskLists+0x64>)
 8009f2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f58 <prvInitialiseTaskLists+0x7c>)
 8009f2e:	4a05      	ldr	r2, [pc, #20]	@ (8009f44 <prvInitialiseTaskLists+0x68>)
 8009f30:	601a      	str	r2, [r3, #0]
}
 8009f32:	bf00      	nop
 8009f34:	3708      	adds	r7, #8
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}
 8009f3a:	bf00      	nop
 8009f3c:	24000cf4 	.word	0x24000cf4
 8009f40:	24001154 	.word	0x24001154
 8009f44:	24001168 	.word	0x24001168
 8009f48:	24001184 	.word	0x24001184
 8009f4c:	24001198 	.word	0x24001198
 8009f50:	240011b0 	.word	0x240011b0
 8009f54:	2400117c 	.word	0x2400117c
 8009f58:	24001180 	.word	0x24001180

08009f5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f62:	e019      	b.n	8009f98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f64:	f000 fde8 	bl	800ab38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f68:	4b10      	ldr	r3, [pc, #64]	@ (8009fac <prvCheckTasksWaitingTermination+0x50>)
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	3304      	adds	r3, #4
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7fe fcf9 	bl	800896c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8009fb0 <prvCheckTasksWaitingTermination+0x54>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	3b01      	subs	r3, #1
 8009f80:	4a0b      	ldr	r2, [pc, #44]	@ (8009fb0 <prvCheckTasksWaitingTermination+0x54>)
 8009f82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009f84:	4b0b      	ldr	r3, [pc, #44]	@ (8009fb4 <prvCheckTasksWaitingTermination+0x58>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	3b01      	subs	r3, #1
 8009f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8009fb4 <prvCheckTasksWaitingTermination+0x58>)
 8009f8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009f8e:	f000 fe05 	bl	800ab9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f810 	bl	8009fb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f98:	4b06      	ldr	r3, [pc, #24]	@ (8009fb4 <prvCheckTasksWaitingTermination+0x58>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1e1      	bne.n	8009f64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009fa0:	bf00      	nop
 8009fa2:	bf00      	nop
 8009fa4:	3708      	adds	r7, #8
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	24001198 	.word	0x24001198
 8009fb0:	240011c4 	.word	0x240011c4
 8009fb4:	240011ac 	.word	0x240011ac

08009fb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b084      	sub	sp, #16
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	3354      	adds	r3, #84	@ 0x54
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f002 f847 	bl	800c058 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d108      	bne.n	8009fe6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f000 ff9d 	bl	800af18 <vPortFree>
				vPortFree( pxTCB );
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 ff9a 	bl	800af18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009fe4:	e019      	b.n	800a01a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d103      	bne.n	8009ff8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 ff91 	bl	800af18 <vPortFree>
	}
 8009ff6:	e010      	b.n	800a01a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d00b      	beq.n	800a01a <prvDeleteTCB+0x62>
	__asm volatile
 800a002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a006:	f383 8811 	msr	BASEPRI, r3
 800a00a:	f3bf 8f6f 	isb	sy
 800a00e:	f3bf 8f4f 	dsb	sy
 800a012:	60fb      	str	r3, [r7, #12]
}
 800a014:	bf00      	nop
 800a016:	bf00      	nop
 800a018:	e7fd      	b.n	800a016 <prvDeleteTCB+0x5e>
	}
 800a01a:	bf00      	nop
 800a01c:	3710      	adds	r7, #16
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd80      	pop	{r7, pc}
	...

0800a024 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a02a:	4b0c      	ldr	r3, [pc, #48]	@ (800a05c <prvResetNextTaskUnblockTime+0x38>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d104      	bne.n	800a03e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a034:	4b0a      	ldr	r3, [pc, #40]	@ (800a060 <prvResetNextTaskUnblockTime+0x3c>)
 800a036:	f04f 32ff 	mov.w	r2, #4294967295
 800a03a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a03c:	e008      	b.n	800a050 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a03e:	4b07      	ldr	r3, [pc, #28]	@ (800a05c <prvResetNextTaskUnblockTime+0x38>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	68db      	ldr	r3, [r3, #12]
 800a044:	68db      	ldr	r3, [r3, #12]
 800a046:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	4a04      	ldr	r2, [pc, #16]	@ (800a060 <prvResetNextTaskUnblockTime+0x3c>)
 800a04e:	6013      	str	r3, [r2, #0]
}
 800a050:	bf00      	nop
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr
 800a05c:	2400117c 	.word	0x2400117c
 800a060:	240011e4 	.word	0x240011e4

0800a064 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a06a:	4b0b      	ldr	r3, [pc, #44]	@ (800a098 <xTaskGetSchedulerState+0x34>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d102      	bne.n	800a078 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a072:	2301      	movs	r3, #1
 800a074:	607b      	str	r3, [r7, #4]
 800a076:	e008      	b.n	800a08a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a078:	4b08      	ldr	r3, [pc, #32]	@ (800a09c <xTaskGetSchedulerState+0x38>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d102      	bne.n	800a086 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a080:	2302      	movs	r3, #2
 800a082:	607b      	str	r3, [r7, #4]
 800a084:	e001      	b.n	800a08a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a086:	2300      	movs	r3, #0
 800a088:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a08a:	687b      	ldr	r3, [r7, #4]
	}
 800a08c:	4618      	mov	r0, r3
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr
 800a098:	240011d0 	.word	0x240011d0
 800a09c:	240011ec 	.word	0x240011ec

0800a0a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b086      	sub	sp, #24
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d058      	beq.n	800a168 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a0b6:	4b2f      	ldr	r3, [pc, #188]	@ (800a174 <xTaskPriorityDisinherit+0xd4>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	693a      	ldr	r2, [r7, #16]
 800a0bc:	429a      	cmp	r2, r3
 800a0be:	d00b      	beq.n	800a0d8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c4:	f383 8811 	msr	BASEPRI, r3
 800a0c8:	f3bf 8f6f 	isb	sy
 800a0cc:	f3bf 8f4f 	dsb	sy
 800a0d0:	60fb      	str	r3, [r7, #12]
}
 800a0d2:	bf00      	nop
 800a0d4:	bf00      	nop
 800a0d6:	e7fd      	b.n	800a0d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d10b      	bne.n	800a0f8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e4:	f383 8811 	msr	BASEPRI, r3
 800a0e8:	f3bf 8f6f 	isb	sy
 800a0ec:	f3bf 8f4f 	dsb	sy
 800a0f0:	60bb      	str	r3, [r7, #8]
}
 800a0f2:	bf00      	nop
 800a0f4:	bf00      	nop
 800a0f6:	e7fd      	b.n	800a0f4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0fc:	1e5a      	subs	r2, r3, #1
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d02c      	beq.n	800a168 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a112:	2b00      	cmp	r3, #0
 800a114:	d128      	bne.n	800a168 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	3304      	adds	r3, #4
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7fe fc26 	bl	800896c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a12c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a138:	4b0f      	ldr	r3, [pc, #60]	@ (800a178 <xTaskPriorityDisinherit+0xd8>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d903      	bls.n	800a148 <xTaskPriorityDisinherit+0xa8>
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a144:	4a0c      	ldr	r2, [pc, #48]	@ (800a178 <xTaskPriorityDisinherit+0xd8>)
 800a146:	6013      	str	r3, [r2, #0]
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a14c:	4613      	mov	r3, r2
 800a14e:	009b      	lsls	r3, r3, #2
 800a150:	4413      	add	r3, r2
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	4a09      	ldr	r2, [pc, #36]	@ (800a17c <xTaskPriorityDisinherit+0xdc>)
 800a156:	441a      	add	r2, r3
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	3304      	adds	r3, #4
 800a15c:	4619      	mov	r1, r3
 800a15e:	4610      	mov	r0, r2
 800a160:	f7fe fba7 	bl	80088b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a164:	2301      	movs	r3, #1
 800a166:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a168:	697b      	ldr	r3, [r7, #20]
	}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3718      	adds	r7, #24
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	24000cf0 	.word	0x24000cf0
 800a178:	240011cc 	.word	0x240011cc
 800a17c:	24000cf4 	.word	0x24000cf4

0800a180 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a18a:	4b21      	ldr	r3, [pc, #132]	@ (800a210 <prvAddCurrentTaskToDelayedList+0x90>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a190:	4b20      	ldr	r3, [pc, #128]	@ (800a214 <prvAddCurrentTaskToDelayedList+0x94>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	3304      	adds	r3, #4
 800a196:	4618      	mov	r0, r3
 800a198:	f7fe fbe8 	bl	800896c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a2:	d10a      	bne.n	800a1ba <prvAddCurrentTaskToDelayedList+0x3a>
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d007      	beq.n	800a1ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1aa:	4b1a      	ldr	r3, [pc, #104]	@ (800a214 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	3304      	adds	r3, #4
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	4819      	ldr	r0, [pc, #100]	@ (800a218 <prvAddCurrentTaskToDelayedList+0x98>)
 800a1b4:	f7fe fb7d 	bl	80088b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a1b8:	e026      	b.n	800a208 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	4413      	add	r3, r2
 800a1c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a1c2:	4b14      	ldr	r3, [pc, #80]	@ (800a214 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a1ca:	68ba      	ldr	r2, [r7, #8]
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d209      	bcs.n	800a1e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1d2:	4b12      	ldr	r3, [pc, #72]	@ (800a21c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	4b0f      	ldr	r3, [pc, #60]	@ (800a214 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	3304      	adds	r3, #4
 800a1dc:	4619      	mov	r1, r3
 800a1de:	4610      	mov	r0, r2
 800a1e0:	f7fe fb8b 	bl	80088fa <vListInsert>
}
 800a1e4:	e010      	b.n	800a208 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1e6:	4b0e      	ldr	r3, [pc, #56]	@ (800a220 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	4b0a      	ldr	r3, [pc, #40]	@ (800a214 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	3304      	adds	r3, #4
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	4610      	mov	r0, r2
 800a1f4:	f7fe fb81 	bl	80088fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a1f8:	4b0a      	ldr	r3, [pc, #40]	@ (800a224 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68ba      	ldr	r2, [r7, #8]
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d202      	bcs.n	800a208 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a202:	4a08      	ldr	r2, [pc, #32]	@ (800a224 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	6013      	str	r3, [r2, #0]
}
 800a208:	bf00      	nop
 800a20a:	3710      	adds	r7, #16
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}
 800a210:	240011c8 	.word	0x240011c8
 800a214:	24000cf0 	.word	0x24000cf0
 800a218:	240011b0 	.word	0x240011b0
 800a21c:	24001180 	.word	0x24001180
 800a220:	2400117c 	.word	0x2400117c
 800a224:	240011e4 	.word	0x240011e4

0800a228 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b08a      	sub	sp, #40	@ 0x28
 800a22c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a22e:	2300      	movs	r3, #0
 800a230:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a232:	f000 fb13 	bl	800a85c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a236:	4b1d      	ldr	r3, [pc, #116]	@ (800a2ac <xTimerCreateTimerTask+0x84>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d021      	beq.n	800a282 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a23e:	2300      	movs	r3, #0
 800a240:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a242:	2300      	movs	r3, #0
 800a244:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a246:	1d3a      	adds	r2, r7, #4
 800a248:	f107 0108 	add.w	r1, r7, #8
 800a24c:	f107 030c 	add.w	r3, r7, #12
 800a250:	4618      	mov	r0, r3
 800a252:	f7fe fae7 	bl	8008824 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a256:	6879      	ldr	r1, [r7, #4]
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	68fa      	ldr	r2, [r7, #12]
 800a25c:	9202      	str	r2, [sp, #8]
 800a25e:	9301      	str	r3, [sp, #4]
 800a260:	2302      	movs	r3, #2
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	2300      	movs	r3, #0
 800a266:	460a      	mov	r2, r1
 800a268:	4911      	ldr	r1, [pc, #68]	@ (800a2b0 <xTimerCreateTimerTask+0x88>)
 800a26a:	4812      	ldr	r0, [pc, #72]	@ (800a2b4 <xTimerCreateTimerTask+0x8c>)
 800a26c:	f7ff f8a2 	bl	80093b4 <xTaskCreateStatic>
 800a270:	4603      	mov	r3, r0
 800a272:	4a11      	ldr	r2, [pc, #68]	@ (800a2b8 <xTimerCreateTimerTask+0x90>)
 800a274:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a276:	4b10      	ldr	r3, [pc, #64]	@ (800a2b8 <xTimerCreateTimerTask+0x90>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d001      	beq.n	800a282 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a27e:	2301      	movs	r3, #1
 800a280:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d10b      	bne.n	800a2a0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a28c:	f383 8811 	msr	BASEPRI, r3
 800a290:	f3bf 8f6f 	isb	sy
 800a294:	f3bf 8f4f 	dsb	sy
 800a298:	613b      	str	r3, [r7, #16]
}
 800a29a:	bf00      	nop
 800a29c:	bf00      	nop
 800a29e:	e7fd      	b.n	800a29c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a2a0:	697b      	ldr	r3, [r7, #20]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3718      	adds	r7, #24
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	24001220 	.word	0x24001220
 800a2b0:	0800f73c 	.word	0x0800f73c
 800a2b4:	0800a3f5 	.word	0x0800a3f5
 800a2b8:	24001224 	.word	0x24001224

0800a2bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b08a      	sub	sp, #40	@ 0x28
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	60f8      	str	r0, [r7, #12]
 800a2c4:	60b9      	str	r1, [r7, #8]
 800a2c6:	607a      	str	r2, [r7, #4]
 800a2c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d10b      	bne.n	800a2ec <xTimerGenericCommand+0x30>
	__asm volatile
 800a2d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d8:	f383 8811 	msr	BASEPRI, r3
 800a2dc:	f3bf 8f6f 	isb	sy
 800a2e0:	f3bf 8f4f 	dsb	sy
 800a2e4:	623b      	str	r3, [r7, #32]
}
 800a2e6:	bf00      	nop
 800a2e8:	bf00      	nop
 800a2ea:	e7fd      	b.n	800a2e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a2ec:	4b19      	ldr	r3, [pc, #100]	@ (800a354 <xTimerGenericCommand+0x98>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d02a      	beq.n	800a34a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	2b05      	cmp	r3, #5
 800a304:	dc18      	bgt.n	800a338 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a306:	f7ff fead 	bl	800a064 <xTaskGetSchedulerState>
 800a30a:	4603      	mov	r3, r0
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	d109      	bne.n	800a324 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a310:	4b10      	ldr	r3, [pc, #64]	@ (800a354 <xTimerGenericCommand+0x98>)
 800a312:	6818      	ldr	r0, [r3, #0]
 800a314:	f107 0110 	add.w	r1, r7, #16
 800a318:	2300      	movs	r3, #0
 800a31a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a31c:	f7fe fc5a 	bl	8008bd4 <xQueueGenericSend>
 800a320:	6278      	str	r0, [r7, #36]	@ 0x24
 800a322:	e012      	b.n	800a34a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a324:	4b0b      	ldr	r3, [pc, #44]	@ (800a354 <xTimerGenericCommand+0x98>)
 800a326:	6818      	ldr	r0, [r3, #0]
 800a328:	f107 0110 	add.w	r1, r7, #16
 800a32c:	2300      	movs	r3, #0
 800a32e:	2200      	movs	r2, #0
 800a330:	f7fe fc50 	bl	8008bd4 <xQueueGenericSend>
 800a334:	6278      	str	r0, [r7, #36]	@ 0x24
 800a336:	e008      	b.n	800a34a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a338:	4b06      	ldr	r3, [pc, #24]	@ (800a354 <xTimerGenericCommand+0x98>)
 800a33a:	6818      	ldr	r0, [r3, #0]
 800a33c:	f107 0110 	add.w	r1, r7, #16
 800a340:	2300      	movs	r3, #0
 800a342:	683a      	ldr	r2, [r7, #0]
 800a344:	f7fe fd48 	bl	8008dd8 <xQueueGenericSendFromISR>
 800a348:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3728      	adds	r7, #40	@ 0x28
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	24001220 	.word	0x24001220

0800a358 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b088      	sub	sp, #32
 800a35c:	af02      	add	r7, sp, #8
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a362:	4b23      	ldr	r3, [pc, #140]	@ (800a3f0 <prvProcessExpiredTimer+0x98>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	68db      	ldr	r3, [r3, #12]
 800a36a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	3304      	adds	r3, #4
 800a370:	4618      	mov	r0, r3
 800a372:	f7fe fafb 	bl	800896c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a37c:	f003 0304 	and.w	r3, r3, #4
 800a380:	2b00      	cmp	r3, #0
 800a382:	d023      	beq.n	800a3cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	699a      	ldr	r2, [r3, #24]
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	18d1      	adds	r1, r2, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	683a      	ldr	r2, [r7, #0]
 800a390:	6978      	ldr	r0, [r7, #20]
 800a392:	f000 f8d5 	bl	800a540 <prvInsertTimerInActiveList>
 800a396:	4603      	mov	r3, r0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d020      	beq.n	800a3de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a39c:	2300      	movs	r3, #0
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	2100      	movs	r1, #0
 800a3a6:	6978      	ldr	r0, [r7, #20]
 800a3a8:	f7ff ff88 	bl	800a2bc <xTimerGenericCommand>
 800a3ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d114      	bne.n	800a3de <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a3b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b8:	f383 8811 	msr	BASEPRI, r3
 800a3bc:	f3bf 8f6f 	isb	sy
 800a3c0:	f3bf 8f4f 	dsb	sy
 800a3c4:	60fb      	str	r3, [r7, #12]
}
 800a3c6:	bf00      	nop
 800a3c8:	bf00      	nop
 800a3ca:	e7fd      	b.n	800a3c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3d2:	f023 0301 	bic.w	r3, r3, #1
 800a3d6:	b2da      	uxtb	r2, r3
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	6a1b      	ldr	r3, [r3, #32]
 800a3e2:	6978      	ldr	r0, [r7, #20]
 800a3e4:	4798      	blx	r3
}
 800a3e6:	bf00      	nop
 800a3e8:	3718      	adds	r7, #24
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	24001218 	.word	0x24001218

0800a3f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a3fc:	f107 0308 	add.w	r3, r7, #8
 800a400:	4618      	mov	r0, r3
 800a402:	f000 f859 	bl	800a4b8 <prvGetNextExpireTime>
 800a406:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	4619      	mov	r1, r3
 800a40c:	68f8      	ldr	r0, [r7, #12]
 800a40e:	f000 f805 	bl	800a41c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a412:	f000 f8d7 	bl	800a5c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a416:	bf00      	nop
 800a418:	e7f0      	b.n	800a3fc <prvTimerTask+0x8>
	...

0800a41c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b084      	sub	sp, #16
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a426:	f7ff fa29 	bl	800987c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a42a:	f107 0308 	add.w	r3, r7, #8
 800a42e:	4618      	mov	r0, r3
 800a430:	f000 f866 	bl	800a500 <prvSampleTimeNow>
 800a434:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d130      	bne.n	800a49e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d10a      	bne.n	800a458 <prvProcessTimerOrBlockTask+0x3c>
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	429a      	cmp	r2, r3
 800a448:	d806      	bhi.n	800a458 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a44a:	f7ff fa25 	bl	8009898 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a44e:	68f9      	ldr	r1, [r7, #12]
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f7ff ff81 	bl	800a358 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a456:	e024      	b.n	800a4a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d008      	beq.n	800a470 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a45e:	4b13      	ldr	r3, [pc, #76]	@ (800a4ac <prvProcessTimerOrBlockTask+0x90>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d101      	bne.n	800a46c <prvProcessTimerOrBlockTask+0x50>
 800a468:	2301      	movs	r3, #1
 800a46a:	e000      	b.n	800a46e <prvProcessTimerOrBlockTask+0x52>
 800a46c:	2300      	movs	r3, #0
 800a46e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a470:	4b0f      	ldr	r3, [pc, #60]	@ (800a4b0 <prvProcessTimerOrBlockTask+0x94>)
 800a472:	6818      	ldr	r0, [r3, #0]
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	1ad3      	subs	r3, r2, r3
 800a47a:	683a      	ldr	r2, [r7, #0]
 800a47c:	4619      	mov	r1, r3
 800a47e:	f7fe ff65 	bl	800934c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a482:	f7ff fa09 	bl	8009898 <xTaskResumeAll>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d10a      	bne.n	800a4a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a48c:	4b09      	ldr	r3, [pc, #36]	@ (800a4b4 <prvProcessTimerOrBlockTask+0x98>)
 800a48e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a492:	601a      	str	r2, [r3, #0]
 800a494:	f3bf 8f4f 	dsb	sy
 800a498:	f3bf 8f6f 	isb	sy
}
 800a49c:	e001      	b.n	800a4a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a49e:	f7ff f9fb 	bl	8009898 <xTaskResumeAll>
}
 800a4a2:	bf00      	nop
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	bf00      	nop
 800a4ac:	2400121c 	.word	0x2400121c
 800a4b0:	24001220 	.word	0x24001220
 800a4b4:	e000ed04 	.word	0xe000ed04

0800a4b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b085      	sub	sp, #20
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a4c0:	4b0e      	ldr	r3, [pc, #56]	@ (800a4fc <prvGetNextExpireTime+0x44>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d101      	bne.n	800a4ce <prvGetNextExpireTime+0x16>
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	e000      	b.n	800a4d0 <prvGetNextExpireTime+0x18>
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d105      	bne.n	800a4e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4dc:	4b07      	ldr	r3, [pc, #28]	@ (800a4fc <prvGetNextExpireTime+0x44>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	60fb      	str	r3, [r7, #12]
 800a4e6:	e001      	b.n	800a4ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3714      	adds	r7, #20
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f8:	4770      	bx	lr
 800a4fa:	bf00      	nop
 800a4fc:	24001218 	.word	0x24001218

0800a500 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a508:	f7ff fa64 	bl	80099d4 <xTaskGetTickCount>
 800a50c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a50e:	4b0b      	ldr	r3, [pc, #44]	@ (800a53c <prvSampleTimeNow+0x3c>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	68fa      	ldr	r2, [r7, #12]
 800a514:	429a      	cmp	r2, r3
 800a516:	d205      	bcs.n	800a524 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a518:	f000 f93a 	bl	800a790 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2201      	movs	r2, #1
 800a520:	601a      	str	r2, [r3, #0]
 800a522:	e002      	b.n	800a52a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2200      	movs	r2, #0
 800a528:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a52a:	4a04      	ldr	r2, [pc, #16]	@ (800a53c <prvSampleTimeNow+0x3c>)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a530:	68fb      	ldr	r3, [r7, #12]
}
 800a532:	4618      	mov	r0, r3
 800a534:	3710      	adds	r7, #16
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	24001228 	.word	0x24001228

0800a540 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	607a      	str	r2, [r7, #4]
 800a54c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a54e:	2300      	movs	r3, #0
 800a550:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	68ba      	ldr	r2, [r7, #8]
 800a556:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	68fa      	ldr	r2, [r7, #12]
 800a55c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a55e:	68ba      	ldr	r2, [r7, #8]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	429a      	cmp	r2, r3
 800a564:	d812      	bhi.n	800a58c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	1ad2      	subs	r2, r2, r3
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	429a      	cmp	r2, r3
 800a572:	d302      	bcc.n	800a57a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a574:	2301      	movs	r3, #1
 800a576:	617b      	str	r3, [r7, #20]
 800a578:	e01b      	b.n	800a5b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a57a:	4b10      	ldr	r3, [pc, #64]	@ (800a5bc <prvInsertTimerInActiveList+0x7c>)
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	3304      	adds	r3, #4
 800a582:	4619      	mov	r1, r3
 800a584:	4610      	mov	r0, r2
 800a586:	f7fe f9b8 	bl	80088fa <vListInsert>
 800a58a:	e012      	b.n	800a5b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	429a      	cmp	r2, r3
 800a592:	d206      	bcs.n	800a5a2 <prvInsertTimerInActiveList+0x62>
 800a594:	68ba      	ldr	r2, [r7, #8]
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d302      	bcc.n	800a5a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a59c:	2301      	movs	r3, #1
 800a59e:	617b      	str	r3, [r7, #20]
 800a5a0:	e007      	b.n	800a5b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a5a2:	4b07      	ldr	r3, [pc, #28]	@ (800a5c0 <prvInsertTimerInActiveList+0x80>)
 800a5a4:	681a      	ldr	r2, [r3, #0]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	3304      	adds	r3, #4
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	4610      	mov	r0, r2
 800a5ae:	f7fe f9a4 	bl	80088fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a5b2:	697b      	ldr	r3, [r7, #20]
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3718      	adds	r7, #24
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}
 800a5bc:	2400121c 	.word	0x2400121c
 800a5c0:	24001218 	.word	0x24001218

0800a5c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b08e      	sub	sp, #56	@ 0x38
 800a5c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5ca:	e0ce      	b.n	800a76a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	da19      	bge.n	800a606 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a5d2:	1d3b      	adds	r3, r7, #4
 800a5d4:	3304      	adds	r3, #4
 800a5d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d10b      	bne.n	800a5f6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e2:	f383 8811 	msr	BASEPRI, r3
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	61fb      	str	r3, [r7, #28]
}
 800a5f0:	bf00      	nop
 800a5f2:	bf00      	nop
 800a5f4:	e7fd      	b.n	800a5f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a5f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5fc:	6850      	ldr	r0, [r2, #4]
 800a5fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a600:	6892      	ldr	r2, [r2, #8]
 800a602:	4611      	mov	r1, r2
 800a604:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f2c0 80ae 	blt.w	800a76a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a614:	695b      	ldr	r3, [r3, #20]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d004      	beq.n	800a624 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61c:	3304      	adds	r3, #4
 800a61e:	4618      	mov	r0, r3
 800a620:	f7fe f9a4 	bl	800896c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a624:	463b      	mov	r3, r7
 800a626:	4618      	mov	r0, r3
 800a628:	f7ff ff6a 	bl	800a500 <prvSampleTimeNow>
 800a62c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2b09      	cmp	r3, #9
 800a632:	f200 8097 	bhi.w	800a764 <prvProcessReceivedCommands+0x1a0>
 800a636:	a201      	add	r2, pc, #4	@ (adr r2, 800a63c <prvProcessReceivedCommands+0x78>)
 800a638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a63c:	0800a665 	.word	0x0800a665
 800a640:	0800a665 	.word	0x0800a665
 800a644:	0800a665 	.word	0x0800a665
 800a648:	0800a6db 	.word	0x0800a6db
 800a64c:	0800a6ef 	.word	0x0800a6ef
 800a650:	0800a73b 	.word	0x0800a73b
 800a654:	0800a665 	.word	0x0800a665
 800a658:	0800a665 	.word	0x0800a665
 800a65c:	0800a6db 	.word	0x0800a6db
 800a660:	0800a6ef 	.word	0x0800a6ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a666:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a66a:	f043 0301 	orr.w	r3, r3, #1
 800a66e:	b2da      	uxtb	r2, r3
 800a670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a672:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a676:	68ba      	ldr	r2, [r7, #8]
 800a678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a67a:	699b      	ldr	r3, [r3, #24]
 800a67c:	18d1      	adds	r1, r2, r3
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a684:	f7ff ff5c 	bl	800a540 <prvInsertTimerInActiveList>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d06c      	beq.n	800a768 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a690:	6a1b      	ldr	r3, [r3, #32]
 800a692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a694:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a698:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a69c:	f003 0304 	and.w	r3, r3, #4
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d061      	beq.n	800a768 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a6a4:	68ba      	ldr	r2, [r7, #8]
 800a6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a8:	699b      	ldr	r3, [r3, #24]
 800a6aa:	441a      	add	r2, r3
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	9300      	str	r3, [sp, #0]
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	2100      	movs	r1, #0
 800a6b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6b6:	f7ff fe01 	bl	800a2bc <xTimerGenericCommand>
 800a6ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a6bc:	6a3b      	ldr	r3, [r7, #32]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d152      	bne.n	800a768 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a6c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c6:	f383 8811 	msr	BASEPRI, r3
 800a6ca:	f3bf 8f6f 	isb	sy
 800a6ce:	f3bf 8f4f 	dsb	sy
 800a6d2:	61bb      	str	r3, [r7, #24]
}
 800a6d4:	bf00      	nop
 800a6d6:	bf00      	nop
 800a6d8:	e7fd      	b.n	800a6d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6e0:	f023 0301 	bic.w	r3, r3, #1
 800a6e4:	b2da      	uxtb	r2, r3
 800a6e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a6ec:	e03d      	b.n	800a76a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a6ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6f4:	f043 0301 	orr.w	r3, r3, #1
 800a6f8:	b2da      	uxtb	r2, r3
 800a6fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a700:	68ba      	ldr	r2, [r7, #8]
 800a702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a704:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a708:	699b      	ldr	r3, [r3, #24]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d10b      	bne.n	800a726 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a712:	f383 8811 	msr	BASEPRI, r3
 800a716:	f3bf 8f6f 	isb	sy
 800a71a:	f3bf 8f4f 	dsb	sy
 800a71e:	617b      	str	r3, [r7, #20]
}
 800a720:	bf00      	nop
 800a722:	bf00      	nop
 800a724:	e7fd      	b.n	800a722 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a728:	699a      	ldr	r2, [r3, #24]
 800a72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72c:	18d1      	adds	r1, r2, r3
 800a72e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a734:	f7ff ff04 	bl	800a540 <prvInsertTimerInActiveList>
					break;
 800a738:	e017      	b.n	800a76a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a740:	f003 0302 	and.w	r3, r3, #2
 800a744:	2b00      	cmp	r3, #0
 800a746:	d103      	bne.n	800a750 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a74a:	f000 fbe5 	bl	800af18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a74e:	e00c      	b.n	800a76a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a752:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a756:	f023 0301 	bic.w	r3, r3, #1
 800a75a:	b2da      	uxtb	r2, r3
 800a75c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a75e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a762:	e002      	b.n	800a76a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a764:	bf00      	nop
 800a766:	e000      	b.n	800a76a <prvProcessReceivedCommands+0x1a6>
					break;
 800a768:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a76a:	4b08      	ldr	r3, [pc, #32]	@ (800a78c <prvProcessReceivedCommands+0x1c8>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	1d39      	adds	r1, r7, #4
 800a770:	2200      	movs	r2, #0
 800a772:	4618      	mov	r0, r3
 800a774:	f7fe fbce 	bl	8008f14 <xQueueReceive>
 800a778:	4603      	mov	r3, r0
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f47f af26 	bne.w	800a5cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a780:	bf00      	nop
 800a782:	bf00      	nop
 800a784:	3730      	adds	r7, #48	@ 0x30
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}
 800a78a:	bf00      	nop
 800a78c:	24001220 	.word	0x24001220

0800a790 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b088      	sub	sp, #32
 800a794:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a796:	e049      	b.n	800a82c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a798:	4b2e      	ldr	r3, [pc, #184]	@ (800a854 <prvSwitchTimerLists+0xc4>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7a2:	4b2c      	ldr	r3, [pc, #176]	@ (800a854 <prvSwitchTimerLists+0xc4>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	3304      	adds	r3, #4
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f7fe f8db 	bl	800896c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	6a1b      	ldr	r3, [r3, #32]
 800a7ba:	68f8      	ldr	r0, [r7, #12]
 800a7bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7c4:	f003 0304 	and.w	r3, r3, #4
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d02f      	beq.n	800a82c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	699b      	ldr	r3, [r3, #24]
 800a7d0:	693a      	ldr	r2, [r7, #16]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a7d6:	68ba      	ldr	r2, [r7, #8]
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d90e      	bls.n	800a7fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	68ba      	ldr	r2, [r7, #8]
 800a7e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	68fa      	ldr	r2, [r7, #12]
 800a7e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a7ea:	4b1a      	ldr	r3, [pc, #104]	@ (800a854 <prvSwitchTimerLists+0xc4>)
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	3304      	adds	r3, #4
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	4610      	mov	r0, r2
 800a7f6:	f7fe f880 	bl	80088fa <vListInsert>
 800a7fa:	e017      	b.n	800a82c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	9300      	str	r3, [sp, #0]
 800a800:	2300      	movs	r3, #0
 800a802:	693a      	ldr	r2, [r7, #16]
 800a804:	2100      	movs	r1, #0
 800a806:	68f8      	ldr	r0, [r7, #12]
 800a808:	f7ff fd58 	bl	800a2bc <xTimerGenericCommand>
 800a80c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d10b      	bne.n	800a82c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a818:	f383 8811 	msr	BASEPRI, r3
 800a81c:	f3bf 8f6f 	isb	sy
 800a820:	f3bf 8f4f 	dsb	sy
 800a824:	603b      	str	r3, [r7, #0]
}
 800a826:	bf00      	nop
 800a828:	bf00      	nop
 800a82a:	e7fd      	b.n	800a828 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a82c:	4b09      	ldr	r3, [pc, #36]	@ (800a854 <prvSwitchTimerLists+0xc4>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d1b0      	bne.n	800a798 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a836:	4b07      	ldr	r3, [pc, #28]	@ (800a854 <prvSwitchTimerLists+0xc4>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a83c:	4b06      	ldr	r3, [pc, #24]	@ (800a858 <prvSwitchTimerLists+0xc8>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a04      	ldr	r2, [pc, #16]	@ (800a854 <prvSwitchTimerLists+0xc4>)
 800a842:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a844:	4a04      	ldr	r2, [pc, #16]	@ (800a858 <prvSwitchTimerLists+0xc8>)
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	6013      	str	r3, [r2, #0]
}
 800a84a:	bf00      	nop
 800a84c:	3718      	adds	r7, #24
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	24001218 	.word	0x24001218
 800a858:	2400121c 	.word	0x2400121c

0800a85c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b082      	sub	sp, #8
 800a860:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a862:	f000 f969 	bl	800ab38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a866:	4b15      	ldr	r3, [pc, #84]	@ (800a8bc <prvCheckForValidListAndQueue+0x60>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d120      	bne.n	800a8b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a86e:	4814      	ldr	r0, [pc, #80]	@ (800a8c0 <prvCheckForValidListAndQueue+0x64>)
 800a870:	f7fd fff2 	bl	8008858 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a874:	4813      	ldr	r0, [pc, #76]	@ (800a8c4 <prvCheckForValidListAndQueue+0x68>)
 800a876:	f7fd ffef 	bl	8008858 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a87a:	4b13      	ldr	r3, [pc, #76]	@ (800a8c8 <prvCheckForValidListAndQueue+0x6c>)
 800a87c:	4a10      	ldr	r2, [pc, #64]	@ (800a8c0 <prvCheckForValidListAndQueue+0x64>)
 800a87e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a880:	4b12      	ldr	r3, [pc, #72]	@ (800a8cc <prvCheckForValidListAndQueue+0x70>)
 800a882:	4a10      	ldr	r2, [pc, #64]	@ (800a8c4 <prvCheckForValidListAndQueue+0x68>)
 800a884:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a886:	2300      	movs	r3, #0
 800a888:	9300      	str	r3, [sp, #0]
 800a88a:	4b11      	ldr	r3, [pc, #68]	@ (800a8d0 <prvCheckForValidListAndQueue+0x74>)
 800a88c:	4a11      	ldr	r2, [pc, #68]	@ (800a8d4 <prvCheckForValidListAndQueue+0x78>)
 800a88e:	2110      	movs	r1, #16
 800a890:	200a      	movs	r0, #10
 800a892:	f7fe f8ff 	bl	8008a94 <xQueueGenericCreateStatic>
 800a896:	4603      	mov	r3, r0
 800a898:	4a08      	ldr	r2, [pc, #32]	@ (800a8bc <prvCheckForValidListAndQueue+0x60>)
 800a89a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a89c:	4b07      	ldr	r3, [pc, #28]	@ (800a8bc <prvCheckForValidListAndQueue+0x60>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d005      	beq.n	800a8b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a8a4:	4b05      	ldr	r3, [pc, #20]	@ (800a8bc <prvCheckForValidListAndQueue+0x60>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	490b      	ldr	r1, [pc, #44]	@ (800a8d8 <prvCheckForValidListAndQueue+0x7c>)
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f7fe fd24 	bl	80092f8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8b0:	f000 f974 	bl	800ab9c <vPortExitCritical>
}
 800a8b4:	bf00      	nop
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}
 800a8ba:	bf00      	nop
 800a8bc:	24001220 	.word	0x24001220
 800a8c0:	240011f0 	.word	0x240011f0
 800a8c4:	24001204 	.word	0x24001204
 800a8c8:	24001218 	.word	0x24001218
 800a8cc:	2400121c 	.word	0x2400121c
 800a8d0:	240012cc 	.word	0x240012cc
 800a8d4:	2400122c 	.word	0x2400122c
 800a8d8:	0800f744 	.word	0x0800f744

0800a8dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	3b04      	subs	r3, #4
 800a8ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a8f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	3b04      	subs	r3, #4
 800a8fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	f023 0201 	bic.w	r2, r3, #1
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	3b04      	subs	r3, #4
 800a90a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a90c:	4a0c      	ldr	r2, [pc, #48]	@ (800a940 <pxPortInitialiseStack+0x64>)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	3b14      	subs	r3, #20
 800a916:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a918:	687a      	ldr	r2, [r7, #4]
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	3b04      	subs	r3, #4
 800a922:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	f06f 0202 	mvn.w	r2, #2
 800a92a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	3b20      	subs	r3, #32
 800a930:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a932:	68fb      	ldr	r3, [r7, #12]
}
 800a934:	4618      	mov	r0, r3
 800a936:	3714      	adds	r7, #20
 800a938:	46bd      	mov	sp, r7
 800a93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93e:	4770      	bx	lr
 800a940:	0800a945 	.word	0x0800a945

0800a944 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a94a:	2300      	movs	r3, #0
 800a94c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a94e:	4b13      	ldr	r3, [pc, #76]	@ (800a99c <prvTaskExitError+0x58>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a956:	d00b      	beq.n	800a970 <prvTaskExitError+0x2c>
	__asm volatile
 800a958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a95c:	f383 8811 	msr	BASEPRI, r3
 800a960:	f3bf 8f6f 	isb	sy
 800a964:	f3bf 8f4f 	dsb	sy
 800a968:	60fb      	str	r3, [r7, #12]
}
 800a96a:	bf00      	nop
 800a96c:	bf00      	nop
 800a96e:	e7fd      	b.n	800a96c <prvTaskExitError+0x28>
	__asm volatile
 800a970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a974:	f383 8811 	msr	BASEPRI, r3
 800a978:	f3bf 8f6f 	isb	sy
 800a97c:	f3bf 8f4f 	dsb	sy
 800a980:	60bb      	str	r3, [r7, #8]
}
 800a982:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a984:	bf00      	nop
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d0fc      	beq.n	800a986 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a98c:	bf00      	nop
 800a98e:	bf00      	nop
 800a990:	3714      	adds	r7, #20
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
 800a99a:	bf00      	nop
 800a99c:	24000010 	.word	0x24000010

0800a9a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a9a0:	4b07      	ldr	r3, [pc, #28]	@ (800a9c0 <pxCurrentTCBConst2>)
 800a9a2:	6819      	ldr	r1, [r3, #0]
 800a9a4:	6808      	ldr	r0, [r1, #0]
 800a9a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9aa:	f380 8809 	msr	PSP, r0
 800a9ae:	f3bf 8f6f 	isb	sy
 800a9b2:	f04f 0000 	mov.w	r0, #0
 800a9b6:	f380 8811 	msr	BASEPRI, r0
 800a9ba:	4770      	bx	lr
 800a9bc:	f3af 8000 	nop.w

0800a9c0 <pxCurrentTCBConst2>:
 800a9c0:	24000cf0 	.word	0x24000cf0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a9c4:	bf00      	nop
 800a9c6:	bf00      	nop

0800a9c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a9c8:	4808      	ldr	r0, [pc, #32]	@ (800a9ec <prvPortStartFirstTask+0x24>)
 800a9ca:	6800      	ldr	r0, [r0, #0]
 800a9cc:	6800      	ldr	r0, [r0, #0]
 800a9ce:	f380 8808 	msr	MSP, r0
 800a9d2:	f04f 0000 	mov.w	r0, #0
 800a9d6:	f380 8814 	msr	CONTROL, r0
 800a9da:	b662      	cpsie	i
 800a9dc:	b661      	cpsie	f
 800a9de:	f3bf 8f4f 	dsb	sy
 800a9e2:	f3bf 8f6f 	isb	sy
 800a9e6:	df00      	svc	0
 800a9e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a9ea:	bf00      	nop
 800a9ec:	e000ed08 	.word	0xe000ed08

0800a9f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b086      	sub	sp, #24
 800a9f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a9f6:	4b47      	ldr	r3, [pc, #284]	@ (800ab14 <xPortStartScheduler+0x124>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	4a47      	ldr	r2, [pc, #284]	@ (800ab18 <xPortStartScheduler+0x128>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d10b      	bne.n	800aa18 <xPortStartScheduler+0x28>
	__asm volatile
 800aa00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa04:	f383 8811 	msr	BASEPRI, r3
 800aa08:	f3bf 8f6f 	isb	sy
 800aa0c:	f3bf 8f4f 	dsb	sy
 800aa10:	60fb      	str	r3, [r7, #12]
}
 800aa12:	bf00      	nop
 800aa14:	bf00      	nop
 800aa16:	e7fd      	b.n	800aa14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aa18:	4b3e      	ldr	r3, [pc, #248]	@ (800ab14 <xPortStartScheduler+0x124>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4a3f      	ldr	r2, [pc, #252]	@ (800ab1c <xPortStartScheduler+0x12c>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d10b      	bne.n	800aa3a <xPortStartScheduler+0x4a>
	__asm volatile
 800aa22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa26:	f383 8811 	msr	BASEPRI, r3
 800aa2a:	f3bf 8f6f 	isb	sy
 800aa2e:	f3bf 8f4f 	dsb	sy
 800aa32:	613b      	str	r3, [r7, #16]
}
 800aa34:	bf00      	nop
 800aa36:	bf00      	nop
 800aa38:	e7fd      	b.n	800aa36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa3a:	4b39      	ldr	r3, [pc, #228]	@ (800ab20 <xPortStartScheduler+0x130>)
 800aa3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	22ff      	movs	r2, #255	@ 0xff
 800aa4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	b2db      	uxtb	r3, r3
 800aa52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa54:	78fb      	ldrb	r3, [r7, #3]
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aa5c:	b2da      	uxtb	r2, r3
 800aa5e:	4b31      	ldr	r3, [pc, #196]	@ (800ab24 <xPortStartScheduler+0x134>)
 800aa60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa62:	4b31      	ldr	r3, [pc, #196]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aa64:	2207      	movs	r2, #7
 800aa66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa68:	e009      	b.n	800aa7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800aa6a:	4b2f      	ldr	r3, [pc, #188]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	3b01      	subs	r3, #1
 800aa70:	4a2d      	ldr	r2, [pc, #180]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aa72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa74:	78fb      	ldrb	r3, [r7, #3]
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	005b      	lsls	r3, r3, #1
 800aa7a:	b2db      	uxtb	r3, r3
 800aa7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa7e:	78fb      	ldrb	r3, [r7, #3]
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa86:	2b80      	cmp	r3, #128	@ 0x80
 800aa88:	d0ef      	beq.n	800aa6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa8a:	4b27      	ldr	r3, [pc, #156]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f1c3 0307 	rsb	r3, r3, #7
 800aa92:	2b04      	cmp	r3, #4
 800aa94:	d00b      	beq.n	800aaae <xPortStartScheduler+0xbe>
	__asm volatile
 800aa96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa9a:	f383 8811 	msr	BASEPRI, r3
 800aa9e:	f3bf 8f6f 	isb	sy
 800aaa2:	f3bf 8f4f 	dsb	sy
 800aaa6:	60bb      	str	r3, [r7, #8]
}
 800aaa8:	bf00      	nop
 800aaaa:	bf00      	nop
 800aaac:	e7fd      	b.n	800aaaa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aaae:	4b1e      	ldr	r3, [pc, #120]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	021b      	lsls	r3, r3, #8
 800aab4:	4a1c      	ldr	r2, [pc, #112]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aab6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aab8:	4b1b      	ldr	r3, [pc, #108]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aac0:	4a19      	ldr	r2, [pc, #100]	@ (800ab28 <xPortStartScheduler+0x138>)
 800aac2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	697b      	ldr	r3, [r7, #20]
 800aaca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aacc:	4b17      	ldr	r3, [pc, #92]	@ (800ab2c <xPortStartScheduler+0x13c>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	4a16      	ldr	r2, [pc, #88]	@ (800ab2c <xPortStartScheduler+0x13c>)
 800aad2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aad6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aad8:	4b14      	ldr	r3, [pc, #80]	@ (800ab2c <xPortStartScheduler+0x13c>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a13      	ldr	r2, [pc, #76]	@ (800ab2c <xPortStartScheduler+0x13c>)
 800aade:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aae2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aae4:	f000 f8da 	bl	800ac9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aae8:	4b11      	ldr	r3, [pc, #68]	@ (800ab30 <xPortStartScheduler+0x140>)
 800aaea:	2200      	movs	r2, #0
 800aaec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aaee:	f000 f8f9 	bl	800ace4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aaf2:	4b10      	ldr	r3, [pc, #64]	@ (800ab34 <xPortStartScheduler+0x144>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	4a0f      	ldr	r2, [pc, #60]	@ (800ab34 <xPortStartScheduler+0x144>)
 800aaf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aafc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aafe:	f7ff ff63 	bl	800a9c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab02:	f7ff f831 	bl	8009b68 <vTaskSwitchContext>
	prvTaskExitError();
 800ab06:	f7ff ff1d 	bl	800a944 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab0a:	2300      	movs	r3, #0
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3718      	adds	r7, #24
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	e000ed00 	.word	0xe000ed00
 800ab18:	410fc271 	.word	0x410fc271
 800ab1c:	410fc270 	.word	0x410fc270
 800ab20:	e000e400 	.word	0xe000e400
 800ab24:	2400131c 	.word	0x2400131c
 800ab28:	24001320 	.word	0x24001320
 800ab2c:	e000ed20 	.word	0xe000ed20
 800ab30:	24000010 	.word	0x24000010
 800ab34:	e000ef34 	.word	0xe000ef34

0800ab38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab42:	f383 8811 	msr	BASEPRI, r3
 800ab46:	f3bf 8f6f 	isb	sy
 800ab4a:	f3bf 8f4f 	dsb	sy
 800ab4e:	607b      	str	r3, [r7, #4]
}
 800ab50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab52:	4b10      	ldr	r3, [pc, #64]	@ (800ab94 <vPortEnterCritical+0x5c>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	3301      	adds	r3, #1
 800ab58:	4a0e      	ldr	r2, [pc, #56]	@ (800ab94 <vPortEnterCritical+0x5c>)
 800ab5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ab5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ab94 <vPortEnterCritical+0x5c>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d110      	bne.n	800ab86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ab64:	4b0c      	ldr	r3, [pc, #48]	@ (800ab98 <vPortEnterCritical+0x60>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00b      	beq.n	800ab86 <vPortEnterCritical+0x4e>
	__asm volatile
 800ab6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab72:	f383 8811 	msr	BASEPRI, r3
 800ab76:	f3bf 8f6f 	isb	sy
 800ab7a:	f3bf 8f4f 	dsb	sy
 800ab7e:	603b      	str	r3, [r7, #0]
}
 800ab80:	bf00      	nop
 800ab82:	bf00      	nop
 800ab84:	e7fd      	b.n	800ab82 <vPortEnterCritical+0x4a>
	}
}
 800ab86:	bf00      	nop
 800ab88:	370c      	adds	r7, #12
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab90:	4770      	bx	lr
 800ab92:	bf00      	nop
 800ab94:	24000010 	.word	0x24000010
 800ab98:	e000ed04 	.word	0xe000ed04

0800ab9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aba2:	4b12      	ldr	r3, [pc, #72]	@ (800abec <vPortExitCritical+0x50>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d10b      	bne.n	800abc2 <vPortExitCritical+0x26>
	__asm volatile
 800abaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abae:	f383 8811 	msr	BASEPRI, r3
 800abb2:	f3bf 8f6f 	isb	sy
 800abb6:	f3bf 8f4f 	dsb	sy
 800abba:	607b      	str	r3, [r7, #4]
}
 800abbc:	bf00      	nop
 800abbe:	bf00      	nop
 800abc0:	e7fd      	b.n	800abbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800abc2:	4b0a      	ldr	r3, [pc, #40]	@ (800abec <vPortExitCritical+0x50>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	3b01      	subs	r3, #1
 800abc8:	4a08      	ldr	r2, [pc, #32]	@ (800abec <vPortExitCritical+0x50>)
 800abca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800abcc:	4b07      	ldr	r3, [pc, #28]	@ (800abec <vPortExitCritical+0x50>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d105      	bne.n	800abe0 <vPortExitCritical+0x44>
 800abd4:	2300      	movs	r3, #0
 800abd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	f383 8811 	msr	BASEPRI, r3
}
 800abde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abe0:	bf00      	nop
 800abe2:	370c      	adds	r7, #12
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr
 800abec:	24000010 	.word	0x24000010

0800abf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abf0:	f3ef 8009 	mrs	r0, PSP
 800abf4:	f3bf 8f6f 	isb	sy
 800abf8:	4b15      	ldr	r3, [pc, #84]	@ (800ac50 <pxCurrentTCBConst>)
 800abfa:	681a      	ldr	r2, [r3, #0]
 800abfc:	f01e 0f10 	tst.w	lr, #16
 800ac00:	bf08      	it	eq
 800ac02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ac06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac0a:	6010      	str	r0, [r2, #0]
 800ac0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ac10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ac14:	f380 8811 	msr	BASEPRI, r0
 800ac18:	f3bf 8f4f 	dsb	sy
 800ac1c:	f3bf 8f6f 	isb	sy
 800ac20:	f7fe ffa2 	bl	8009b68 <vTaskSwitchContext>
 800ac24:	f04f 0000 	mov.w	r0, #0
 800ac28:	f380 8811 	msr	BASEPRI, r0
 800ac2c:	bc09      	pop	{r0, r3}
 800ac2e:	6819      	ldr	r1, [r3, #0]
 800ac30:	6808      	ldr	r0, [r1, #0]
 800ac32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac36:	f01e 0f10 	tst.w	lr, #16
 800ac3a:	bf08      	it	eq
 800ac3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac40:	f380 8809 	msr	PSP, r0
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	4770      	bx	lr
 800ac4a:	bf00      	nop
 800ac4c:	f3af 8000 	nop.w

0800ac50 <pxCurrentTCBConst>:
 800ac50:	24000cf0 	.word	0x24000cf0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac54:	bf00      	nop
 800ac56:	bf00      	nop

0800ac58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b082      	sub	sp, #8
 800ac5c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac62:	f383 8811 	msr	BASEPRI, r3
 800ac66:	f3bf 8f6f 	isb	sy
 800ac6a:	f3bf 8f4f 	dsb	sy
 800ac6e:	607b      	str	r3, [r7, #4]
}
 800ac70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac72:	f7fe febf 	bl	80099f4 <xTaskIncrementTick>
 800ac76:	4603      	mov	r3, r0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d003      	beq.n	800ac84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac7c:	4b06      	ldr	r3, [pc, #24]	@ (800ac98 <xPortSysTickHandler+0x40>)
 800ac7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac82:	601a      	str	r2, [r3, #0]
 800ac84:	2300      	movs	r3, #0
 800ac86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	f383 8811 	msr	BASEPRI, r3
}
 800ac8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac90:	bf00      	nop
 800ac92:	3708      	adds	r7, #8
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}
 800ac98:	e000ed04 	.word	0xe000ed04

0800ac9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aca0:	4b0b      	ldr	r3, [pc, #44]	@ (800acd0 <vPortSetupTimerInterrupt+0x34>)
 800aca2:	2200      	movs	r2, #0
 800aca4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aca6:	4b0b      	ldr	r3, [pc, #44]	@ (800acd4 <vPortSetupTimerInterrupt+0x38>)
 800aca8:	2200      	movs	r2, #0
 800acaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800acac:	4b0a      	ldr	r3, [pc, #40]	@ (800acd8 <vPortSetupTimerInterrupt+0x3c>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a0a      	ldr	r2, [pc, #40]	@ (800acdc <vPortSetupTimerInterrupt+0x40>)
 800acb2:	fba2 2303 	umull	r2, r3, r2, r3
 800acb6:	099b      	lsrs	r3, r3, #6
 800acb8:	4a09      	ldr	r2, [pc, #36]	@ (800ace0 <vPortSetupTimerInterrupt+0x44>)
 800acba:	3b01      	subs	r3, #1
 800acbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800acbe:	4b04      	ldr	r3, [pc, #16]	@ (800acd0 <vPortSetupTimerInterrupt+0x34>)
 800acc0:	2207      	movs	r2, #7
 800acc2:	601a      	str	r2, [r3, #0]
}
 800acc4:	bf00      	nop
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	e000e010 	.word	0xe000e010
 800acd4:	e000e018 	.word	0xe000e018
 800acd8:	24000000 	.word	0x24000000
 800acdc:	10624dd3 	.word	0x10624dd3
 800ace0:	e000e014 	.word	0xe000e014

0800ace4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ace4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800acf4 <vPortEnableVFP+0x10>
 800ace8:	6801      	ldr	r1, [r0, #0]
 800acea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800acee:	6001      	str	r1, [r0, #0]
 800acf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acf2:	bf00      	nop
 800acf4:	e000ed88 	.word	0xe000ed88

0800acf8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800acf8:	b480      	push	{r7}
 800acfa:	b085      	sub	sp, #20
 800acfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800acfe:	f3ef 8305 	mrs	r3, IPSR
 800ad02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	2b0f      	cmp	r3, #15
 800ad08:	d915      	bls.n	800ad36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ad0a:	4a18      	ldr	r2, [pc, #96]	@ (800ad6c <vPortValidateInterruptPriority+0x74>)
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	4413      	add	r3, r2
 800ad10:	781b      	ldrb	r3, [r3, #0]
 800ad12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ad14:	4b16      	ldr	r3, [pc, #88]	@ (800ad70 <vPortValidateInterruptPriority+0x78>)
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	7afa      	ldrb	r2, [r7, #11]
 800ad1a:	429a      	cmp	r2, r3
 800ad1c:	d20b      	bcs.n	800ad36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ad1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad22:	f383 8811 	msr	BASEPRI, r3
 800ad26:	f3bf 8f6f 	isb	sy
 800ad2a:	f3bf 8f4f 	dsb	sy
 800ad2e:	607b      	str	r3, [r7, #4]
}
 800ad30:	bf00      	nop
 800ad32:	bf00      	nop
 800ad34:	e7fd      	b.n	800ad32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad36:	4b0f      	ldr	r3, [pc, #60]	@ (800ad74 <vPortValidateInterruptPriority+0x7c>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad3e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad78 <vPortValidateInterruptPriority+0x80>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d90b      	bls.n	800ad5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ad46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad4a:	f383 8811 	msr	BASEPRI, r3
 800ad4e:	f3bf 8f6f 	isb	sy
 800ad52:	f3bf 8f4f 	dsb	sy
 800ad56:	603b      	str	r3, [r7, #0]
}
 800ad58:	bf00      	nop
 800ad5a:	bf00      	nop
 800ad5c:	e7fd      	b.n	800ad5a <vPortValidateInterruptPriority+0x62>
	}
 800ad5e:	bf00      	nop
 800ad60:	3714      	adds	r7, #20
 800ad62:	46bd      	mov	sp, r7
 800ad64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad68:	4770      	bx	lr
 800ad6a:	bf00      	nop
 800ad6c:	e000e3f0 	.word	0xe000e3f0
 800ad70:	2400131c 	.word	0x2400131c
 800ad74:	e000ed0c 	.word	0xe000ed0c
 800ad78:	24001320 	.word	0x24001320

0800ad7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b08a      	sub	sp, #40	@ 0x28
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad84:	2300      	movs	r3, #0
 800ad86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad88:	f7fe fd78 	bl	800987c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad8c:	4b5c      	ldr	r3, [pc, #368]	@ (800af00 <pvPortMalloc+0x184>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d101      	bne.n	800ad98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad94:	f000 f924 	bl	800afe0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad98:	4b5a      	ldr	r3, [pc, #360]	@ (800af04 <pvPortMalloc+0x188>)
 800ad9a:	681a      	ldr	r2, [r3, #0]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	4013      	ands	r3, r2
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	f040 8095 	bne.w	800aed0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d01e      	beq.n	800adea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800adac:	2208      	movs	r2, #8
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4413      	add	r3, r2
 800adb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f003 0307 	and.w	r3, r3, #7
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d015      	beq.n	800adea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f023 0307 	bic.w	r3, r3, #7
 800adc4:	3308      	adds	r3, #8
 800adc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f003 0307 	and.w	r3, r3, #7
 800adce:	2b00      	cmp	r3, #0
 800add0:	d00b      	beq.n	800adea <pvPortMalloc+0x6e>
	__asm volatile
 800add2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add6:	f383 8811 	msr	BASEPRI, r3
 800adda:	f3bf 8f6f 	isb	sy
 800adde:	f3bf 8f4f 	dsb	sy
 800ade2:	617b      	str	r3, [r7, #20]
}
 800ade4:	bf00      	nop
 800ade6:	bf00      	nop
 800ade8:	e7fd      	b.n	800ade6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d06f      	beq.n	800aed0 <pvPortMalloc+0x154>
 800adf0:	4b45      	ldr	r3, [pc, #276]	@ (800af08 <pvPortMalloc+0x18c>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	429a      	cmp	r2, r3
 800adf8:	d86a      	bhi.n	800aed0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800adfa:	4b44      	ldr	r3, [pc, #272]	@ (800af0c <pvPortMalloc+0x190>)
 800adfc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800adfe:	4b43      	ldr	r3, [pc, #268]	@ (800af0c <pvPortMalloc+0x190>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae04:	e004      	b.n	800ae10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ae06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ae0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d903      	bls.n	800ae22 <pvPortMalloc+0xa6>
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d1f1      	bne.n	800ae06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae22:	4b37      	ldr	r3, [pc, #220]	@ (800af00 <pvPortMalloc+0x184>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d051      	beq.n	800aed0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae2c:	6a3b      	ldr	r3, [r7, #32]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2208      	movs	r2, #8
 800ae32:	4413      	add	r3, r2
 800ae34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae38:	681a      	ldr	r2, [r3, #0]
 800ae3a:	6a3b      	ldr	r3, [r7, #32]
 800ae3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae40:	685a      	ldr	r2, [r3, #4]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	1ad2      	subs	r2, r2, r3
 800ae46:	2308      	movs	r3, #8
 800ae48:	005b      	lsls	r3, r3, #1
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d920      	bls.n	800ae90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4413      	add	r3, r2
 800ae54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	f003 0307 	and.w	r3, r3, #7
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d00b      	beq.n	800ae78 <pvPortMalloc+0xfc>
	__asm volatile
 800ae60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae64:	f383 8811 	msr	BASEPRI, r3
 800ae68:	f3bf 8f6f 	isb	sy
 800ae6c:	f3bf 8f4f 	dsb	sy
 800ae70:	613b      	str	r3, [r7, #16]
}
 800ae72:	bf00      	nop
 800ae74:	bf00      	nop
 800ae76:	e7fd      	b.n	800ae74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7a:	685a      	ldr	r2, [r3, #4]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	1ad2      	subs	r2, r2, r3
 800ae80:	69bb      	ldr	r3, [r7, #24]
 800ae82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae8a:	69b8      	ldr	r0, [r7, #24]
 800ae8c:	f000 f90a 	bl	800b0a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae90:	4b1d      	ldr	r3, [pc, #116]	@ (800af08 <pvPortMalloc+0x18c>)
 800ae92:	681a      	ldr	r2, [r3, #0]
 800ae94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	1ad3      	subs	r3, r2, r3
 800ae9a:	4a1b      	ldr	r2, [pc, #108]	@ (800af08 <pvPortMalloc+0x18c>)
 800ae9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae9e:	4b1a      	ldr	r3, [pc, #104]	@ (800af08 <pvPortMalloc+0x18c>)
 800aea0:	681a      	ldr	r2, [r3, #0]
 800aea2:	4b1b      	ldr	r3, [pc, #108]	@ (800af10 <pvPortMalloc+0x194>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d203      	bcs.n	800aeb2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aeaa:	4b17      	ldr	r3, [pc, #92]	@ (800af08 <pvPortMalloc+0x18c>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	4a18      	ldr	r2, [pc, #96]	@ (800af10 <pvPortMalloc+0x194>)
 800aeb0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aeb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb4:	685a      	ldr	r2, [r3, #4]
 800aeb6:	4b13      	ldr	r3, [pc, #76]	@ (800af04 <pvPortMalloc+0x188>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	431a      	orrs	r2, r3
 800aebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aebe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec2:	2200      	movs	r2, #0
 800aec4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aec6:	4b13      	ldr	r3, [pc, #76]	@ (800af14 <pvPortMalloc+0x198>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	3301      	adds	r3, #1
 800aecc:	4a11      	ldr	r2, [pc, #68]	@ (800af14 <pvPortMalloc+0x198>)
 800aece:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aed0:	f7fe fce2 	bl	8009898 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aed4:	69fb      	ldr	r3, [r7, #28]
 800aed6:	f003 0307 	and.w	r3, r3, #7
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d00b      	beq.n	800aef6 <pvPortMalloc+0x17a>
	__asm volatile
 800aede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee2:	f383 8811 	msr	BASEPRI, r3
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	60fb      	str	r3, [r7, #12]
}
 800aef0:	bf00      	nop
 800aef2:	bf00      	nop
 800aef4:	e7fd      	b.n	800aef2 <pvPortMalloc+0x176>
	return pvReturn;
 800aef6:	69fb      	ldr	r3, [r7, #28]
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3728      	adds	r7, #40	@ 0x28
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}
 800af00:	24004f2c 	.word	0x24004f2c
 800af04:	24004f40 	.word	0x24004f40
 800af08:	24004f30 	.word	0x24004f30
 800af0c:	24004f24 	.word	0x24004f24
 800af10:	24004f34 	.word	0x24004f34
 800af14:	24004f38 	.word	0x24004f38

0800af18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d04f      	beq.n	800afca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af2a:	2308      	movs	r3, #8
 800af2c:	425b      	negs	r3, r3
 800af2e:	697a      	ldr	r2, [r7, #20]
 800af30:	4413      	add	r3, r2
 800af32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	685a      	ldr	r2, [r3, #4]
 800af3c:	4b25      	ldr	r3, [pc, #148]	@ (800afd4 <vPortFree+0xbc>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4013      	ands	r3, r2
 800af42:	2b00      	cmp	r3, #0
 800af44:	d10b      	bne.n	800af5e <vPortFree+0x46>
	__asm volatile
 800af46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4a:	f383 8811 	msr	BASEPRI, r3
 800af4e:	f3bf 8f6f 	isb	sy
 800af52:	f3bf 8f4f 	dsb	sy
 800af56:	60fb      	str	r3, [r7, #12]
}
 800af58:	bf00      	nop
 800af5a:	bf00      	nop
 800af5c:	e7fd      	b.n	800af5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00b      	beq.n	800af7e <vPortFree+0x66>
	__asm volatile
 800af66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af6a:	f383 8811 	msr	BASEPRI, r3
 800af6e:	f3bf 8f6f 	isb	sy
 800af72:	f3bf 8f4f 	dsb	sy
 800af76:	60bb      	str	r3, [r7, #8]
}
 800af78:	bf00      	nop
 800af7a:	bf00      	nop
 800af7c:	e7fd      	b.n	800af7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af7e:	693b      	ldr	r3, [r7, #16]
 800af80:	685a      	ldr	r2, [r3, #4]
 800af82:	4b14      	ldr	r3, [pc, #80]	@ (800afd4 <vPortFree+0xbc>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	4013      	ands	r3, r2
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d01e      	beq.n	800afca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d11a      	bne.n	800afca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	685a      	ldr	r2, [r3, #4]
 800af98:	4b0e      	ldr	r3, [pc, #56]	@ (800afd4 <vPortFree+0xbc>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	43db      	mvns	r3, r3
 800af9e:	401a      	ands	r2, r3
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800afa4:	f7fe fc6a 	bl	800987c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800afa8:	693b      	ldr	r3, [r7, #16]
 800afaa:	685a      	ldr	r2, [r3, #4]
 800afac:	4b0a      	ldr	r3, [pc, #40]	@ (800afd8 <vPortFree+0xc0>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	4413      	add	r3, r2
 800afb2:	4a09      	ldr	r2, [pc, #36]	@ (800afd8 <vPortFree+0xc0>)
 800afb4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800afb6:	6938      	ldr	r0, [r7, #16]
 800afb8:	f000 f874 	bl	800b0a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800afbc:	4b07      	ldr	r3, [pc, #28]	@ (800afdc <vPortFree+0xc4>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	3301      	adds	r3, #1
 800afc2:	4a06      	ldr	r2, [pc, #24]	@ (800afdc <vPortFree+0xc4>)
 800afc4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800afc6:	f7fe fc67 	bl	8009898 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800afca:	bf00      	nop
 800afcc:	3718      	adds	r7, #24
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	24004f40 	.word	0x24004f40
 800afd8:	24004f30 	.word	0x24004f30
 800afdc:	24004f3c 	.word	0x24004f3c

0800afe0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afe0:	b480      	push	{r7}
 800afe2:	b085      	sub	sp, #20
 800afe4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afe6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800afea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afec:	4b27      	ldr	r3, [pc, #156]	@ (800b08c <prvHeapInit+0xac>)
 800afee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f003 0307 	and.w	r3, r3, #7
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00c      	beq.n	800b014 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	3307      	adds	r3, #7
 800affe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f023 0307 	bic.w	r3, r3, #7
 800b006:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b008:	68ba      	ldr	r2, [r7, #8]
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	1ad3      	subs	r3, r2, r3
 800b00e:	4a1f      	ldr	r2, [pc, #124]	@ (800b08c <prvHeapInit+0xac>)
 800b010:	4413      	add	r3, r2
 800b012:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b018:	4a1d      	ldr	r2, [pc, #116]	@ (800b090 <prvHeapInit+0xb0>)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b01e:	4b1c      	ldr	r3, [pc, #112]	@ (800b090 <prvHeapInit+0xb0>)
 800b020:	2200      	movs	r2, #0
 800b022:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	68ba      	ldr	r2, [r7, #8]
 800b028:	4413      	add	r3, r2
 800b02a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b02c:	2208      	movs	r2, #8
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	1a9b      	subs	r3, r3, r2
 800b032:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f023 0307 	bic.w	r3, r3, #7
 800b03a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	4a15      	ldr	r2, [pc, #84]	@ (800b094 <prvHeapInit+0xb4>)
 800b040:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b042:	4b14      	ldr	r3, [pc, #80]	@ (800b094 <prvHeapInit+0xb4>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	2200      	movs	r2, #0
 800b048:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b04a:	4b12      	ldr	r3, [pc, #72]	@ (800b094 <prvHeapInit+0xb4>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2200      	movs	r2, #0
 800b050:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	68fa      	ldr	r2, [r7, #12]
 800b05a:	1ad2      	subs	r2, r2, r3
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b060:	4b0c      	ldr	r3, [pc, #48]	@ (800b094 <prvHeapInit+0xb4>)
 800b062:	681a      	ldr	r2, [r3, #0]
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	4a0a      	ldr	r2, [pc, #40]	@ (800b098 <prvHeapInit+0xb8>)
 800b06e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	4a09      	ldr	r2, [pc, #36]	@ (800b09c <prvHeapInit+0xbc>)
 800b076:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b078:	4b09      	ldr	r3, [pc, #36]	@ (800b0a0 <prvHeapInit+0xc0>)
 800b07a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b07e:	601a      	str	r2, [r3, #0]
}
 800b080:	bf00      	nop
 800b082:	3714      	adds	r7, #20
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr
 800b08c:	24001324 	.word	0x24001324
 800b090:	24004f24 	.word	0x24004f24
 800b094:	24004f2c 	.word	0x24004f2c
 800b098:	24004f34 	.word	0x24004f34
 800b09c:	24004f30 	.word	0x24004f30
 800b0a0:	24004f40 	.word	0x24004f40

0800b0a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b085      	sub	sp, #20
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b0ac:	4b28      	ldr	r3, [pc, #160]	@ (800b150 <prvInsertBlockIntoFreeList+0xac>)
 800b0ae:	60fb      	str	r3, [r7, #12]
 800b0b0:	e002      	b.n	800b0b8 <prvInsertBlockIntoFreeList+0x14>
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	60fb      	str	r3, [r7, #12]
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	429a      	cmp	r2, r3
 800b0c0:	d8f7      	bhi.n	800b0b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	685b      	ldr	r3, [r3, #4]
 800b0ca:	68ba      	ldr	r2, [r7, #8]
 800b0cc:	4413      	add	r3, r2
 800b0ce:	687a      	ldr	r2, [r7, #4]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d108      	bne.n	800b0e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	685a      	ldr	r2, [r3, #4]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	441a      	add	r2, r3
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	685b      	ldr	r3, [r3, #4]
 800b0ee:	68ba      	ldr	r2, [r7, #8]
 800b0f0:	441a      	add	r2, r3
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d118      	bne.n	800b12c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	681a      	ldr	r2, [r3, #0]
 800b0fe:	4b15      	ldr	r3, [pc, #84]	@ (800b154 <prvInsertBlockIntoFreeList+0xb0>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	429a      	cmp	r2, r3
 800b104:	d00d      	beq.n	800b122 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	685a      	ldr	r2, [r3, #4]
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	441a      	add	r2, r3
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	681a      	ldr	r2, [r3, #0]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	601a      	str	r2, [r3, #0]
 800b120:	e008      	b.n	800b134 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b122:	4b0c      	ldr	r3, [pc, #48]	@ (800b154 <prvInsertBlockIntoFreeList+0xb0>)
 800b124:	681a      	ldr	r2, [r3, #0]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	601a      	str	r2, [r3, #0]
 800b12a:	e003      	b.n	800b134 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681a      	ldr	r2, [r3, #0]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b134:	68fa      	ldr	r2, [r7, #12]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	429a      	cmp	r2, r3
 800b13a:	d002      	beq.n	800b142 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b142:	bf00      	nop
 800b144:	3714      	adds	r7, #20
 800b146:	46bd      	mov	sp, r7
 800b148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14c:	4770      	bx	lr
 800b14e:	bf00      	nop
 800b150:	24004f24 	.word	0x24004f24
 800b154:	24004f2c 	.word	0x24004f2c

0800b158 <__cvt>:
 800b158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b15a:	ed2d 8b02 	vpush	{d8}
 800b15e:	eeb0 8b40 	vmov.f64	d8, d0
 800b162:	b085      	sub	sp, #20
 800b164:	4617      	mov	r7, r2
 800b166:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800b168:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b16a:	ee18 2a90 	vmov	r2, s17
 800b16e:	f025 0520 	bic.w	r5, r5, #32
 800b172:	2a00      	cmp	r2, #0
 800b174:	bfb6      	itet	lt
 800b176:	222d      	movlt	r2, #45	@ 0x2d
 800b178:	2200      	movge	r2, #0
 800b17a:	eeb1 8b40 	vneglt.f64	d8, d0
 800b17e:	2d46      	cmp	r5, #70	@ 0x46
 800b180:	460c      	mov	r4, r1
 800b182:	701a      	strb	r2, [r3, #0]
 800b184:	d004      	beq.n	800b190 <__cvt+0x38>
 800b186:	2d45      	cmp	r5, #69	@ 0x45
 800b188:	d100      	bne.n	800b18c <__cvt+0x34>
 800b18a:	3401      	adds	r4, #1
 800b18c:	2102      	movs	r1, #2
 800b18e:	e000      	b.n	800b192 <__cvt+0x3a>
 800b190:	2103      	movs	r1, #3
 800b192:	ab03      	add	r3, sp, #12
 800b194:	9301      	str	r3, [sp, #4]
 800b196:	ab02      	add	r3, sp, #8
 800b198:	9300      	str	r3, [sp, #0]
 800b19a:	4622      	mov	r2, r4
 800b19c:	4633      	mov	r3, r6
 800b19e:	eeb0 0b48 	vmov.f64	d0, d8
 800b1a2:	f001 f8b9 	bl	800c318 <_dtoa_r>
 800b1a6:	2d47      	cmp	r5, #71	@ 0x47
 800b1a8:	d114      	bne.n	800b1d4 <__cvt+0x7c>
 800b1aa:	07fb      	lsls	r3, r7, #31
 800b1ac:	d50a      	bpl.n	800b1c4 <__cvt+0x6c>
 800b1ae:	1902      	adds	r2, r0, r4
 800b1b0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b1b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1b8:	bf08      	it	eq
 800b1ba:	9203      	streq	r2, [sp, #12]
 800b1bc:	2130      	movs	r1, #48	@ 0x30
 800b1be:	9b03      	ldr	r3, [sp, #12]
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d319      	bcc.n	800b1f8 <__cvt+0xa0>
 800b1c4:	9b03      	ldr	r3, [sp, #12]
 800b1c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b1c8:	1a1b      	subs	r3, r3, r0
 800b1ca:	6013      	str	r3, [r2, #0]
 800b1cc:	b005      	add	sp, #20
 800b1ce:	ecbd 8b02 	vpop	{d8}
 800b1d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1d4:	2d46      	cmp	r5, #70	@ 0x46
 800b1d6:	eb00 0204 	add.w	r2, r0, r4
 800b1da:	d1e9      	bne.n	800b1b0 <__cvt+0x58>
 800b1dc:	7803      	ldrb	r3, [r0, #0]
 800b1de:	2b30      	cmp	r3, #48	@ 0x30
 800b1e0:	d107      	bne.n	800b1f2 <__cvt+0x9a>
 800b1e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b1e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1ea:	bf1c      	itt	ne
 800b1ec:	f1c4 0401 	rsbne	r4, r4, #1
 800b1f0:	6034      	strne	r4, [r6, #0]
 800b1f2:	6833      	ldr	r3, [r6, #0]
 800b1f4:	441a      	add	r2, r3
 800b1f6:	e7db      	b.n	800b1b0 <__cvt+0x58>
 800b1f8:	1c5c      	adds	r4, r3, #1
 800b1fa:	9403      	str	r4, [sp, #12]
 800b1fc:	7019      	strb	r1, [r3, #0]
 800b1fe:	e7de      	b.n	800b1be <__cvt+0x66>

0800b200 <__exponent>:
 800b200:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b202:	2900      	cmp	r1, #0
 800b204:	bfba      	itte	lt
 800b206:	4249      	neglt	r1, r1
 800b208:	232d      	movlt	r3, #45	@ 0x2d
 800b20a:	232b      	movge	r3, #43	@ 0x2b
 800b20c:	2909      	cmp	r1, #9
 800b20e:	7002      	strb	r2, [r0, #0]
 800b210:	7043      	strb	r3, [r0, #1]
 800b212:	dd29      	ble.n	800b268 <__exponent+0x68>
 800b214:	f10d 0307 	add.w	r3, sp, #7
 800b218:	461d      	mov	r5, r3
 800b21a:	270a      	movs	r7, #10
 800b21c:	461a      	mov	r2, r3
 800b21e:	fbb1 f6f7 	udiv	r6, r1, r7
 800b222:	fb07 1416 	mls	r4, r7, r6, r1
 800b226:	3430      	adds	r4, #48	@ 0x30
 800b228:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b22c:	460c      	mov	r4, r1
 800b22e:	2c63      	cmp	r4, #99	@ 0x63
 800b230:	f103 33ff 	add.w	r3, r3, #4294967295
 800b234:	4631      	mov	r1, r6
 800b236:	dcf1      	bgt.n	800b21c <__exponent+0x1c>
 800b238:	3130      	adds	r1, #48	@ 0x30
 800b23a:	1e94      	subs	r4, r2, #2
 800b23c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b240:	1c41      	adds	r1, r0, #1
 800b242:	4623      	mov	r3, r4
 800b244:	42ab      	cmp	r3, r5
 800b246:	d30a      	bcc.n	800b25e <__exponent+0x5e>
 800b248:	f10d 0309 	add.w	r3, sp, #9
 800b24c:	1a9b      	subs	r3, r3, r2
 800b24e:	42ac      	cmp	r4, r5
 800b250:	bf88      	it	hi
 800b252:	2300      	movhi	r3, #0
 800b254:	3302      	adds	r3, #2
 800b256:	4403      	add	r3, r0
 800b258:	1a18      	subs	r0, r3, r0
 800b25a:	b003      	add	sp, #12
 800b25c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b25e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b262:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b266:	e7ed      	b.n	800b244 <__exponent+0x44>
 800b268:	2330      	movs	r3, #48	@ 0x30
 800b26a:	3130      	adds	r1, #48	@ 0x30
 800b26c:	7083      	strb	r3, [r0, #2]
 800b26e:	70c1      	strb	r1, [r0, #3]
 800b270:	1d03      	adds	r3, r0, #4
 800b272:	e7f1      	b.n	800b258 <__exponent+0x58>
 800b274:	0000      	movs	r0, r0
	...

0800b278 <_printf_float>:
 800b278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b27c:	b08d      	sub	sp, #52	@ 0x34
 800b27e:	460c      	mov	r4, r1
 800b280:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b284:	4616      	mov	r6, r2
 800b286:	461f      	mov	r7, r3
 800b288:	4605      	mov	r5, r0
 800b28a:	f000 fed1 	bl	800c030 <_localeconv_r>
 800b28e:	f8d0 b000 	ldr.w	fp, [r0]
 800b292:	4658      	mov	r0, fp
 800b294:	f7f5 f874 	bl	8000380 <strlen>
 800b298:	2300      	movs	r3, #0
 800b29a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b29c:	f8d8 3000 	ldr.w	r3, [r8]
 800b2a0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b2a4:	6822      	ldr	r2, [r4, #0]
 800b2a6:	9005      	str	r0, [sp, #20]
 800b2a8:	3307      	adds	r3, #7
 800b2aa:	f023 0307 	bic.w	r3, r3, #7
 800b2ae:	f103 0108 	add.w	r1, r3, #8
 800b2b2:	f8c8 1000 	str.w	r1, [r8]
 800b2b6:	ed93 0b00 	vldr	d0, [r3]
 800b2ba:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b518 <_printf_float+0x2a0>
 800b2be:	eeb0 7bc0 	vabs.f64	d7, d0
 800b2c2:	eeb4 7b46 	vcmp.f64	d7, d6
 800b2c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2ca:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800b2ce:	dd24      	ble.n	800b31a <_printf_float+0xa2>
 800b2d0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b2d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2d8:	d502      	bpl.n	800b2e0 <_printf_float+0x68>
 800b2da:	232d      	movs	r3, #45	@ 0x2d
 800b2dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2e0:	498f      	ldr	r1, [pc, #572]	@ (800b520 <_printf_float+0x2a8>)
 800b2e2:	4b90      	ldr	r3, [pc, #576]	@ (800b524 <_printf_float+0x2ac>)
 800b2e4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b2e8:	bf8c      	ite	hi
 800b2ea:	4688      	movhi	r8, r1
 800b2ec:	4698      	movls	r8, r3
 800b2ee:	f022 0204 	bic.w	r2, r2, #4
 800b2f2:	2303      	movs	r3, #3
 800b2f4:	6123      	str	r3, [r4, #16]
 800b2f6:	6022      	str	r2, [r4, #0]
 800b2f8:	f04f 0a00 	mov.w	sl, #0
 800b2fc:	9700      	str	r7, [sp, #0]
 800b2fe:	4633      	mov	r3, r6
 800b300:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b302:	4621      	mov	r1, r4
 800b304:	4628      	mov	r0, r5
 800b306:	f000 f9d1 	bl	800b6ac <_printf_common>
 800b30a:	3001      	adds	r0, #1
 800b30c:	f040 8089 	bne.w	800b422 <_printf_float+0x1aa>
 800b310:	f04f 30ff 	mov.w	r0, #4294967295
 800b314:	b00d      	add	sp, #52	@ 0x34
 800b316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b31a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b31e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b322:	d709      	bvc.n	800b338 <_printf_float+0xc0>
 800b324:	ee10 3a90 	vmov	r3, s1
 800b328:	2b00      	cmp	r3, #0
 800b32a:	bfbc      	itt	lt
 800b32c:	232d      	movlt	r3, #45	@ 0x2d
 800b32e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b332:	497d      	ldr	r1, [pc, #500]	@ (800b528 <_printf_float+0x2b0>)
 800b334:	4b7d      	ldr	r3, [pc, #500]	@ (800b52c <_printf_float+0x2b4>)
 800b336:	e7d5      	b.n	800b2e4 <_printf_float+0x6c>
 800b338:	6863      	ldr	r3, [r4, #4]
 800b33a:	1c59      	adds	r1, r3, #1
 800b33c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b340:	d139      	bne.n	800b3b6 <_printf_float+0x13e>
 800b342:	2306      	movs	r3, #6
 800b344:	6063      	str	r3, [r4, #4]
 800b346:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b34a:	2300      	movs	r3, #0
 800b34c:	6022      	str	r2, [r4, #0]
 800b34e:	9303      	str	r3, [sp, #12]
 800b350:	ab0a      	add	r3, sp, #40	@ 0x28
 800b352:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b356:	ab09      	add	r3, sp, #36	@ 0x24
 800b358:	9300      	str	r3, [sp, #0]
 800b35a:	6861      	ldr	r1, [r4, #4]
 800b35c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b360:	4628      	mov	r0, r5
 800b362:	f7ff fef9 	bl	800b158 <__cvt>
 800b366:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b36a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b36c:	4680      	mov	r8, r0
 800b36e:	d129      	bne.n	800b3c4 <_printf_float+0x14c>
 800b370:	1cc8      	adds	r0, r1, #3
 800b372:	db02      	blt.n	800b37a <_printf_float+0x102>
 800b374:	6863      	ldr	r3, [r4, #4]
 800b376:	4299      	cmp	r1, r3
 800b378:	dd41      	ble.n	800b3fe <_printf_float+0x186>
 800b37a:	f1a9 0902 	sub.w	r9, r9, #2
 800b37e:	fa5f f989 	uxtb.w	r9, r9
 800b382:	3901      	subs	r1, #1
 800b384:	464a      	mov	r2, r9
 800b386:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b38a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b38c:	f7ff ff38 	bl	800b200 <__exponent>
 800b390:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b392:	1813      	adds	r3, r2, r0
 800b394:	2a01      	cmp	r2, #1
 800b396:	4682      	mov	sl, r0
 800b398:	6123      	str	r3, [r4, #16]
 800b39a:	dc02      	bgt.n	800b3a2 <_printf_float+0x12a>
 800b39c:	6822      	ldr	r2, [r4, #0]
 800b39e:	07d2      	lsls	r2, r2, #31
 800b3a0:	d501      	bpl.n	800b3a6 <_printf_float+0x12e>
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	6123      	str	r3, [r4, #16]
 800b3a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d0a6      	beq.n	800b2fc <_printf_float+0x84>
 800b3ae:	232d      	movs	r3, #45	@ 0x2d
 800b3b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3b4:	e7a2      	b.n	800b2fc <_printf_float+0x84>
 800b3b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b3ba:	d1c4      	bne.n	800b346 <_printf_float+0xce>
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d1c2      	bne.n	800b346 <_printf_float+0xce>
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e7bf      	b.n	800b344 <_printf_float+0xcc>
 800b3c4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b3c8:	d9db      	bls.n	800b382 <_printf_float+0x10a>
 800b3ca:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b3ce:	d118      	bne.n	800b402 <_printf_float+0x18a>
 800b3d0:	2900      	cmp	r1, #0
 800b3d2:	6863      	ldr	r3, [r4, #4]
 800b3d4:	dd0b      	ble.n	800b3ee <_printf_float+0x176>
 800b3d6:	6121      	str	r1, [r4, #16]
 800b3d8:	b913      	cbnz	r3, 800b3e0 <_printf_float+0x168>
 800b3da:	6822      	ldr	r2, [r4, #0]
 800b3dc:	07d0      	lsls	r0, r2, #31
 800b3de:	d502      	bpl.n	800b3e6 <_printf_float+0x16e>
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	440b      	add	r3, r1
 800b3e4:	6123      	str	r3, [r4, #16]
 800b3e6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b3e8:	f04f 0a00 	mov.w	sl, #0
 800b3ec:	e7db      	b.n	800b3a6 <_printf_float+0x12e>
 800b3ee:	b913      	cbnz	r3, 800b3f6 <_printf_float+0x17e>
 800b3f0:	6822      	ldr	r2, [r4, #0]
 800b3f2:	07d2      	lsls	r2, r2, #31
 800b3f4:	d501      	bpl.n	800b3fa <_printf_float+0x182>
 800b3f6:	3302      	adds	r3, #2
 800b3f8:	e7f4      	b.n	800b3e4 <_printf_float+0x16c>
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	e7f2      	b.n	800b3e4 <_printf_float+0x16c>
 800b3fe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b402:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b404:	4299      	cmp	r1, r3
 800b406:	db05      	blt.n	800b414 <_printf_float+0x19c>
 800b408:	6823      	ldr	r3, [r4, #0]
 800b40a:	6121      	str	r1, [r4, #16]
 800b40c:	07d8      	lsls	r0, r3, #31
 800b40e:	d5ea      	bpl.n	800b3e6 <_printf_float+0x16e>
 800b410:	1c4b      	adds	r3, r1, #1
 800b412:	e7e7      	b.n	800b3e4 <_printf_float+0x16c>
 800b414:	2900      	cmp	r1, #0
 800b416:	bfd4      	ite	le
 800b418:	f1c1 0202 	rsble	r2, r1, #2
 800b41c:	2201      	movgt	r2, #1
 800b41e:	4413      	add	r3, r2
 800b420:	e7e0      	b.n	800b3e4 <_printf_float+0x16c>
 800b422:	6823      	ldr	r3, [r4, #0]
 800b424:	055a      	lsls	r2, r3, #21
 800b426:	d407      	bmi.n	800b438 <_printf_float+0x1c0>
 800b428:	6923      	ldr	r3, [r4, #16]
 800b42a:	4642      	mov	r2, r8
 800b42c:	4631      	mov	r1, r6
 800b42e:	4628      	mov	r0, r5
 800b430:	47b8      	blx	r7
 800b432:	3001      	adds	r0, #1
 800b434:	d12a      	bne.n	800b48c <_printf_float+0x214>
 800b436:	e76b      	b.n	800b310 <_printf_float+0x98>
 800b438:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b43c:	f240 80e0 	bls.w	800b600 <_printf_float+0x388>
 800b440:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b444:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b44c:	d133      	bne.n	800b4b6 <_printf_float+0x23e>
 800b44e:	4a38      	ldr	r2, [pc, #224]	@ (800b530 <_printf_float+0x2b8>)
 800b450:	2301      	movs	r3, #1
 800b452:	4631      	mov	r1, r6
 800b454:	4628      	mov	r0, r5
 800b456:	47b8      	blx	r7
 800b458:	3001      	adds	r0, #1
 800b45a:	f43f af59 	beq.w	800b310 <_printf_float+0x98>
 800b45e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b462:	4543      	cmp	r3, r8
 800b464:	db02      	blt.n	800b46c <_printf_float+0x1f4>
 800b466:	6823      	ldr	r3, [r4, #0]
 800b468:	07d8      	lsls	r0, r3, #31
 800b46a:	d50f      	bpl.n	800b48c <_printf_float+0x214>
 800b46c:	9b05      	ldr	r3, [sp, #20]
 800b46e:	465a      	mov	r2, fp
 800b470:	4631      	mov	r1, r6
 800b472:	4628      	mov	r0, r5
 800b474:	47b8      	blx	r7
 800b476:	3001      	adds	r0, #1
 800b478:	f43f af4a 	beq.w	800b310 <_printf_float+0x98>
 800b47c:	f04f 0900 	mov.w	r9, #0
 800b480:	f108 38ff 	add.w	r8, r8, #4294967295
 800b484:	f104 0a1a 	add.w	sl, r4, #26
 800b488:	45c8      	cmp	r8, r9
 800b48a:	dc09      	bgt.n	800b4a0 <_printf_float+0x228>
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	079b      	lsls	r3, r3, #30
 800b490:	f100 8107 	bmi.w	800b6a2 <_printf_float+0x42a>
 800b494:	68e0      	ldr	r0, [r4, #12]
 800b496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b498:	4298      	cmp	r0, r3
 800b49a:	bfb8      	it	lt
 800b49c:	4618      	movlt	r0, r3
 800b49e:	e739      	b.n	800b314 <_printf_float+0x9c>
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	4652      	mov	r2, sl
 800b4a4:	4631      	mov	r1, r6
 800b4a6:	4628      	mov	r0, r5
 800b4a8:	47b8      	blx	r7
 800b4aa:	3001      	adds	r0, #1
 800b4ac:	f43f af30 	beq.w	800b310 <_printf_float+0x98>
 800b4b0:	f109 0901 	add.w	r9, r9, #1
 800b4b4:	e7e8      	b.n	800b488 <_printf_float+0x210>
 800b4b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	dc3b      	bgt.n	800b534 <_printf_float+0x2bc>
 800b4bc:	4a1c      	ldr	r2, [pc, #112]	@ (800b530 <_printf_float+0x2b8>)
 800b4be:	2301      	movs	r3, #1
 800b4c0:	4631      	mov	r1, r6
 800b4c2:	4628      	mov	r0, r5
 800b4c4:	47b8      	blx	r7
 800b4c6:	3001      	adds	r0, #1
 800b4c8:	f43f af22 	beq.w	800b310 <_printf_float+0x98>
 800b4cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b4d0:	ea59 0303 	orrs.w	r3, r9, r3
 800b4d4:	d102      	bne.n	800b4dc <_printf_float+0x264>
 800b4d6:	6823      	ldr	r3, [r4, #0]
 800b4d8:	07d9      	lsls	r1, r3, #31
 800b4da:	d5d7      	bpl.n	800b48c <_printf_float+0x214>
 800b4dc:	9b05      	ldr	r3, [sp, #20]
 800b4de:	465a      	mov	r2, fp
 800b4e0:	4631      	mov	r1, r6
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	47b8      	blx	r7
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	f43f af12 	beq.w	800b310 <_printf_float+0x98>
 800b4ec:	f04f 0a00 	mov.w	sl, #0
 800b4f0:	f104 0b1a 	add.w	fp, r4, #26
 800b4f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f6:	425b      	negs	r3, r3
 800b4f8:	4553      	cmp	r3, sl
 800b4fa:	dc01      	bgt.n	800b500 <_printf_float+0x288>
 800b4fc:	464b      	mov	r3, r9
 800b4fe:	e794      	b.n	800b42a <_printf_float+0x1b2>
 800b500:	2301      	movs	r3, #1
 800b502:	465a      	mov	r2, fp
 800b504:	4631      	mov	r1, r6
 800b506:	4628      	mov	r0, r5
 800b508:	47b8      	blx	r7
 800b50a:	3001      	adds	r0, #1
 800b50c:	f43f af00 	beq.w	800b310 <_printf_float+0x98>
 800b510:	f10a 0a01 	add.w	sl, sl, #1
 800b514:	e7ee      	b.n	800b4f4 <_printf_float+0x27c>
 800b516:	bf00      	nop
 800b518:	ffffffff 	.word	0xffffffff
 800b51c:	7fefffff 	.word	0x7fefffff
 800b520:	0800f7ac 	.word	0x0800f7ac
 800b524:	0800f7a8 	.word	0x0800f7a8
 800b528:	0800f7b4 	.word	0x0800f7b4
 800b52c:	0800f7b0 	.word	0x0800f7b0
 800b530:	0800f7b8 	.word	0x0800f7b8
 800b534:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b536:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b53a:	4553      	cmp	r3, sl
 800b53c:	bfa8      	it	ge
 800b53e:	4653      	movge	r3, sl
 800b540:	2b00      	cmp	r3, #0
 800b542:	4699      	mov	r9, r3
 800b544:	dc37      	bgt.n	800b5b6 <_printf_float+0x33e>
 800b546:	2300      	movs	r3, #0
 800b548:	9307      	str	r3, [sp, #28]
 800b54a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b54e:	f104 021a 	add.w	r2, r4, #26
 800b552:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b554:	9907      	ldr	r1, [sp, #28]
 800b556:	9306      	str	r3, [sp, #24]
 800b558:	eba3 0309 	sub.w	r3, r3, r9
 800b55c:	428b      	cmp	r3, r1
 800b55e:	dc31      	bgt.n	800b5c4 <_printf_float+0x34c>
 800b560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b562:	459a      	cmp	sl, r3
 800b564:	dc3b      	bgt.n	800b5de <_printf_float+0x366>
 800b566:	6823      	ldr	r3, [r4, #0]
 800b568:	07da      	lsls	r2, r3, #31
 800b56a:	d438      	bmi.n	800b5de <_printf_float+0x366>
 800b56c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b56e:	ebaa 0903 	sub.w	r9, sl, r3
 800b572:	9b06      	ldr	r3, [sp, #24]
 800b574:	ebaa 0303 	sub.w	r3, sl, r3
 800b578:	4599      	cmp	r9, r3
 800b57a:	bfa8      	it	ge
 800b57c:	4699      	movge	r9, r3
 800b57e:	f1b9 0f00 	cmp.w	r9, #0
 800b582:	dc34      	bgt.n	800b5ee <_printf_float+0x376>
 800b584:	f04f 0800 	mov.w	r8, #0
 800b588:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b58c:	f104 0b1a 	add.w	fp, r4, #26
 800b590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b592:	ebaa 0303 	sub.w	r3, sl, r3
 800b596:	eba3 0309 	sub.w	r3, r3, r9
 800b59a:	4543      	cmp	r3, r8
 800b59c:	f77f af76 	ble.w	800b48c <_printf_float+0x214>
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	465a      	mov	r2, fp
 800b5a4:	4631      	mov	r1, r6
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	47b8      	blx	r7
 800b5aa:	3001      	adds	r0, #1
 800b5ac:	f43f aeb0 	beq.w	800b310 <_printf_float+0x98>
 800b5b0:	f108 0801 	add.w	r8, r8, #1
 800b5b4:	e7ec      	b.n	800b590 <_printf_float+0x318>
 800b5b6:	4642      	mov	r2, r8
 800b5b8:	4631      	mov	r1, r6
 800b5ba:	4628      	mov	r0, r5
 800b5bc:	47b8      	blx	r7
 800b5be:	3001      	adds	r0, #1
 800b5c0:	d1c1      	bne.n	800b546 <_printf_float+0x2ce>
 800b5c2:	e6a5      	b.n	800b310 <_printf_float+0x98>
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	4631      	mov	r1, r6
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	9206      	str	r2, [sp, #24]
 800b5cc:	47b8      	blx	r7
 800b5ce:	3001      	adds	r0, #1
 800b5d0:	f43f ae9e 	beq.w	800b310 <_printf_float+0x98>
 800b5d4:	9b07      	ldr	r3, [sp, #28]
 800b5d6:	9a06      	ldr	r2, [sp, #24]
 800b5d8:	3301      	adds	r3, #1
 800b5da:	9307      	str	r3, [sp, #28]
 800b5dc:	e7b9      	b.n	800b552 <_printf_float+0x2da>
 800b5de:	9b05      	ldr	r3, [sp, #20]
 800b5e0:	465a      	mov	r2, fp
 800b5e2:	4631      	mov	r1, r6
 800b5e4:	4628      	mov	r0, r5
 800b5e6:	47b8      	blx	r7
 800b5e8:	3001      	adds	r0, #1
 800b5ea:	d1bf      	bne.n	800b56c <_printf_float+0x2f4>
 800b5ec:	e690      	b.n	800b310 <_printf_float+0x98>
 800b5ee:	9a06      	ldr	r2, [sp, #24]
 800b5f0:	464b      	mov	r3, r9
 800b5f2:	4442      	add	r2, r8
 800b5f4:	4631      	mov	r1, r6
 800b5f6:	4628      	mov	r0, r5
 800b5f8:	47b8      	blx	r7
 800b5fa:	3001      	adds	r0, #1
 800b5fc:	d1c2      	bne.n	800b584 <_printf_float+0x30c>
 800b5fe:	e687      	b.n	800b310 <_printf_float+0x98>
 800b600:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b604:	f1b9 0f01 	cmp.w	r9, #1
 800b608:	dc01      	bgt.n	800b60e <_printf_float+0x396>
 800b60a:	07db      	lsls	r3, r3, #31
 800b60c:	d536      	bpl.n	800b67c <_printf_float+0x404>
 800b60e:	2301      	movs	r3, #1
 800b610:	4642      	mov	r2, r8
 800b612:	4631      	mov	r1, r6
 800b614:	4628      	mov	r0, r5
 800b616:	47b8      	blx	r7
 800b618:	3001      	adds	r0, #1
 800b61a:	f43f ae79 	beq.w	800b310 <_printf_float+0x98>
 800b61e:	9b05      	ldr	r3, [sp, #20]
 800b620:	465a      	mov	r2, fp
 800b622:	4631      	mov	r1, r6
 800b624:	4628      	mov	r0, r5
 800b626:	47b8      	blx	r7
 800b628:	3001      	adds	r0, #1
 800b62a:	f43f ae71 	beq.w	800b310 <_printf_float+0x98>
 800b62e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b632:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b63a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b63e:	d018      	beq.n	800b672 <_printf_float+0x3fa>
 800b640:	464b      	mov	r3, r9
 800b642:	f108 0201 	add.w	r2, r8, #1
 800b646:	4631      	mov	r1, r6
 800b648:	4628      	mov	r0, r5
 800b64a:	47b8      	blx	r7
 800b64c:	3001      	adds	r0, #1
 800b64e:	d10c      	bne.n	800b66a <_printf_float+0x3f2>
 800b650:	e65e      	b.n	800b310 <_printf_float+0x98>
 800b652:	2301      	movs	r3, #1
 800b654:	465a      	mov	r2, fp
 800b656:	4631      	mov	r1, r6
 800b658:	4628      	mov	r0, r5
 800b65a:	47b8      	blx	r7
 800b65c:	3001      	adds	r0, #1
 800b65e:	f43f ae57 	beq.w	800b310 <_printf_float+0x98>
 800b662:	f108 0801 	add.w	r8, r8, #1
 800b666:	45c8      	cmp	r8, r9
 800b668:	dbf3      	blt.n	800b652 <_printf_float+0x3da>
 800b66a:	4653      	mov	r3, sl
 800b66c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b670:	e6dc      	b.n	800b42c <_printf_float+0x1b4>
 800b672:	f04f 0800 	mov.w	r8, #0
 800b676:	f104 0b1a 	add.w	fp, r4, #26
 800b67a:	e7f4      	b.n	800b666 <_printf_float+0x3ee>
 800b67c:	2301      	movs	r3, #1
 800b67e:	4642      	mov	r2, r8
 800b680:	e7e1      	b.n	800b646 <_printf_float+0x3ce>
 800b682:	2301      	movs	r3, #1
 800b684:	464a      	mov	r2, r9
 800b686:	4631      	mov	r1, r6
 800b688:	4628      	mov	r0, r5
 800b68a:	47b8      	blx	r7
 800b68c:	3001      	adds	r0, #1
 800b68e:	f43f ae3f 	beq.w	800b310 <_printf_float+0x98>
 800b692:	f108 0801 	add.w	r8, r8, #1
 800b696:	68e3      	ldr	r3, [r4, #12]
 800b698:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b69a:	1a5b      	subs	r3, r3, r1
 800b69c:	4543      	cmp	r3, r8
 800b69e:	dcf0      	bgt.n	800b682 <_printf_float+0x40a>
 800b6a0:	e6f8      	b.n	800b494 <_printf_float+0x21c>
 800b6a2:	f04f 0800 	mov.w	r8, #0
 800b6a6:	f104 0919 	add.w	r9, r4, #25
 800b6aa:	e7f4      	b.n	800b696 <_printf_float+0x41e>

0800b6ac <_printf_common>:
 800b6ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6b0:	4616      	mov	r6, r2
 800b6b2:	4698      	mov	r8, r3
 800b6b4:	688a      	ldr	r2, [r1, #8]
 800b6b6:	690b      	ldr	r3, [r1, #16]
 800b6b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	bfb8      	it	lt
 800b6c0:	4613      	movlt	r3, r2
 800b6c2:	6033      	str	r3, [r6, #0]
 800b6c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b6c8:	4607      	mov	r7, r0
 800b6ca:	460c      	mov	r4, r1
 800b6cc:	b10a      	cbz	r2, 800b6d2 <_printf_common+0x26>
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	6033      	str	r3, [r6, #0]
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	0699      	lsls	r1, r3, #26
 800b6d6:	bf42      	ittt	mi
 800b6d8:	6833      	ldrmi	r3, [r6, #0]
 800b6da:	3302      	addmi	r3, #2
 800b6dc:	6033      	strmi	r3, [r6, #0]
 800b6de:	6825      	ldr	r5, [r4, #0]
 800b6e0:	f015 0506 	ands.w	r5, r5, #6
 800b6e4:	d106      	bne.n	800b6f4 <_printf_common+0x48>
 800b6e6:	f104 0a19 	add.w	sl, r4, #25
 800b6ea:	68e3      	ldr	r3, [r4, #12]
 800b6ec:	6832      	ldr	r2, [r6, #0]
 800b6ee:	1a9b      	subs	r3, r3, r2
 800b6f0:	42ab      	cmp	r3, r5
 800b6f2:	dc26      	bgt.n	800b742 <_printf_common+0x96>
 800b6f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b6f8:	6822      	ldr	r2, [r4, #0]
 800b6fa:	3b00      	subs	r3, #0
 800b6fc:	bf18      	it	ne
 800b6fe:	2301      	movne	r3, #1
 800b700:	0692      	lsls	r2, r2, #26
 800b702:	d42b      	bmi.n	800b75c <_printf_common+0xb0>
 800b704:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b708:	4641      	mov	r1, r8
 800b70a:	4638      	mov	r0, r7
 800b70c:	47c8      	blx	r9
 800b70e:	3001      	adds	r0, #1
 800b710:	d01e      	beq.n	800b750 <_printf_common+0xa4>
 800b712:	6823      	ldr	r3, [r4, #0]
 800b714:	6922      	ldr	r2, [r4, #16]
 800b716:	f003 0306 	and.w	r3, r3, #6
 800b71a:	2b04      	cmp	r3, #4
 800b71c:	bf02      	ittt	eq
 800b71e:	68e5      	ldreq	r5, [r4, #12]
 800b720:	6833      	ldreq	r3, [r6, #0]
 800b722:	1aed      	subeq	r5, r5, r3
 800b724:	68a3      	ldr	r3, [r4, #8]
 800b726:	bf0c      	ite	eq
 800b728:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b72c:	2500      	movne	r5, #0
 800b72e:	4293      	cmp	r3, r2
 800b730:	bfc4      	itt	gt
 800b732:	1a9b      	subgt	r3, r3, r2
 800b734:	18ed      	addgt	r5, r5, r3
 800b736:	2600      	movs	r6, #0
 800b738:	341a      	adds	r4, #26
 800b73a:	42b5      	cmp	r5, r6
 800b73c:	d11a      	bne.n	800b774 <_printf_common+0xc8>
 800b73e:	2000      	movs	r0, #0
 800b740:	e008      	b.n	800b754 <_printf_common+0xa8>
 800b742:	2301      	movs	r3, #1
 800b744:	4652      	mov	r2, sl
 800b746:	4641      	mov	r1, r8
 800b748:	4638      	mov	r0, r7
 800b74a:	47c8      	blx	r9
 800b74c:	3001      	adds	r0, #1
 800b74e:	d103      	bne.n	800b758 <_printf_common+0xac>
 800b750:	f04f 30ff 	mov.w	r0, #4294967295
 800b754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b758:	3501      	adds	r5, #1
 800b75a:	e7c6      	b.n	800b6ea <_printf_common+0x3e>
 800b75c:	18e1      	adds	r1, r4, r3
 800b75e:	1c5a      	adds	r2, r3, #1
 800b760:	2030      	movs	r0, #48	@ 0x30
 800b762:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b766:	4422      	add	r2, r4
 800b768:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b76c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b770:	3302      	adds	r3, #2
 800b772:	e7c7      	b.n	800b704 <_printf_common+0x58>
 800b774:	2301      	movs	r3, #1
 800b776:	4622      	mov	r2, r4
 800b778:	4641      	mov	r1, r8
 800b77a:	4638      	mov	r0, r7
 800b77c:	47c8      	blx	r9
 800b77e:	3001      	adds	r0, #1
 800b780:	d0e6      	beq.n	800b750 <_printf_common+0xa4>
 800b782:	3601      	adds	r6, #1
 800b784:	e7d9      	b.n	800b73a <_printf_common+0x8e>
	...

0800b788 <_printf_i>:
 800b788:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b78c:	7e0f      	ldrb	r7, [r1, #24]
 800b78e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b790:	2f78      	cmp	r7, #120	@ 0x78
 800b792:	4691      	mov	r9, r2
 800b794:	4680      	mov	r8, r0
 800b796:	460c      	mov	r4, r1
 800b798:	469a      	mov	sl, r3
 800b79a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b79e:	d807      	bhi.n	800b7b0 <_printf_i+0x28>
 800b7a0:	2f62      	cmp	r7, #98	@ 0x62
 800b7a2:	d80a      	bhi.n	800b7ba <_printf_i+0x32>
 800b7a4:	2f00      	cmp	r7, #0
 800b7a6:	f000 80d1 	beq.w	800b94c <_printf_i+0x1c4>
 800b7aa:	2f58      	cmp	r7, #88	@ 0x58
 800b7ac:	f000 80b8 	beq.w	800b920 <_printf_i+0x198>
 800b7b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b7b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b7b8:	e03a      	b.n	800b830 <_printf_i+0xa8>
 800b7ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b7be:	2b15      	cmp	r3, #21
 800b7c0:	d8f6      	bhi.n	800b7b0 <_printf_i+0x28>
 800b7c2:	a101      	add	r1, pc, #4	@ (adr r1, 800b7c8 <_printf_i+0x40>)
 800b7c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b7c8:	0800b821 	.word	0x0800b821
 800b7cc:	0800b835 	.word	0x0800b835
 800b7d0:	0800b7b1 	.word	0x0800b7b1
 800b7d4:	0800b7b1 	.word	0x0800b7b1
 800b7d8:	0800b7b1 	.word	0x0800b7b1
 800b7dc:	0800b7b1 	.word	0x0800b7b1
 800b7e0:	0800b835 	.word	0x0800b835
 800b7e4:	0800b7b1 	.word	0x0800b7b1
 800b7e8:	0800b7b1 	.word	0x0800b7b1
 800b7ec:	0800b7b1 	.word	0x0800b7b1
 800b7f0:	0800b7b1 	.word	0x0800b7b1
 800b7f4:	0800b933 	.word	0x0800b933
 800b7f8:	0800b85f 	.word	0x0800b85f
 800b7fc:	0800b8ed 	.word	0x0800b8ed
 800b800:	0800b7b1 	.word	0x0800b7b1
 800b804:	0800b7b1 	.word	0x0800b7b1
 800b808:	0800b955 	.word	0x0800b955
 800b80c:	0800b7b1 	.word	0x0800b7b1
 800b810:	0800b85f 	.word	0x0800b85f
 800b814:	0800b7b1 	.word	0x0800b7b1
 800b818:	0800b7b1 	.word	0x0800b7b1
 800b81c:	0800b8f5 	.word	0x0800b8f5
 800b820:	6833      	ldr	r3, [r6, #0]
 800b822:	1d1a      	adds	r2, r3, #4
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	6032      	str	r2, [r6, #0]
 800b828:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b82c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b830:	2301      	movs	r3, #1
 800b832:	e09c      	b.n	800b96e <_printf_i+0x1e6>
 800b834:	6833      	ldr	r3, [r6, #0]
 800b836:	6820      	ldr	r0, [r4, #0]
 800b838:	1d19      	adds	r1, r3, #4
 800b83a:	6031      	str	r1, [r6, #0]
 800b83c:	0606      	lsls	r6, r0, #24
 800b83e:	d501      	bpl.n	800b844 <_printf_i+0xbc>
 800b840:	681d      	ldr	r5, [r3, #0]
 800b842:	e003      	b.n	800b84c <_printf_i+0xc4>
 800b844:	0645      	lsls	r5, r0, #25
 800b846:	d5fb      	bpl.n	800b840 <_printf_i+0xb8>
 800b848:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b84c:	2d00      	cmp	r5, #0
 800b84e:	da03      	bge.n	800b858 <_printf_i+0xd0>
 800b850:	232d      	movs	r3, #45	@ 0x2d
 800b852:	426d      	negs	r5, r5
 800b854:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b858:	4858      	ldr	r0, [pc, #352]	@ (800b9bc <_printf_i+0x234>)
 800b85a:	230a      	movs	r3, #10
 800b85c:	e011      	b.n	800b882 <_printf_i+0xfa>
 800b85e:	6821      	ldr	r1, [r4, #0]
 800b860:	6833      	ldr	r3, [r6, #0]
 800b862:	0608      	lsls	r0, r1, #24
 800b864:	f853 5b04 	ldr.w	r5, [r3], #4
 800b868:	d402      	bmi.n	800b870 <_printf_i+0xe8>
 800b86a:	0649      	lsls	r1, r1, #25
 800b86c:	bf48      	it	mi
 800b86e:	b2ad      	uxthmi	r5, r5
 800b870:	2f6f      	cmp	r7, #111	@ 0x6f
 800b872:	4852      	ldr	r0, [pc, #328]	@ (800b9bc <_printf_i+0x234>)
 800b874:	6033      	str	r3, [r6, #0]
 800b876:	bf14      	ite	ne
 800b878:	230a      	movne	r3, #10
 800b87a:	2308      	moveq	r3, #8
 800b87c:	2100      	movs	r1, #0
 800b87e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b882:	6866      	ldr	r6, [r4, #4]
 800b884:	60a6      	str	r6, [r4, #8]
 800b886:	2e00      	cmp	r6, #0
 800b888:	db05      	blt.n	800b896 <_printf_i+0x10e>
 800b88a:	6821      	ldr	r1, [r4, #0]
 800b88c:	432e      	orrs	r6, r5
 800b88e:	f021 0104 	bic.w	r1, r1, #4
 800b892:	6021      	str	r1, [r4, #0]
 800b894:	d04b      	beq.n	800b92e <_printf_i+0x1a6>
 800b896:	4616      	mov	r6, r2
 800b898:	fbb5 f1f3 	udiv	r1, r5, r3
 800b89c:	fb03 5711 	mls	r7, r3, r1, r5
 800b8a0:	5dc7      	ldrb	r7, [r0, r7]
 800b8a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8a6:	462f      	mov	r7, r5
 800b8a8:	42bb      	cmp	r3, r7
 800b8aa:	460d      	mov	r5, r1
 800b8ac:	d9f4      	bls.n	800b898 <_printf_i+0x110>
 800b8ae:	2b08      	cmp	r3, #8
 800b8b0:	d10b      	bne.n	800b8ca <_printf_i+0x142>
 800b8b2:	6823      	ldr	r3, [r4, #0]
 800b8b4:	07df      	lsls	r7, r3, #31
 800b8b6:	d508      	bpl.n	800b8ca <_printf_i+0x142>
 800b8b8:	6923      	ldr	r3, [r4, #16]
 800b8ba:	6861      	ldr	r1, [r4, #4]
 800b8bc:	4299      	cmp	r1, r3
 800b8be:	bfde      	ittt	le
 800b8c0:	2330      	movle	r3, #48	@ 0x30
 800b8c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b8c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b8ca:	1b92      	subs	r2, r2, r6
 800b8cc:	6122      	str	r2, [r4, #16]
 800b8ce:	f8cd a000 	str.w	sl, [sp]
 800b8d2:	464b      	mov	r3, r9
 800b8d4:	aa03      	add	r2, sp, #12
 800b8d6:	4621      	mov	r1, r4
 800b8d8:	4640      	mov	r0, r8
 800b8da:	f7ff fee7 	bl	800b6ac <_printf_common>
 800b8de:	3001      	adds	r0, #1
 800b8e0:	d14a      	bne.n	800b978 <_printf_i+0x1f0>
 800b8e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8e6:	b004      	add	sp, #16
 800b8e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ec:	6823      	ldr	r3, [r4, #0]
 800b8ee:	f043 0320 	orr.w	r3, r3, #32
 800b8f2:	6023      	str	r3, [r4, #0]
 800b8f4:	4832      	ldr	r0, [pc, #200]	@ (800b9c0 <_printf_i+0x238>)
 800b8f6:	2778      	movs	r7, #120	@ 0x78
 800b8f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b8fc:	6823      	ldr	r3, [r4, #0]
 800b8fe:	6831      	ldr	r1, [r6, #0]
 800b900:	061f      	lsls	r7, r3, #24
 800b902:	f851 5b04 	ldr.w	r5, [r1], #4
 800b906:	d402      	bmi.n	800b90e <_printf_i+0x186>
 800b908:	065f      	lsls	r7, r3, #25
 800b90a:	bf48      	it	mi
 800b90c:	b2ad      	uxthmi	r5, r5
 800b90e:	6031      	str	r1, [r6, #0]
 800b910:	07d9      	lsls	r1, r3, #31
 800b912:	bf44      	itt	mi
 800b914:	f043 0320 	orrmi.w	r3, r3, #32
 800b918:	6023      	strmi	r3, [r4, #0]
 800b91a:	b11d      	cbz	r5, 800b924 <_printf_i+0x19c>
 800b91c:	2310      	movs	r3, #16
 800b91e:	e7ad      	b.n	800b87c <_printf_i+0xf4>
 800b920:	4826      	ldr	r0, [pc, #152]	@ (800b9bc <_printf_i+0x234>)
 800b922:	e7e9      	b.n	800b8f8 <_printf_i+0x170>
 800b924:	6823      	ldr	r3, [r4, #0]
 800b926:	f023 0320 	bic.w	r3, r3, #32
 800b92a:	6023      	str	r3, [r4, #0]
 800b92c:	e7f6      	b.n	800b91c <_printf_i+0x194>
 800b92e:	4616      	mov	r6, r2
 800b930:	e7bd      	b.n	800b8ae <_printf_i+0x126>
 800b932:	6833      	ldr	r3, [r6, #0]
 800b934:	6825      	ldr	r5, [r4, #0]
 800b936:	6961      	ldr	r1, [r4, #20]
 800b938:	1d18      	adds	r0, r3, #4
 800b93a:	6030      	str	r0, [r6, #0]
 800b93c:	062e      	lsls	r6, r5, #24
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	d501      	bpl.n	800b946 <_printf_i+0x1be>
 800b942:	6019      	str	r1, [r3, #0]
 800b944:	e002      	b.n	800b94c <_printf_i+0x1c4>
 800b946:	0668      	lsls	r0, r5, #25
 800b948:	d5fb      	bpl.n	800b942 <_printf_i+0x1ba>
 800b94a:	8019      	strh	r1, [r3, #0]
 800b94c:	2300      	movs	r3, #0
 800b94e:	6123      	str	r3, [r4, #16]
 800b950:	4616      	mov	r6, r2
 800b952:	e7bc      	b.n	800b8ce <_printf_i+0x146>
 800b954:	6833      	ldr	r3, [r6, #0]
 800b956:	1d1a      	adds	r2, r3, #4
 800b958:	6032      	str	r2, [r6, #0]
 800b95a:	681e      	ldr	r6, [r3, #0]
 800b95c:	6862      	ldr	r2, [r4, #4]
 800b95e:	2100      	movs	r1, #0
 800b960:	4630      	mov	r0, r6
 800b962:	f7f4 fcbd 	bl	80002e0 <memchr>
 800b966:	b108      	cbz	r0, 800b96c <_printf_i+0x1e4>
 800b968:	1b80      	subs	r0, r0, r6
 800b96a:	6060      	str	r0, [r4, #4]
 800b96c:	6863      	ldr	r3, [r4, #4]
 800b96e:	6123      	str	r3, [r4, #16]
 800b970:	2300      	movs	r3, #0
 800b972:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b976:	e7aa      	b.n	800b8ce <_printf_i+0x146>
 800b978:	6923      	ldr	r3, [r4, #16]
 800b97a:	4632      	mov	r2, r6
 800b97c:	4649      	mov	r1, r9
 800b97e:	4640      	mov	r0, r8
 800b980:	47d0      	blx	sl
 800b982:	3001      	adds	r0, #1
 800b984:	d0ad      	beq.n	800b8e2 <_printf_i+0x15a>
 800b986:	6823      	ldr	r3, [r4, #0]
 800b988:	079b      	lsls	r3, r3, #30
 800b98a:	d413      	bmi.n	800b9b4 <_printf_i+0x22c>
 800b98c:	68e0      	ldr	r0, [r4, #12]
 800b98e:	9b03      	ldr	r3, [sp, #12]
 800b990:	4298      	cmp	r0, r3
 800b992:	bfb8      	it	lt
 800b994:	4618      	movlt	r0, r3
 800b996:	e7a6      	b.n	800b8e6 <_printf_i+0x15e>
 800b998:	2301      	movs	r3, #1
 800b99a:	4632      	mov	r2, r6
 800b99c:	4649      	mov	r1, r9
 800b99e:	4640      	mov	r0, r8
 800b9a0:	47d0      	blx	sl
 800b9a2:	3001      	adds	r0, #1
 800b9a4:	d09d      	beq.n	800b8e2 <_printf_i+0x15a>
 800b9a6:	3501      	adds	r5, #1
 800b9a8:	68e3      	ldr	r3, [r4, #12]
 800b9aa:	9903      	ldr	r1, [sp, #12]
 800b9ac:	1a5b      	subs	r3, r3, r1
 800b9ae:	42ab      	cmp	r3, r5
 800b9b0:	dcf2      	bgt.n	800b998 <_printf_i+0x210>
 800b9b2:	e7eb      	b.n	800b98c <_printf_i+0x204>
 800b9b4:	2500      	movs	r5, #0
 800b9b6:	f104 0619 	add.w	r6, r4, #25
 800b9ba:	e7f5      	b.n	800b9a8 <_printf_i+0x220>
 800b9bc:	0800f7ba 	.word	0x0800f7ba
 800b9c0:	0800f7cb 	.word	0x0800f7cb

0800b9c4 <_scanf_float>:
 800b9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c8:	b087      	sub	sp, #28
 800b9ca:	4691      	mov	r9, r2
 800b9cc:	9303      	str	r3, [sp, #12]
 800b9ce:	688b      	ldr	r3, [r1, #8]
 800b9d0:	1e5a      	subs	r2, r3, #1
 800b9d2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b9d6:	bf81      	itttt	hi
 800b9d8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b9dc:	eb03 0b05 	addhi.w	fp, r3, r5
 800b9e0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b9e4:	608b      	strhi	r3, [r1, #8]
 800b9e6:	680b      	ldr	r3, [r1, #0]
 800b9e8:	460a      	mov	r2, r1
 800b9ea:	f04f 0500 	mov.w	r5, #0
 800b9ee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b9f2:	f842 3b1c 	str.w	r3, [r2], #28
 800b9f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b9fa:	4680      	mov	r8, r0
 800b9fc:	460c      	mov	r4, r1
 800b9fe:	bf98      	it	ls
 800ba00:	f04f 0b00 	movls.w	fp, #0
 800ba04:	9201      	str	r2, [sp, #4]
 800ba06:	4616      	mov	r6, r2
 800ba08:	46aa      	mov	sl, r5
 800ba0a:	462f      	mov	r7, r5
 800ba0c:	9502      	str	r5, [sp, #8]
 800ba0e:	68a2      	ldr	r2, [r4, #8]
 800ba10:	b15a      	cbz	r2, 800ba2a <_scanf_float+0x66>
 800ba12:	f8d9 3000 	ldr.w	r3, [r9]
 800ba16:	781b      	ldrb	r3, [r3, #0]
 800ba18:	2b4e      	cmp	r3, #78	@ 0x4e
 800ba1a:	d863      	bhi.n	800bae4 <_scanf_float+0x120>
 800ba1c:	2b40      	cmp	r3, #64	@ 0x40
 800ba1e:	d83b      	bhi.n	800ba98 <_scanf_float+0xd4>
 800ba20:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ba24:	b2c8      	uxtb	r0, r1
 800ba26:	280e      	cmp	r0, #14
 800ba28:	d939      	bls.n	800ba9e <_scanf_float+0xda>
 800ba2a:	b11f      	cbz	r7, 800ba34 <_scanf_float+0x70>
 800ba2c:	6823      	ldr	r3, [r4, #0]
 800ba2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba32:	6023      	str	r3, [r4, #0]
 800ba34:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba38:	f1ba 0f01 	cmp.w	sl, #1
 800ba3c:	f200 8114 	bhi.w	800bc68 <_scanf_float+0x2a4>
 800ba40:	9b01      	ldr	r3, [sp, #4]
 800ba42:	429e      	cmp	r6, r3
 800ba44:	f200 8105 	bhi.w	800bc52 <_scanf_float+0x28e>
 800ba48:	2001      	movs	r0, #1
 800ba4a:	b007      	add	sp, #28
 800ba4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba50:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ba54:	2a0d      	cmp	r2, #13
 800ba56:	d8e8      	bhi.n	800ba2a <_scanf_float+0x66>
 800ba58:	a101      	add	r1, pc, #4	@ (adr r1, 800ba60 <_scanf_float+0x9c>)
 800ba5a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ba5e:	bf00      	nop
 800ba60:	0800bba9 	.word	0x0800bba9
 800ba64:	0800ba2b 	.word	0x0800ba2b
 800ba68:	0800ba2b 	.word	0x0800ba2b
 800ba6c:	0800ba2b 	.word	0x0800ba2b
 800ba70:	0800bc05 	.word	0x0800bc05
 800ba74:	0800bbdf 	.word	0x0800bbdf
 800ba78:	0800ba2b 	.word	0x0800ba2b
 800ba7c:	0800ba2b 	.word	0x0800ba2b
 800ba80:	0800bbb7 	.word	0x0800bbb7
 800ba84:	0800ba2b 	.word	0x0800ba2b
 800ba88:	0800ba2b 	.word	0x0800ba2b
 800ba8c:	0800ba2b 	.word	0x0800ba2b
 800ba90:	0800ba2b 	.word	0x0800ba2b
 800ba94:	0800bb73 	.word	0x0800bb73
 800ba98:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ba9c:	e7da      	b.n	800ba54 <_scanf_float+0x90>
 800ba9e:	290e      	cmp	r1, #14
 800baa0:	d8c3      	bhi.n	800ba2a <_scanf_float+0x66>
 800baa2:	a001      	add	r0, pc, #4	@ (adr r0, 800baa8 <_scanf_float+0xe4>)
 800baa4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800baa8:	0800bb63 	.word	0x0800bb63
 800baac:	0800ba2b 	.word	0x0800ba2b
 800bab0:	0800bb63 	.word	0x0800bb63
 800bab4:	0800bbf3 	.word	0x0800bbf3
 800bab8:	0800ba2b 	.word	0x0800ba2b
 800babc:	0800bb05 	.word	0x0800bb05
 800bac0:	0800bb49 	.word	0x0800bb49
 800bac4:	0800bb49 	.word	0x0800bb49
 800bac8:	0800bb49 	.word	0x0800bb49
 800bacc:	0800bb49 	.word	0x0800bb49
 800bad0:	0800bb49 	.word	0x0800bb49
 800bad4:	0800bb49 	.word	0x0800bb49
 800bad8:	0800bb49 	.word	0x0800bb49
 800badc:	0800bb49 	.word	0x0800bb49
 800bae0:	0800bb49 	.word	0x0800bb49
 800bae4:	2b6e      	cmp	r3, #110	@ 0x6e
 800bae6:	d809      	bhi.n	800bafc <_scanf_float+0x138>
 800bae8:	2b60      	cmp	r3, #96	@ 0x60
 800baea:	d8b1      	bhi.n	800ba50 <_scanf_float+0x8c>
 800baec:	2b54      	cmp	r3, #84	@ 0x54
 800baee:	d07b      	beq.n	800bbe8 <_scanf_float+0x224>
 800baf0:	2b59      	cmp	r3, #89	@ 0x59
 800baf2:	d19a      	bne.n	800ba2a <_scanf_float+0x66>
 800baf4:	2d07      	cmp	r5, #7
 800baf6:	d198      	bne.n	800ba2a <_scanf_float+0x66>
 800baf8:	2508      	movs	r5, #8
 800bafa:	e02f      	b.n	800bb5c <_scanf_float+0x198>
 800bafc:	2b74      	cmp	r3, #116	@ 0x74
 800bafe:	d073      	beq.n	800bbe8 <_scanf_float+0x224>
 800bb00:	2b79      	cmp	r3, #121	@ 0x79
 800bb02:	e7f6      	b.n	800baf2 <_scanf_float+0x12e>
 800bb04:	6821      	ldr	r1, [r4, #0]
 800bb06:	05c8      	lsls	r0, r1, #23
 800bb08:	d51e      	bpl.n	800bb48 <_scanf_float+0x184>
 800bb0a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800bb0e:	6021      	str	r1, [r4, #0]
 800bb10:	3701      	adds	r7, #1
 800bb12:	f1bb 0f00 	cmp.w	fp, #0
 800bb16:	d003      	beq.n	800bb20 <_scanf_float+0x15c>
 800bb18:	3201      	adds	r2, #1
 800bb1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb1e:	60a2      	str	r2, [r4, #8]
 800bb20:	68a3      	ldr	r3, [r4, #8]
 800bb22:	3b01      	subs	r3, #1
 800bb24:	60a3      	str	r3, [r4, #8]
 800bb26:	6923      	ldr	r3, [r4, #16]
 800bb28:	3301      	adds	r3, #1
 800bb2a:	6123      	str	r3, [r4, #16]
 800bb2c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bb30:	3b01      	subs	r3, #1
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	f8c9 3004 	str.w	r3, [r9, #4]
 800bb38:	f340 8082 	ble.w	800bc40 <_scanf_float+0x27c>
 800bb3c:	f8d9 3000 	ldr.w	r3, [r9]
 800bb40:	3301      	adds	r3, #1
 800bb42:	f8c9 3000 	str.w	r3, [r9]
 800bb46:	e762      	b.n	800ba0e <_scanf_float+0x4a>
 800bb48:	eb1a 0105 	adds.w	r1, sl, r5
 800bb4c:	f47f af6d 	bne.w	800ba2a <_scanf_float+0x66>
 800bb50:	6822      	ldr	r2, [r4, #0]
 800bb52:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800bb56:	6022      	str	r2, [r4, #0]
 800bb58:	460d      	mov	r5, r1
 800bb5a:	468a      	mov	sl, r1
 800bb5c:	f806 3b01 	strb.w	r3, [r6], #1
 800bb60:	e7de      	b.n	800bb20 <_scanf_float+0x15c>
 800bb62:	6822      	ldr	r2, [r4, #0]
 800bb64:	0610      	lsls	r0, r2, #24
 800bb66:	f57f af60 	bpl.w	800ba2a <_scanf_float+0x66>
 800bb6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bb6e:	6022      	str	r2, [r4, #0]
 800bb70:	e7f4      	b.n	800bb5c <_scanf_float+0x198>
 800bb72:	f1ba 0f00 	cmp.w	sl, #0
 800bb76:	d10c      	bne.n	800bb92 <_scanf_float+0x1ce>
 800bb78:	b977      	cbnz	r7, 800bb98 <_scanf_float+0x1d4>
 800bb7a:	6822      	ldr	r2, [r4, #0]
 800bb7c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bb80:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bb84:	d108      	bne.n	800bb98 <_scanf_float+0x1d4>
 800bb86:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bb8a:	6022      	str	r2, [r4, #0]
 800bb8c:	f04f 0a01 	mov.w	sl, #1
 800bb90:	e7e4      	b.n	800bb5c <_scanf_float+0x198>
 800bb92:	f1ba 0f02 	cmp.w	sl, #2
 800bb96:	d050      	beq.n	800bc3a <_scanf_float+0x276>
 800bb98:	2d01      	cmp	r5, #1
 800bb9a:	d002      	beq.n	800bba2 <_scanf_float+0x1de>
 800bb9c:	2d04      	cmp	r5, #4
 800bb9e:	f47f af44 	bne.w	800ba2a <_scanf_float+0x66>
 800bba2:	3501      	adds	r5, #1
 800bba4:	b2ed      	uxtb	r5, r5
 800bba6:	e7d9      	b.n	800bb5c <_scanf_float+0x198>
 800bba8:	f1ba 0f01 	cmp.w	sl, #1
 800bbac:	f47f af3d 	bne.w	800ba2a <_scanf_float+0x66>
 800bbb0:	f04f 0a02 	mov.w	sl, #2
 800bbb4:	e7d2      	b.n	800bb5c <_scanf_float+0x198>
 800bbb6:	b975      	cbnz	r5, 800bbd6 <_scanf_float+0x212>
 800bbb8:	2f00      	cmp	r7, #0
 800bbba:	f47f af37 	bne.w	800ba2c <_scanf_float+0x68>
 800bbbe:	6822      	ldr	r2, [r4, #0]
 800bbc0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bbc4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bbc8:	f040 80fc 	bne.w	800bdc4 <_scanf_float+0x400>
 800bbcc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bbd0:	6022      	str	r2, [r4, #0]
 800bbd2:	2501      	movs	r5, #1
 800bbd4:	e7c2      	b.n	800bb5c <_scanf_float+0x198>
 800bbd6:	2d03      	cmp	r5, #3
 800bbd8:	d0e3      	beq.n	800bba2 <_scanf_float+0x1de>
 800bbda:	2d05      	cmp	r5, #5
 800bbdc:	e7df      	b.n	800bb9e <_scanf_float+0x1da>
 800bbde:	2d02      	cmp	r5, #2
 800bbe0:	f47f af23 	bne.w	800ba2a <_scanf_float+0x66>
 800bbe4:	2503      	movs	r5, #3
 800bbe6:	e7b9      	b.n	800bb5c <_scanf_float+0x198>
 800bbe8:	2d06      	cmp	r5, #6
 800bbea:	f47f af1e 	bne.w	800ba2a <_scanf_float+0x66>
 800bbee:	2507      	movs	r5, #7
 800bbf0:	e7b4      	b.n	800bb5c <_scanf_float+0x198>
 800bbf2:	6822      	ldr	r2, [r4, #0]
 800bbf4:	0591      	lsls	r1, r2, #22
 800bbf6:	f57f af18 	bpl.w	800ba2a <_scanf_float+0x66>
 800bbfa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800bbfe:	6022      	str	r2, [r4, #0]
 800bc00:	9702      	str	r7, [sp, #8]
 800bc02:	e7ab      	b.n	800bb5c <_scanf_float+0x198>
 800bc04:	6822      	ldr	r2, [r4, #0]
 800bc06:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800bc0a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800bc0e:	d005      	beq.n	800bc1c <_scanf_float+0x258>
 800bc10:	0550      	lsls	r0, r2, #21
 800bc12:	f57f af0a 	bpl.w	800ba2a <_scanf_float+0x66>
 800bc16:	2f00      	cmp	r7, #0
 800bc18:	f000 80d4 	beq.w	800bdc4 <_scanf_float+0x400>
 800bc1c:	0591      	lsls	r1, r2, #22
 800bc1e:	bf58      	it	pl
 800bc20:	9902      	ldrpl	r1, [sp, #8]
 800bc22:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bc26:	bf58      	it	pl
 800bc28:	1a79      	subpl	r1, r7, r1
 800bc2a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800bc2e:	bf58      	it	pl
 800bc30:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bc34:	6022      	str	r2, [r4, #0]
 800bc36:	2700      	movs	r7, #0
 800bc38:	e790      	b.n	800bb5c <_scanf_float+0x198>
 800bc3a:	f04f 0a03 	mov.w	sl, #3
 800bc3e:	e78d      	b.n	800bb5c <_scanf_float+0x198>
 800bc40:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bc44:	4649      	mov	r1, r9
 800bc46:	4640      	mov	r0, r8
 800bc48:	4798      	blx	r3
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	f43f aedf 	beq.w	800ba0e <_scanf_float+0x4a>
 800bc50:	e6eb      	b.n	800ba2a <_scanf_float+0x66>
 800bc52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bc56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bc5a:	464a      	mov	r2, r9
 800bc5c:	4640      	mov	r0, r8
 800bc5e:	4798      	blx	r3
 800bc60:	6923      	ldr	r3, [r4, #16]
 800bc62:	3b01      	subs	r3, #1
 800bc64:	6123      	str	r3, [r4, #16]
 800bc66:	e6eb      	b.n	800ba40 <_scanf_float+0x7c>
 800bc68:	1e6b      	subs	r3, r5, #1
 800bc6a:	2b06      	cmp	r3, #6
 800bc6c:	d824      	bhi.n	800bcb8 <_scanf_float+0x2f4>
 800bc6e:	2d02      	cmp	r5, #2
 800bc70:	d836      	bhi.n	800bce0 <_scanf_float+0x31c>
 800bc72:	9b01      	ldr	r3, [sp, #4]
 800bc74:	429e      	cmp	r6, r3
 800bc76:	f67f aee7 	bls.w	800ba48 <_scanf_float+0x84>
 800bc7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bc7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bc82:	464a      	mov	r2, r9
 800bc84:	4640      	mov	r0, r8
 800bc86:	4798      	blx	r3
 800bc88:	6923      	ldr	r3, [r4, #16]
 800bc8a:	3b01      	subs	r3, #1
 800bc8c:	6123      	str	r3, [r4, #16]
 800bc8e:	e7f0      	b.n	800bc72 <_scanf_float+0x2ae>
 800bc90:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bc94:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800bc98:	464a      	mov	r2, r9
 800bc9a:	4640      	mov	r0, r8
 800bc9c:	4798      	blx	r3
 800bc9e:	6923      	ldr	r3, [r4, #16]
 800bca0:	3b01      	subs	r3, #1
 800bca2:	6123      	str	r3, [r4, #16]
 800bca4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bca8:	fa5f fa8a 	uxtb.w	sl, sl
 800bcac:	f1ba 0f02 	cmp.w	sl, #2
 800bcb0:	d1ee      	bne.n	800bc90 <_scanf_float+0x2cc>
 800bcb2:	3d03      	subs	r5, #3
 800bcb4:	b2ed      	uxtb	r5, r5
 800bcb6:	1b76      	subs	r6, r6, r5
 800bcb8:	6823      	ldr	r3, [r4, #0]
 800bcba:	05da      	lsls	r2, r3, #23
 800bcbc:	d530      	bpl.n	800bd20 <_scanf_float+0x35c>
 800bcbe:	055b      	lsls	r3, r3, #21
 800bcc0:	d511      	bpl.n	800bce6 <_scanf_float+0x322>
 800bcc2:	9b01      	ldr	r3, [sp, #4]
 800bcc4:	429e      	cmp	r6, r3
 800bcc6:	f67f aebf 	bls.w	800ba48 <_scanf_float+0x84>
 800bcca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bcce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bcd2:	464a      	mov	r2, r9
 800bcd4:	4640      	mov	r0, r8
 800bcd6:	4798      	blx	r3
 800bcd8:	6923      	ldr	r3, [r4, #16]
 800bcda:	3b01      	subs	r3, #1
 800bcdc:	6123      	str	r3, [r4, #16]
 800bcde:	e7f0      	b.n	800bcc2 <_scanf_float+0x2fe>
 800bce0:	46aa      	mov	sl, r5
 800bce2:	46b3      	mov	fp, r6
 800bce4:	e7de      	b.n	800bca4 <_scanf_float+0x2e0>
 800bce6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bcea:	6923      	ldr	r3, [r4, #16]
 800bcec:	2965      	cmp	r1, #101	@ 0x65
 800bcee:	f103 33ff 	add.w	r3, r3, #4294967295
 800bcf2:	f106 35ff 	add.w	r5, r6, #4294967295
 800bcf6:	6123      	str	r3, [r4, #16]
 800bcf8:	d00c      	beq.n	800bd14 <_scanf_float+0x350>
 800bcfa:	2945      	cmp	r1, #69	@ 0x45
 800bcfc:	d00a      	beq.n	800bd14 <_scanf_float+0x350>
 800bcfe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bd02:	464a      	mov	r2, r9
 800bd04:	4640      	mov	r0, r8
 800bd06:	4798      	blx	r3
 800bd08:	6923      	ldr	r3, [r4, #16]
 800bd0a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bd0e:	3b01      	subs	r3, #1
 800bd10:	1eb5      	subs	r5, r6, #2
 800bd12:	6123      	str	r3, [r4, #16]
 800bd14:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bd18:	464a      	mov	r2, r9
 800bd1a:	4640      	mov	r0, r8
 800bd1c:	4798      	blx	r3
 800bd1e:	462e      	mov	r6, r5
 800bd20:	6822      	ldr	r2, [r4, #0]
 800bd22:	f012 0210 	ands.w	r2, r2, #16
 800bd26:	d001      	beq.n	800bd2c <_scanf_float+0x368>
 800bd28:	2000      	movs	r0, #0
 800bd2a:	e68e      	b.n	800ba4a <_scanf_float+0x86>
 800bd2c:	7032      	strb	r2, [r6, #0]
 800bd2e:	6823      	ldr	r3, [r4, #0]
 800bd30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bd34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd38:	d123      	bne.n	800bd82 <_scanf_float+0x3be>
 800bd3a:	9b02      	ldr	r3, [sp, #8]
 800bd3c:	429f      	cmp	r7, r3
 800bd3e:	d00a      	beq.n	800bd56 <_scanf_float+0x392>
 800bd40:	1bda      	subs	r2, r3, r7
 800bd42:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bd46:	429e      	cmp	r6, r3
 800bd48:	bf28      	it	cs
 800bd4a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bd4e:	491e      	ldr	r1, [pc, #120]	@ (800bdc8 <_scanf_float+0x404>)
 800bd50:	4630      	mov	r0, r6
 800bd52:	f000 f8ff 	bl	800bf54 <siprintf>
 800bd56:	9901      	ldr	r1, [sp, #4]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	4640      	mov	r0, r8
 800bd5c:	f002 fb96 	bl	800e48c <_strtod_r>
 800bd60:	9b03      	ldr	r3, [sp, #12]
 800bd62:	6821      	ldr	r1, [r4, #0]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f011 0f02 	tst.w	r1, #2
 800bd6a:	f103 0204 	add.w	r2, r3, #4
 800bd6e:	d015      	beq.n	800bd9c <_scanf_float+0x3d8>
 800bd70:	9903      	ldr	r1, [sp, #12]
 800bd72:	600a      	str	r2, [r1, #0]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	ed83 0b00 	vstr	d0, [r3]
 800bd7a:	68e3      	ldr	r3, [r4, #12]
 800bd7c:	3301      	adds	r3, #1
 800bd7e:	60e3      	str	r3, [r4, #12]
 800bd80:	e7d2      	b.n	800bd28 <_scanf_float+0x364>
 800bd82:	9b04      	ldr	r3, [sp, #16]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d0e6      	beq.n	800bd56 <_scanf_float+0x392>
 800bd88:	9905      	ldr	r1, [sp, #20]
 800bd8a:	230a      	movs	r3, #10
 800bd8c:	3101      	adds	r1, #1
 800bd8e:	4640      	mov	r0, r8
 800bd90:	f002 fbfc 	bl	800e58c <_strtol_r>
 800bd94:	9b04      	ldr	r3, [sp, #16]
 800bd96:	9e05      	ldr	r6, [sp, #20]
 800bd98:	1ac2      	subs	r2, r0, r3
 800bd9a:	e7d2      	b.n	800bd42 <_scanf_float+0x37e>
 800bd9c:	f011 0f04 	tst.w	r1, #4
 800bda0:	9903      	ldr	r1, [sp, #12]
 800bda2:	600a      	str	r2, [r1, #0]
 800bda4:	d1e6      	bne.n	800bd74 <_scanf_float+0x3b0>
 800bda6:	eeb4 0b40 	vcmp.f64	d0, d0
 800bdaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdae:	681d      	ldr	r5, [r3, #0]
 800bdb0:	d705      	bvc.n	800bdbe <_scanf_float+0x3fa>
 800bdb2:	4806      	ldr	r0, [pc, #24]	@ (800bdcc <_scanf_float+0x408>)
 800bdb4:	f000 fa20 	bl	800c1f8 <nanf>
 800bdb8:	ed85 0a00 	vstr	s0, [r5]
 800bdbc:	e7dd      	b.n	800bd7a <_scanf_float+0x3b6>
 800bdbe:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800bdc2:	e7f9      	b.n	800bdb8 <_scanf_float+0x3f4>
 800bdc4:	2700      	movs	r7, #0
 800bdc6:	e635      	b.n	800ba34 <_scanf_float+0x70>
 800bdc8:	0800f7dc 	.word	0x0800f7dc
 800bdcc:	0800f91d 	.word	0x0800f91d

0800bdd0 <std>:
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	b510      	push	{r4, lr}
 800bdd4:	4604      	mov	r4, r0
 800bdd6:	e9c0 3300 	strd	r3, r3, [r0]
 800bdda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bdde:	6083      	str	r3, [r0, #8]
 800bde0:	8181      	strh	r1, [r0, #12]
 800bde2:	6643      	str	r3, [r0, #100]	@ 0x64
 800bde4:	81c2      	strh	r2, [r0, #14]
 800bde6:	6183      	str	r3, [r0, #24]
 800bde8:	4619      	mov	r1, r3
 800bdea:	2208      	movs	r2, #8
 800bdec:	305c      	adds	r0, #92	@ 0x5c
 800bdee:	f000 f916 	bl	800c01e <memset>
 800bdf2:	4b0d      	ldr	r3, [pc, #52]	@ (800be28 <std+0x58>)
 800bdf4:	6263      	str	r3, [r4, #36]	@ 0x24
 800bdf6:	4b0d      	ldr	r3, [pc, #52]	@ (800be2c <std+0x5c>)
 800bdf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bdfa:	4b0d      	ldr	r3, [pc, #52]	@ (800be30 <std+0x60>)
 800bdfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bdfe:	4b0d      	ldr	r3, [pc, #52]	@ (800be34 <std+0x64>)
 800be00:	6323      	str	r3, [r4, #48]	@ 0x30
 800be02:	4b0d      	ldr	r3, [pc, #52]	@ (800be38 <std+0x68>)
 800be04:	6224      	str	r4, [r4, #32]
 800be06:	429c      	cmp	r4, r3
 800be08:	d006      	beq.n	800be18 <std+0x48>
 800be0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800be0e:	4294      	cmp	r4, r2
 800be10:	d002      	beq.n	800be18 <std+0x48>
 800be12:	33d0      	adds	r3, #208	@ 0xd0
 800be14:	429c      	cmp	r4, r3
 800be16:	d105      	bne.n	800be24 <std+0x54>
 800be18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800be1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be20:	f000 b9d8 	b.w	800c1d4 <__retarget_lock_init_recursive>
 800be24:	bd10      	pop	{r4, pc}
 800be26:	bf00      	nop
 800be28:	0800bf99 	.word	0x0800bf99
 800be2c:	0800bfbb 	.word	0x0800bfbb
 800be30:	0800bff3 	.word	0x0800bff3
 800be34:	0800c017 	.word	0x0800c017
 800be38:	24004f44 	.word	0x24004f44

0800be3c <stdio_exit_handler>:
 800be3c:	4a02      	ldr	r2, [pc, #8]	@ (800be48 <stdio_exit_handler+0xc>)
 800be3e:	4903      	ldr	r1, [pc, #12]	@ (800be4c <stdio_exit_handler+0x10>)
 800be40:	4803      	ldr	r0, [pc, #12]	@ (800be50 <stdio_exit_handler+0x14>)
 800be42:	f000 b869 	b.w	800bf18 <_fwalk_sglue>
 800be46:	bf00      	nop
 800be48:	24000014 	.word	0x24000014
 800be4c:	0800e949 	.word	0x0800e949
 800be50:	24000024 	.word	0x24000024

0800be54 <cleanup_stdio>:
 800be54:	6841      	ldr	r1, [r0, #4]
 800be56:	4b0c      	ldr	r3, [pc, #48]	@ (800be88 <cleanup_stdio+0x34>)
 800be58:	4299      	cmp	r1, r3
 800be5a:	b510      	push	{r4, lr}
 800be5c:	4604      	mov	r4, r0
 800be5e:	d001      	beq.n	800be64 <cleanup_stdio+0x10>
 800be60:	f002 fd72 	bl	800e948 <_fflush_r>
 800be64:	68a1      	ldr	r1, [r4, #8]
 800be66:	4b09      	ldr	r3, [pc, #36]	@ (800be8c <cleanup_stdio+0x38>)
 800be68:	4299      	cmp	r1, r3
 800be6a:	d002      	beq.n	800be72 <cleanup_stdio+0x1e>
 800be6c:	4620      	mov	r0, r4
 800be6e:	f002 fd6b 	bl	800e948 <_fflush_r>
 800be72:	68e1      	ldr	r1, [r4, #12]
 800be74:	4b06      	ldr	r3, [pc, #24]	@ (800be90 <cleanup_stdio+0x3c>)
 800be76:	4299      	cmp	r1, r3
 800be78:	d004      	beq.n	800be84 <cleanup_stdio+0x30>
 800be7a:	4620      	mov	r0, r4
 800be7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be80:	f002 bd62 	b.w	800e948 <_fflush_r>
 800be84:	bd10      	pop	{r4, pc}
 800be86:	bf00      	nop
 800be88:	24004f44 	.word	0x24004f44
 800be8c:	24004fac 	.word	0x24004fac
 800be90:	24005014 	.word	0x24005014

0800be94 <global_stdio_init.part.0>:
 800be94:	b510      	push	{r4, lr}
 800be96:	4b0b      	ldr	r3, [pc, #44]	@ (800bec4 <global_stdio_init.part.0+0x30>)
 800be98:	4c0b      	ldr	r4, [pc, #44]	@ (800bec8 <global_stdio_init.part.0+0x34>)
 800be9a:	4a0c      	ldr	r2, [pc, #48]	@ (800becc <global_stdio_init.part.0+0x38>)
 800be9c:	601a      	str	r2, [r3, #0]
 800be9e:	4620      	mov	r0, r4
 800bea0:	2200      	movs	r2, #0
 800bea2:	2104      	movs	r1, #4
 800bea4:	f7ff ff94 	bl	800bdd0 <std>
 800bea8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800beac:	2201      	movs	r2, #1
 800beae:	2109      	movs	r1, #9
 800beb0:	f7ff ff8e 	bl	800bdd0 <std>
 800beb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800beb8:	2202      	movs	r2, #2
 800beba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bebe:	2112      	movs	r1, #18
 800bec0:	f7ff bf86 	b.w	800bdd0 <std>
 800bec4:	2400507c 	.word	0x2400507c
 800bec8:	24004f44 	.word	0x24004f44
 800becc:	0800be3d 	.word	0x0800be3d

0800bed0 <__sfp_lock_acquire>:
 800bed0:	4801      	ldr	r0, [pc, #4]	@ (800bed8 <__sfp_lock_acquire+0x8>)
 800bed2:	f000 b980 	b.w	800c1d6 <__retarget_lock_acquire_recursive>
 800bed6:	bf00      	nop
 800bed8:	24005085 	.word	0x24005085

0800bedc <__sfp_lock_release>:
 800bedc:	4801      	ldr	r0, [pc, #4]	@ (800bee4 <__sfp_lock_release+0x8>)
 800bede:	f000 b97b 	b.w	800c1d8 <__retarget_lock_release_recursive>
 800bee2:	bf00      	nop
 800bee4:	24005085 	.word	0x24005085

0800bee8 <__sinit>:
 800bee8:	b510      	push	{r4, lr}
 800beea:	4604      	mov	r4, r0
 800beec:	f7ff fff0 	bl	800bed0 <__sfp_lock_acquire>
 800bef0:	6a23      	ldr	r3, [r4, #32]
 800bef2:	b11b      	cbz	r3, 800befc <__sinit+0x14>
 800bef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bef8:	f7ff bff0 	b.w	800bedc <__sfp_lock_release>
 800befc:	4b04      	ldr	r3, [pc, #16]	@ (800bf10 <__sinit+0x28>)
 800befe:	6223      	str	r3, [r4, #32]
 800bf00:	4b04      	ldr	r3, [pc, #16]	@ (800bf14 <__sinit+0x2c>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d1f5      	bne.n	800bef4 <__sinit+0xc>
 800bf08:	f7ff ffc4 	bl	800be94 <global_stdio_init.part.0>
 800bf0c:	e7f2      	b.n	800bef4 <__sinit+0xc>
 800bf0e:	bf00      	nop
 800bf10:	0800be55 	.word	0x0800be55
 800bf14:	2400507c 	.word	0x2400507c

0800bf18 <_fwalk_sglue>:
 800bf18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf1c:	4607      	mov	r7, r0
 800bf1e:	4688      	mov	r8, r1
 800bf20:	4614      	mov	r4, r2
 800bf22:	2600      	movs	r6, #0
 800bf24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bf28:	f1b9 0901 	subs.w	r9, r9, #1
 800bf2c:	d505      	bpl.n	800bf3a <_fwalk_sglue+0x22>
 800bf2e:	6824      	ldr	r4, [r4, #0]
 800bf30:	2c00      	cmp	r4, #0
 800bf32:	d1f7      	bne.n	800bf24 <_fwalk_sglue+0xc>
 800bf34:	4630      	mov	r0, r6
 800bf36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf3a:	89ab      	ldrh	r3, [r5, #12]
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d907      	bls.n	800bf50 <_fwalk_sglue+0x38>
 800bf40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bf44:	3301      	adds	r3, #1
 800bf46:	d003      	beq.n	800bf50 <_fwalk_sglue+0x38>
 800bf48:	4629      	mov	r1, r5
 800bf4a:	4638      	mov	r0, r7
 800bf4c:	47c0      	blx	r8
 800bf4e:	4306      	orrs	r6, r0
 800bf50:	3568      	adds	r5, #104	@ 0x68
 800bf52:	e7e9      	b.n	800bf28 <_fwalk_sglue+0x10>

0800bf54 <siprintf>:
 800bf54:	b40e      	push	{r1, r2, r3}
 800bf56:	b510      	push	{r4, lr}
 800bf58:	b09d      	sub	sp, #116	@ 0x74
 800bf5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bf5c:	9002      	str	r0, [sp, #8]
 800bf5e:	9006      	str	r0, [sp, #24]
 800bf60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bf64:	480a      	ldr	r0, [pc, #40]	@ (800bf90 <siprintf+0x3c>)
 800bf66:	9107      	str	r1, [sp, #28]
 800bf68:	9104      	str	r1, [sp, #16]
 800bf6a:	490a      	ldr	r1, [pc, #40]	@ (800bf94 <siprintf+0x40>)
 800bf6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf70:	9105      	str	r1, [sp, #20]
 800bf72:	2400      	movs	r4, #0
 800bf74:	a902      	add	r1, sp, #8
 800bf76:	6800      	ldr	r0, [r0, #0]
 800bf78:	9301      	str	r3, [sp, #4]
 800bf7a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bf7c:	f002 fb64 	bl	800e648 <_svfiprintf_r>
 800bf80:	9b02      	ldr	r3, [sp, #8]
 800bf82:	701c      	strb	r4, [r3, #0]
 800bf84:	b01d      	add	sp, #116	@ 0x74
 800bf86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf8a:	b003      	add	sp, #12
 800bf8c:	4770      	bx	lr
 800bf8e:	bf00      	nop
 800bf90:	24000020 	.word	0x24000020
 800bf94:	ffff0208 	.word	0xffff0208

0800bf98 <__sread>:
 800bf98:	b510      	push	{r4, lr}
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfa0:	f000 f8ca 	bl	800c138 <_read_r>
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	bfab      	itete	ge
 800bfa8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bfaa:	89a3      	ldrhlt	r3, [r4, #12]
 800bfac:	181b      	addge	r3, r3, r0
 800bfae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bfb2:	bfac      	ite	ge
 800bfb4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bfb6:	81a3      	strhlt	r3, [r4, #12]
 800bfb8:	bd10      	pop	{r4, pc}

0800bfba <__swrite>:
 800bfba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfbe:	461f      	mov	r7, r3
 800bfc0:	898b      	ldrh	r3, [r1, #12]
 800bfc2:	05db      	lsls	r3, r3, #23
 800bfc4:	4605      	mov	r5, r0
 800bfc6:	460c      	mov	r4, r1
 800bfc8:	4616      	mov	r6, r2
 800bfca:	d505      	bpl.n	800bfd8 <__swrite+0x1e>
 800bfcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfd0:	2302      	movs	r3, #2
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	f000 f89e 	bl	800c114 <_lseek_r>
 800bfd8:	89a3      	ldrh	r3, [r4, #12]
 800bfda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bfe2:	81a3      	strh	r3, [r4, #12]
 800bfe4:	4632      	mov	r2, r6
 800bfe6:	463b      	mov	r3, r7
 800bfe8:	4628      	mov	r0, r5
 800bfea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfee:	f000 b8b5 	b.w	800c15c <_write_r>

0800bff2 <__sseek>:
 800bff2:	b510      	push	{r4, lr}
 800bff4:	460c      	mov	r4, r1
 800bff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bffa:	f000 f88b 	bl	800c114 <_lseek_r>
 800bffe:	1c43      	adds	r3, r0, #1
 800c000:	89a3      	ldrh	r3, [r4, #12]
 800c002:	bf15      	itete	ne
 800c004:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c006:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c00a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c00e:	81a3      	strheq	r3, [r4, #12]
 800c010:	bf18      	it	ne
 800c012:	81a3      	strhne	r3, [r4, #12]
 800c014:	bd10      	pop	{r4, pc}

0800c016 <__sclose>:
 800c016:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c01a:	f000 b80d 	b.w	800c038 <_close_r>

0800c01e <memset>:
 800c01e:	4402      	add	r2, r0
 800c020:	4603      	mov	r3, r0
 800c022:	4293      	cmp	r3, r2
 800c024:	d100      	bne.n	800c028 <memset+0xa>
 800c026:	4770      	bx	lr
 800c028:	f803 1b01 	strb.w	r1, [r3], #1
 800c02c:	e7f9      	b.n	800c022 <memset+0x4>
	...

0800c030 <_localeconv_r>:
 800c030:	4800      	ldr	r0, [pc, #0]	@ (800c034 <_localeconv_r+0x4>)
 800c032:	4770      	bx	lr
 800c034:	24000160 	.word	0x24000160

0800c038 <_close_r>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	4d06      	ldr	r5, [pc, #24]	@ (800c054 <_close_r+0x1c>)
 800c03c:	2300      	movs	r3, #0
 800c03e:	4604      	mov	r4, r0
 800c040:	4608      	mov	r0, r1
 800c042:	602b      	str	r3, [r5, #0]
 800c044:	f7f5 fb50 	bl	80016e8 <_close>
 800c048:	1c43      	adds	r3, r0, #1
 800c04a:	d102      	bne.n	800c052 <_close_r+0x1a>
 800c04c:	682b      	ldr	r3, [r5, #0]
 800c04e:	b103      	cbz	r3, 800c052 <_close_r+0x1a>
 800c050:	6023      	str	r3, [r4, #0]
 800c052:	bd38      	pop	{r3, r4, r5, pc}
 800c054:	24005080 	.word	0x24005080

0800c058 <_reclaim_reent>:
 800c058:	4b2d      	ldr	r3, [pc, #180]	@ (800c110 <_reclaim_reent+0xb8>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	4283      	cmp	r3, r0
 800c05e:	b570      	push	{r4, r5, r6, lr}
 800c060:	4604      	mov	r4, r0
 800c062:	d053      	beq.n	800c10c <_reclaim_reent+0xb4>
 800c064:	69c3      	ldr	r3, [r0, #28]
 800c066:	b31b      	cbz	r3, 800c0b0 <_reclaim_reent+0x58>
 800c068:	68db      	ldr	r3, [r3, #12]
 800c06a:	b163      	cbz	r3, 800c086 <_reclaim_reent+0x2e>
 800c06c:	2500      	movs	r5, #0
 800c06e:	69e3      	ldr	r3, [r4, #28]
 800c070:	68db      	ldr	r3, [r3, #12]
 800c072:	5959      	ldr	r1, [r3, r5]
 800c074:	b9b1      	cbnz	r1, 800c0a4 <_reclaim_reent+0x4c>
 800c076:	3504      	adds	r5, #4
 800c078:	2d80      	cmp	r5, #128	@ 0x80
 800c07a:	d1f8      	bne.n	800c06e <_reclaim_reent+0x16>
 800c07c:	69e3      	ldr	r3, [r4, #28]
 800c07e:	4620      	mov	r0, r4
 800c080:	68d9      	ldr	r1, [r3, #12]
 800c082:	f000 fea7 	bl	800cdd4 <_free_r>
 800c086:	69e3      	ldr	r3, [r4, #28]
 800c088:	6819      	ldr	r1, [r3, #0]
 800c08a:	b111      	cbz	r1, 800c092 <_reclaim_reent+0x3a>
 800c08c:	4620      	mov	r0, r4
 800c08e:	f000 fea1 	bl	800cdd4 <_free_r>
 800c092:	69e3      	ldr	r3, [r4, #28]
 800c094:	689d      	ldr	r5, [r3, #8]
 800c096:	b15d      	cbz	r5, 800c0b0 <_reclaim_reent+0x58>
 800c098:	4629      	mov	r1, r5
 800c09a:	4620      	mov	r0, r4
 800c09c:	682d      	ldr	r5, [r5, #0]
 800c09e:	f000 fe99 	bl	800cdd4 <_free_r>
 800c0a2:	e7f8      	b.n	800c096 <_reclaim_reent+0x3e>
 800c0a4:	680e      	ldr	r6, [r1, #0]
 800c0a6:	4620      	mov	r0, r4
 800c0a8:	f000 fe94 	bl	800cdd4 <_free_r>
 800c0ac:	4631      	mov	r1, r6
 800c0ae:	e7e1      	b.n	800c074 <_reclaim_reent+0x1c>
 800c0b0:	6961      	ldr	r1, [r4, #20]
 800c0b2:	b111      	cbz	r1, 800c0ba <_reclaim_reent+0x62>
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	f000 fe8d 	bl	800cdd4 <_free_r>
 800c0ba:	69e1      	ldr	r1, [r4, #28]
 800c0bc:	b111      	cbz	r1, 800c0c4 <_reclaim_reent+0x6c>
 800c0be:	4620      	mov	r0, r4
 800c0c0:	f000 fe88 	bl	800cdd4 <_free_r>
 800c0c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c0c6:	b111      	cbz	r1, 800c0ce <_reclaim_reent+0x76>
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	f000 fe83 	bl	800cdd4 <_free_r>
 800c0ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0d0:	b111      	cbz	r1, 800c0d8 <_reclaim_reent+0x80>
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	f000 fe7e 	bl	800cdd4 <_free_r>
 800c0d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c0da:	b111      	cbz	r1, 800c0e2 <_reclaim_reent+0x8a>
 800c0dc:	4620      	mov	r0, r4
 800c0de:	f000 fe79 	bl	800cdd4 <_free_r>
 800c0e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c0e4:	b111      	cbz	r1, 800c0ec <_reclaim_reent+0x94>
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	f000 fe74 	bl	800cdd4 <_free_r>
 800c0ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c0ee:	b111      	cbz	r1, 800c0f6 <_reclaim_reent+0x9e>
 800c0f0:	4620      	mov	r0, r4
 800c0f2:	f000 fe6f 	bl	800cdd4 <_free_r>
 800c0f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c0f8:	b111      	cbz	r1, 800c100 <_reclaim_reent+0xa8>
 800c0fa:	4620      	mov	r0, r4
 800c0fc:	f000 fe6a 	bl	800cdd4 <_free_r>
 800c100:	6a23      	ldr	r3, [r4, #32]
 800c102:	b11b      	cbz	r3, 800c10c <_reclaim_reent+0xb4>
 800c104:	4620      	mov	r0, r4
 800c106:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c10a:	4718      	bx	r3
 800c10c:	bd70      	pop	{r4, r5, r6, pc}
 800c10e:	bf00      	nop
 800c110:	24000020 	.word	0x24000020

0800c114 <_lseek_r>:
 800c114:	b538      	push	{r3, r4, r5, lr}
 800c116:	4d07      	ldr	r5, [pc, #28]	@ (800c134 <_lseek_r+0x20>)
 800c118:	4604      	mov	r4, r0
 800c11a:	4608      	mov	r0, r1
 800c11c:	4611      	mov	r1, r2
 800c11e:	2200      	movs	r2, #0
 800c120:	602a      	str	r2, [r5, #0]
 800c122:	461a      	mov	r2, r3
 800c124:	f7f5 fb07 	bl	8001736 <_lseek>
 800c128:	1c43      	adds	r3, r0, #1
 800c12a:	d102      	bne.n	800c132 <_lseek_r+0x1e>
 800c12c:	682b      	ldr	r3, [r5, #0]
 800c12e:	b103      	cbz	r3, 800c132 <_lseek_r+0x1e>
 800c130:	6023      	str	r3, [r4, #0]
 800c132:	bd38      	pop	{r3, r4, r5, pc}
 800c134:	24005080 	.word	0x24005080

0800c138 <_read_r>:
 800c138:	b538      	push	{r3, r4, r5, lr}
 800c13a:	4d07      	ldr	r5, [pc, #28]	@ (800c158 <_read_r+0x20>)
 800c13c:	4604      	mov	r4, r0
 800c13e:	4608      	mov	r0, r1
 800c140:	4611      	mov	r1, r2
 800c142:	2200      	movs	r2, #0
 800c144:	602a      	str	r2, [r5, #0]
 800c146:	461a      	mov	r2, r3
 800c148:	f7f5 fa95 	bl	8001676 <_read>
 800c14c:	1c43      	adds	r3, r0, #1
 800c14e:	d102      	bne.n	800c156 <_read_r+0x1e>
 800c150:	682b      	ldr	r3, [r5, #0]
 800c152:	b103      	cbz	r3, 800c156 <_read_r+0x1e>
 800c154:	6023      	str	r3, [r4, #0]
 800c156:	bd38      	pop	{r3, r4, r5, pc}
 800c158:	24005080 	.word	0x24005080

0800c15c <_write_r>:
 800c15c:	b538      	push	{r3, r4, r5, lr}
 800c15e:	4d07      	ldr	r5, [pc, #28]	@ (800c17c <_write_r+0x20>)
 800c160:	4604      	mov	r4, r0
 800c162:	4608      	mov	r0, r1
 800c164:	4611      	mov	r1, r2
 800c166:	2200      	movs	r2, #0
 800c168:	602a      	str	r2, [r5, #0]
 800c16a:	461a      	mov	r2, r3
 800c16c:	f7f5 faa0 	bl	80016b0 <_write>
 800c170:	1c43      	adds	r3, r0, #1
 800c172:	d102      	bne.n	800c17a <_write_r+0x1e>
 800c174:	682b      	ldr	r3, [r5, #0]
 800c176:	b103      	cbz	r3, 800c17a <_write_r+0x1e>
 800c178:	6023      	str	r3, [r4, #0]
 800c17a:	bd38      	pop	{r3, r4, r5, pc}
 800c17c:	24005080 	.word	0x24005080

0800c180 <__errno>:
 800c180:	4b01      	ldr	r3, [pc, #4]	@ (800c188 <__errno+0x8>)
 800c182:	6818      	ldr	r0, [r3, #0]
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop
 800c188:	24000020 	.word	0x24000020

0800c18c <__libc_init_array>:
 800c18c:	b570      	push	{r4, r5, r6, lr}
 800c18e:	4d0d      	ldr	r5, [pc, #52]	@ (800c1c4 <__libc_init_array+0x38>)
 800c190:	4c0d      	ldr	r4, [pc, #52]	@ (800c1c8 <__libc_init_array+0x3c>)
 800c192:	1b64      	subs	r4, r4, r5
 800c194:	10a4      	asrs	r4, r4, #2
 800c196:	2600      	movs	r6, #0
 800c198:	42a6      	cmp	r6, r4
 800c19a:	d109      	bne.n	800c1b0 <__libc_init_array+0x24>
 800c19c:	4d0b      	ldr	r5, [pc, #44]	@ (800c1cc <__libc_init_array+0x40>)
 800c19e:	4c0c      	ldr	r4, [pc, #48]	@ (800c1d0 <__libc_init_array+0x44>)
 800c1a0:	f003 fab4 	bl	800f70c <_init>
 800c1a4:	1b64      	subs	r4, r4, r5
 800c1a6:	10a4      	asrs	r4, r4, #2
 800c1a8:	2600      	movs	r6, #0
 800c1aa:	42a6      	cmp	r6, r4
 800c1ac:	d105      	bne.n	800c1ba <__libc_init_array+0x2e>
 800c1ae:	bd70      	pop	{r4, r5, r6, pc}
 800c1b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1b4:	4798      	blx	r3
 800c1b6:	3601      	adds	r6, #1
 800c1b8:	e7ee      	b.n	800c198 <__libc_init_array+0xc>
 800c1ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1be:	4798      	blx	r3
 800c1c0:	3601      	adds	r6, #1
 800c1c2:	e7f2      	b.n	800c1aa <__libc_init_array+0x1e>
 800c1c4:	0800fbdc 	.word	0x0800fbdc
 800c1c8:	0800fbdc 	.word	0x0800fbdc
 800c1cc:	0800fbdc 	.word	0x0800fbdc
 800c1d0:	0800fbe0 	.word	0x0800fbe0

0800c1d4 <__retarget_lock_init_recursive>:
 800c1d4:	4770      	bx	lr

0800c1d6 <__retarget_lock_acquire_recursive>:
 800c1d6:	4770      	bx	lr

0800c1d8 <__retarget_lock_release_recursive>:
 800c1d8:	4770      	bx	lr

0800c1da <memcpy>:
 800c1da:	440a      	add	r2, r1
 800c1dc:	4291      	cmp	r1, r2
 800c1de:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1e2:	d100      	bne.n	800c1e6 <memcpy+0xc>
 800c1e4:	4770      	bx	lr
 800c1e6:	b510      	push	{r4, lr}
 800c1e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1f0:	4291      	cmp	r1, r2
 800c1f2:	d1f9      	bne.n	800c1e8 <memcpy+0xe>
 800c1f4:	bd10      	pop	{r4, pc}
	...

0800c1f8 <nanf>:
 800c1f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c200 <nanf+0x8>
 800c1fc:	4770      	bx	lr
 800c1fe:	bf00      	nop
 800c200:	7fc00000 	.word	0x7fc00000

0800c204 <quorem>:
 800c204:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c208:	6903      	ldr	r3, [r0, #16]
 800c20a:	690c      	ldr	r4, [r1, #16]
 800c20c:	42a3      	cmp	r3, r4
 800c20e:	4607      	mov	r7, r0
 800c210:	db7e      	blt.n	800c310 <quorem+0x10c>
 800c212:	3c01      	subs	r4, #1
 800c214:	f101 0814 	add.w	r8, r1, #20
 800c218:	00a3      	lsls	r3, r4, #2
 800c21a:	f100 0514 	add.w	r5, r0, #20
 800c21e:	9300      	str	r3, [sp, #0]
 800c220:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c224:	9301      	str	r3, [sp, #4]
 800c226:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c22a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c22e:	3301      	adds	r3, #1
 800c230:	429a      	cmp	r2, r3
 800c232:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c236:	fbb2 f6f3 	udiv	r6, r2, r3
 800c23a:	d32e      	bcc.n	800c29a <quorem+0x96>
 800c23c:	f04f 0a00 	mov.w	sl, #0
 800c240:	46c4      	mov	ip, r8
 800c242:	46ae      	mov	lr, r5
 800c244:	46d3      	mov	fp, sl
 800c246:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c24a:	b298      	uxth	r0, r3
 800c24c:	fb06 a000 	mla	r0, r6, r0, sl
 800c250:	0c02      	lsrs	r2, r0, #16
 800c252:	0c1b      	lsrs	r3, r3, #16
 800c254:	fb06 2303 	mla	r3, r6, r3, r2
 800c258:	f8de 2000 	ldr.w	r2, [lr]
 800c25c:	b280      	uxth	r0, r0
 800c25e:	b292      	uxth	r2, r2
 800c260:	1a12      	subs	r2, r2, r0
 800c262:	445a      	add	r2, fp
 800c264:	f8de 0000 	ldr.w	r0, [lr]
 800c268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c26c:	b29b      	uxth	r3, r3
 800c26e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c272:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c276:	b292      	uxth	r2, r2
 800c278:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c27c:	45e1      	cmp	r9, ip
 800c27e:	f84e 2b04 	str.w	r2, [lr], #4
 800c282:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c286:	d2de      	bcs.n	800c246 <quorem+0x42>
 800c288:	9b00      	ldr	r3, [sp, #0]
 800c28a:	58eb      	ldr	r3, [r5, r3]
 800c28c:	b92b      	cbnz	r3, 800c29a <quorem+0x96>
 800c28e:	9b01      	ldr	r3, [sp, #4]
 800c290:	3b04      	subs	r3, #4
 800c292:	429d      	cmp	r5, r3
 800c294:	461a      	mov	r2, r3
 800c296:	d32f      	bcc.n	800c2f8 <quorem+0xf4>
 800c298:	613c      	str	r4, [r7, #16]
 800c29a:	4638      	mov	r0, r7
 800c29c:	f001 f956 	bl	800d54c <__mcmp>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	db25      	blt.n	800c2f0 <quorem+0xec>
 800c2a4:	4629      	mov	r1, r5
 800c2a6:	2000      	movs	r0, #0
 800c2a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c2ac:	f8d1 c000 	ldr.w	ip, [r1]
 800c2b0:	fa1f fe82 	uxth.w	lr, r2
 800c2b4:	fa1f f38c 	uxth.w	r3, ip
 800c2b8:	eba3 030e 	sub.w	r3, r3, lr
 800c2bc:	4403      	add	r3, r0
 800c2be:	0c12      	lsrs	r2, r2, #16
 800c2c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c2c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2ce:	45c1      	cmp	r9, r8
 800c2d0:	f841 3b04 	str.w	r3, [r1], #4
 800c2d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c2d8:	d2e6      	bcs.n	800c2a8 <quorem+0xa4>
 800c2da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c2de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c2e2:	b922      	cbnz	r2, 800c2ee <quorem+0xea>
 800c2e4:	3b04      	subs	r3, #4
 800c2e6:	429d      	cmp	r5, r3
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	d30b      	bcc.n	800c304 <quorem+0x100>
 800c2ec:	613c      	str	r4, [r7, #16]
 800c2ee:	3601      	adds	r6, #1
 800c2f0:	4630      	mov	r0, r6
 800c2f2:	b003      	add	sp, #12
 800c2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2f8:	6812      	ldr	r2, [r2, #0]
 800c2fa:	3b04      	subs	r3, #4
 800c2fc:	2a00      	cmp	r2, #0
 800c2fe:	d1cb      	bne.n	800c298 <quorem+0x94>
 800c300:	3c01      	subs	r4, #1
 800c302:	e7c6      	b.n	800c292 <quorem+0x8e>
 800c304:	6812      	ldr	r2, [r2, #0]
 800c306:	3b04      	subs	r3, #4
 800c308:	2a00      	cmp	r2, #0
 800c30a:	d1ef      	bne.n	800c2ec <quorem+0xe8>
 800c30c:	3c01      	subs	r4, #1
 800c30e:	e7ea      	b.n	800c2e6 <quorem+0xe2>
 800c310:	2000      	movs	r0, #0
 800c312:	e7ee      	b.n	800c2f2 <quorem+0xee>
 800c314:	0000      	movs	r0, r0
	...

0800c318 <_dtoa_r>:
 800c318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c31c:	ed2d 8b02 	vpush	{d8}
 800c320:	69c7      	ldr	r7, [r0, #28]
 800c322:	b091      	sub	sp, #68	@ 0x44
 800c324:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c328:	ec55 4b10 	vmov	r4, r5, d0
 800c32c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800c32e:	9107      	str	r1, [sp, #28]
 800c330:	4681      	mov	r9, r0
 800c332:	9209      	str	r2, [sp, #36]	@ 0x24
 800c334:	930d      	str	r3, [sp, #52]	@ 0x34
 800c336:	b97f      	cbnz	r7, 800c358 <_dtoa_r+0x40>
 800c338:	2010      	movs	r0, #16
 800c33a:	f000 fd95 	bl	800ce68 <malloc>
 800c33e:	4602      	mov	r2, r0
 800c340:	f8c9 001c 	str.w	r0, [r9, #28]
 800c344:	b920      	cbnz	r0, 800c350 <_dtoa_r+0x38>
 800c346:	4ba0      	ldr	r3, [pc, #640]	@ (800c5c8 <_dtoa_r+0x2b0>)
 800c348:	21ef      	movs	r1, #239	@ 0xef
 800c34a:	48a0      	ldr	r0, [pc, #640]	@ (800c5cc <_dtoa_r+0x2b4>)
 800c34c:	f002 fb68 	bl	800ea20 <__assert_func>
 800c350:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c354:	6007      	str	r7, [r0, #0]
 800c356:	60c7      	str	r7, [r0, #12]
 800c358:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c35c:	6819      	ldr	r1, [r3, #0]
 800c35e:	b159      	cbz	r1, 800c378 <_dtoa_r+0x60>
 800c360:	685a      	ldr	r2, [r3, #4]
 800c362:	604a      	str	r2, [r1, #4]
 800c364:	2301      	movs	r3, #1
 800c366:	4093      	lsls	r3, r2
 800c368:	608b      	str	r3, [r1, #8]
 800c36a:	4648      	mov	r0, r9
 800c36c:	f000 fe72 	bl	800d054 <_Bfree>
 800c370:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c374:	2200      	movs	r2, #0
 800c376:	601a      	str	r2, [r3, #0]
 800c378:	1e2b      	subs	r3, r5, #0
 800c37a:	bfbb      	ittet	lt
 800c37c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c380:	9303      	strlt	r3, [sp, #12]
 800c382:	2300      	movge	r3, #0
 800c384:	2201      	movlt	r2, #1
 800c386:	bfac      	ite	ge
 800c388:	6033      	strge	r3, [r6, #0]
 800c38a:	6032      	strlt	r2, [r6, #0]
 800c38c:	4b90      	ldr	r3, [pc, #576]	@ (800c5d0 <_dtoa_r+0x2b8>)
 800c38e:	9e03      	ldr	r6, [sp, #12]
 800c390:	43b3      	bics	r3, r6
 800c392:	d110      	bne.n	800c3b6 <_dtoa_r+0x9e>
 800c394:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c396:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c39a:	6013      	str	r3, [r2, #0]
 800c39c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c3a0:	4323      	orrs	r3, r4
 800c3a2:	f000 84e6 	beq.w	800cd72 <_dtoa_r+0xa5a>
 800c3a6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c3a8:	4f8a      	ldr	r7, [pc, #552]	@ (800c5d4 <_dtoa_r+0x2bc>)
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	f000 84e8 	beq.w	800cd80 <_dtoa_r+0xa68>
 800c3b0:	1cfb      	adds	r3, r7, #3
 800c3b2:	f000 bce3 	b.w	800cd7c <_dtoa_r+0xa64>
 800c3b6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c3ba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c3be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3c2:	d10a      	bne.n	800c3da <_dtoa_r+0xc2>
 800c3c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	6013      	str	r3, [r2, #0]
 800c3ca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c3cc:	b113      	cbz	r3, 800c3d4 <_dtoa_r+0xbc>
 800c3ce:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c3d0:	4b81      	ldr	r3, [pc, #516]	@ (800c5d8 <_dtoa_r+0x2c0>)
 800c3d2:	6013      	str	r3, [r2, #0]
 800c3d4:	4f81      	ldr	r7, [pc, #516]	@ (800c5dc <_dtoa_r+0x2c4>)
 800c3d6:	f000 bcd3 	b.w	800cd80 <_dtoa_r+0xa68>
 800c3da:	aa0e      	add	r2, sp, #56	@ 0x38
 800c3dc:	a90f      	add	r1, sp, #60	@ 0x3c
 800c3de:	4648      	mov	r0, r9
 800c3e0:	eeb0 0b48 	vmov.f64	d0, d8
 800c3e4:	f001 f9d2 	bl	800d78c <__d2b>
 800c3e8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c3ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3ee:	9001      	str	r0, [sp, #4]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d045      	beq.n	800c480 <_dtoa_r+0x168>
 800c3f4:	eeb0 7b48 	vmov.f64	d7, d8
 800c3f8:	ee18 1a90 	vmov	r1, s17
 800c3fc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c400:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c404:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c408:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c40c:	2500      	movs	r5, #0
 800c40e:	ee07 1a90 	vmov	s15, r1
 800c412:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c416:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c5b0 <_dtoa_r+0x298>
 800c41a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c41e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c5b8 <_dtoa_r+0x2a0>
 800c422:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c426:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c5c0 <_dtoa_r+0x2a8>
 800c42a:	ee07 3a90 	vmov	s15, r3
 800c42e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c432:	eeb0 7b46 	vmov.f64	d7, d6
 800c436:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c43a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c43e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c446:	ee16 8a90 	vmov	r8, s13
 800c44a:	d508      	bpl.n	800c45e <_dtoa_r+0x146>
 800c44c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c450:	eeb4 6b47 	vcmp.f64	d6, d7
 800c454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c458:	bf18      	it	ne
 800c45a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c45e:	f1b8 0f16 	cmp.w	r8, #22
 800c462:	d82b      	bhi.n	800c4bc <_dtoa_r+0x1a4>
 800c464:	495e      	ldr	r1, [pc, #376]	@ (800c5e0 <_dtoa_r+0x2c8>)
 800c466:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c46a:	ed91 7b00 	vldr	d7, [r1]
 800c46e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c476:	d501      	bpl.n	800c47c <_dtoa_r+0x164>
 800c478:	f108 38ff 	add.w	r8, r8, #4294967295
 800c47c:	2100      	movs	r1, #0
 800c47e:	e01e      	b.n	800c4be <_dtoa_r+0x1a6>
 800c480:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c482:	4413      	add	r3, r2
 800c484:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c488:	2920      	cmp	r1, #32
 800c48a:	bfc1      	itttt	gt
 800c48c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c490:	408e      	lslgt	r6, r1
 800c492:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c496:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c49a:	bfd6      	itet	le
 800c49c:	f1c1 0120 	rsble	r1, r1, #32
 800c4a0:	4331      	orrgt	r1, r6
 800c4a2:	fa04 f101 	lslle.w	r1, r4, r1
 800c4a6:	ee07 1a90 	vmov	s15, r1
 800c4aa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c4ae:	3b01      	subs	r3, #1
 800c4b0:	ee17 1a90 	vmov	r1, s15
 800c4b4:	2501      	movs	r5, #1
 800c4b6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c4ba:	e7a8      	b.n	800c40e <_dtoa_r+0xf6>
 800c4bc:	2101      	movs	r1, #1
 800c4be:	1ad2      	subs	r2, r2, r3
 800c4c0:	1e53      	subs	r3, r2, #1
 800c4c2:	9306      	str	r3, [sp, #24]
 800c4c4:	bf45      	ittet	mi
 800c4c6:	f1c2 0301 	rsbmi	r3, r2, #1
 800c4ca:	9304      	strmi	r3, [sp, #16]
 800c4cc:	2300      	movpl	r3, #0
 800c4ce:	2300      	movmi	r3, #0
 800c4d0:	bf4c      	ite	mi
 800c4d2:	9306      	strmi	r3, [sp, #24]
 800c4d4:	9304      	strpl	r3, [sp, #16]
 800c4d6:	f1b8 0f00 	cmp.w	r8, #0
 800c4da:	910c      	str	r1, [sp, #48]	@ 0x30
 800c4dc:	db18      	blt.n	800c510 <_dtoa_r+0x1f8>
 800c4de:	9b06      	ldr	r3, [sp, #24]
 800c4e0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c4e4:	4443      	add	r3, r8
 800c4e6:	9306      	str	r3, [sp, #24]
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	9a07      	ldr	r2, [sp, #28]
 800c4ec:	2a09      	cmp	r2, #9
 800c4ee:	d845      	bhi.n	800c57c <_dtoa_r+0x264>
 800c4f0:	2a05      	cmp	r2, #5
 800c4f2:	bfc4      	itt	gt
 800c4f4:	3a04      	subgt	r2, #4
 800c4f6:	9207      	strgt	r2, [sp, #28]
 800c4f8:	9a07      	ldr	r2, [sp, #28]
 800c4fa:	f1a2 0202 	sub.w	r2, r2, #2
 800c4fe:	bfcc      	ite	gt
 800c500:	2400      	movgt	r4, #0
 800c502:	2401      	movle	r4, #1
 800c504:	2a03      	cmp	r2, #3
 800c506:	d844      	bhi.n	800c592 <_dtoa_r+0x27a>
 800c508:	e8df f002 	tbb	[pc, r2]
 800c50c:	0b173634 	.word	0x0b173634
 800c510:	9b04      	ldr	r3, [sp, #16]
 800c512:	2200      	movs	r2, #0
 800c514:	eba3 0308 	sub.w	r3, r3, r8
 800c518:	9304      	str	r3, [sp, #16]
 800c51a:	920a      	str	r2, [sp, #40]	@ 0x28
 800c51c:	f1c8 0300 	rsb	r3, r8, #0
 800c520:	e7e3      	b.n	800c4ea <_dtoa_r+0x1d2>
 800c522:	2201      	movs	r2, #1
 800c524:	9208      	str	r2, [sp, #32]
 800c526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c528:	eb08 0b02 	add.w	fp, r8, r2
 800c52c:	f10b 0a01 	add.w	sl, fp, #1
 800c530:	4652      	mov	r2, sl
 800c532:	2a01      	cmp	r2, #1
 800c534:	bfb8      	it	lt
 800c536:	2201      	movlt	r2, #1
 800c538:	e006      	b.n	800c548 <_dtoa_r+0x230>
 800c53a:	2201      	movs	r2, #1
 800c53c:	9208      	str	r2, [sp, #32]
 800c53e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c540:	2a00      	cmp	r2, #0
 800c542:	dd29      	ble.n	800c598 <_dtoa_r+0x280>
 800c544:	4693      	mov	fp, r2
 800c546:	4692      	mov	sl, r2
 800c548:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c54c:	2100      	movs	r1, #0
 800c54e:	2004      	movs	r0, #4
 800c550:	f100 0614 	add.w	r6, r0, #20
 800c554:	4296      	cmp	r6, r2
 800c556:	d926      	bls.n	800c5a6 <_dtoa_r+0x28e>
 800c558:	6079      	str	r1, [r7, #4]
 800c55a:	4648      	mov	r0, r9
 800c55c:	9305      	str	r3, [sp, #20]
 800c55e:	f000 fd39 	bl	800cfd4 <_Balloc>
 800c562:	9b05      	ldr	r3, [sp, #20]
 800c564:	4607      	mov	r7, r0
 800c566:	2800      	cmp	r0, #0
 800c568:	d13e      	bne.n	800c5e8 <_dtoa_r+0x2d0>
 800c56a:	4b1e      	ldr	r3, [pc, #120]	@ (800c5e4 <_dtoa_r+0x2cc>)
 800c56c:	4602      	mov	r2, r0
 800c56e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c572:	e6ea      	b.n	800c34a <_dtoa_r+0x32>
 800c574:	2200      	movs	r2, #0
 800c576:	e7e1      	b.n	800c53c <_dtoa_r+0x224>
 800c578:	2200      	movs	r2, #0
 800c57a:	e7d3      	b.n	800c524 <_dtoa_r+0x20c>
 800c57c:	2401      	movs	r4, #1
 800c57e:	2200      	movs	r2, #0
 800c580:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c584:	f04f 3bff 	mov.w	fp, #4294967295
 800c588:	2100      	movs	r1, #0
 800c58a:	46da      	mov	sl, fp
 800c58c:	2212      	movs	r2, #18
 800c58e:	9109      	str	r1, [sp, #36]	@ 0x24
 800c590:	e7da      	b.n	800c548 <_dtoa_r+0x230>
 800c592:	2201      	movs	r2, #1
 800c594:	9208      	str	r2, [sp, #32]
 800c596:	e7f5      	b.n	800c584 <_dtoa_r+0x26c>
 800c598:	f04f 0b01 	mov.w	fp, #1
 800c59c:	46da      	mov	sl, fp
 800c59e:	465a      	mov	r2, fp
 800c5a0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c5a4:	e7d0      	b.n	800c548 <_dtoa_r+0x230>
 800c5a6:	3101      	adds	r1, #1
 800c5a8:	0040      	lsls	r0, r0, #1
 800c5aa:	e7d1      	b.n	800c550 <_dtoa_r+0x238>
 800c5ac:	f3af 8000 	nop.w
 800c5b0:	636f4361 	.word	0x636f4361
 800c5b4:	3fd287a7 	.word	0x3fd287a7
 800c5b8:	8b60c8b3 	.word	0x8b60c8b3
 800c5bc:	3fc68a28 	.word	0x3fc68a28
 800c5c0:	509f79fb 	.word	0x509f79fb
 800c5c4:	3fd34413 	.word	0x3fd34413
 800c5c8:	0800f7ee 	.word	0x0800f7ee
 800c5cc:	0800f805 	.word	0x0800f805
 800c5d0:	7ff00000 	.word	0x7ff00000
 800c5d4:	0800f7ea 	.word	0x0800f7ea
 800c5d8:	0800f7b9 	.word	0x0800f7b9
 800c5dc:	0800f7b8 	.word	0x0800f7b8
 800c5e0:	0800f9b8 	.word	0x0800f9b8
 800c5e4:	0800f85d 	.word	0x0800f85d
 800c5e8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c5ec:	f1ba 0f0e 	cmp.w	sl, #14
 800c5f0:	6010      	str	r0, [r2, #0]
 800c5f2:	d86e      	bhi.n	800c6d2 <_dtoa_r+0x3ba>
 800c5f4:	2c00      	cmp	r4, #0
 800c5f6:	d06c      	beq.n	800c6d2 <_dtoa_r+0x3ba>
 800c5f8:	f1b8 0f00 	cmp.w	r8, #0
 800c5fc:	f340 80b4 	ble.w	800c768 <_dtoa_r+0x450>
 800c600:	4ac8      	ldr	r2, [pc, #800]	@ (800c924 <_dtoa_r+0x60c>)
 800c602:	f008 010f 	and.w	r1, r8, #15
 800c606:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c60a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c60e:	ed92 7b00 	vldr	d7, [r2]
 800c612:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c616:	f000 809b 	beq.w	800c750 <_dtoa_r+0x438>
 800c61a:	4ac3      	ldr	r2, [pc, #780]	@ (800c928 <_dtoa_r+0x610>)
 800c61c:	ed92 6b08 	vldr	d6, [r2, #32]
 800c620:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c624:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c628:	f001 010f 	and.w	r1, r1, #15
 800c62c:	2203      	movs	r2, #3
 800c62e:	48be      	ldr	r0, [pc, #760]	@ (800c928 <_dtoa_r+0x610>)
 800c630:	2900      	cmp	r1, #0
 800c632:	f040 808f 	bne.w	800c754 <_dtoa_r+0x43c>
 800c636:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c63a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c63e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c642:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c644:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c648:	2900      	cmp	r1, #0
 800c64a:	f000 80b3 	beq.w	800c7b4 <_dtoa_r+0x49c>
 800c64e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c652:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c65a:	f140 80ab 	bpl.w	800c7b4 <_dtoa_r+0x49c>
 800c65e:	f1ba 0f00 	cmp.w	sl, #0
 800c662:	f000 80a7 	beq.w	800c7b4 <_dtoa_r+0x49c>
 800c666:	f1bb 0f00 	cmp.w	fp, #0
 800c66a:	dd30      	ble.n	800c6ce <_dtoa_r+0x3b6>
 800c66c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c670:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c674:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c678:	f108 31ff 	add.w	r1, r8, #4294967295
 800c67c:	9105      	str	r1, [sp, #20]
 800c67e:	3201      	adds	r2, #1
 800c680:	465c      	mov	r4, fp
 800c682:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c686:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c68a:	ee07 2a90 	vmov	s15, r2
 800c68e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c692:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c696:	ee15 2a90 	vmov	r2, s11
 800c69a:	ec51 0b15 	vmov	r0, r1, d5
 800c69e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c6a2:	2c00      	cmp	r4, #0
 800c6a4:	f040 808a 	bne.w	800c7bc <_dtoa_r+0x4a4>
 800c6a8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c6ac:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c6b0:	ec41 0b17 	vmov	d7, r0, r1
 800c6b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c6b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6bc:	f300 826a 	bgt.w	800cb94 <_dtoa_r+0x87c>
 800c6c0:	eeb1 7b47 	vneg.f64	d7, d7
 800c6c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c6c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6cc:	d423      	bmi.n	800c716 <_dtoa_r+0x3fe>
 800c6ce:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c6d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c6d4:	2a00      	cmp	r2, #0
 800c6d6:	f2c0 8129 	blt.w	800c92c <_dtoa_r+0x614>
 800c6da:	f1b8 0f0e 	cmp.w	r8, #14
 800c6de:	f300 8125 	bgt.w	800c92c <_dtoa_r+0x614>
 800c6e2:	4b90      	ldr	r3, [pc, #576]	@ (800c924 <_dtoa_r+0x60c>)
 800c6e4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c6e8:	ed93 6b00 	vldr	d6, [r3]
 800c6ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	f280 80c8 	bge.w	800c884 <_dtoa_r+0x56c>
 800c6f4:	f1ba 0f00 	cmp.w	sl, #0
 800c6f8:	f300 80c4 	bgt.w	800c884 <_dtoa_r+0x56c>
 800c6fc:	d10b      	bne.n	800c716 <_dtoa_r+0x3fe>
 800c6fe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c702:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c706:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c70a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c70e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c712:	f2c0 823c 	blt.w	800cb8e <_dtoa_r+0x876>
 800c716:	2400      	movs	r4, #0
 800c718:	4625      	mov	r5, r4
 800c71a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c71c:	43db      	mvns	r3, r3
 800c71e:	9305      	str	r3, [sp, #20]
 800c720:	463e      	mov	r6, r7
 800c722:	f04f 0800 	mov.w	r8, #0
 800c726:	4621      	mov	r1, r4
 800c728:	4648      	mov	r0, r9
 800c72a:	f000 fc93 	bl	800d054 <_Bfree>
 800c72e:	2d00      	cmp	r5, #0
 800c730:	f000 80a2 	beq.w	800c878 <_dtoa_r+0x560>
 800c734:	f1b8 0f00 	cmp.w	r8, #0
 800c738:	d005      	beq.n	800c746 <_dtoa_r+0x42e>
 800c73a:	45a8      	cmp	r8, r5
 800c73c:	d003      	beq.n	800c746 <_dtoa_r+0x42e>
 800c73e:	4641      	mov	r1, r8
 800c740:	4648      	mov	r0, r9
 800c742:	f000 fc87 	bl	800d054 <_Bfree>
 800c746:	4629      	mov	r1, r5
 800c748:	4648      	mov	r0, r9
 800c74a:	f000 fc83 	bl	800d054 <_Bfree>
 800c74e:	e093      	b.n	800c878 <_dtoa_r+0x560>
 800c750:	2202      	movs	r2, #2
 800c752:	e76c      	b.n	800c62e <_dtoa_r+0x316>
 800c754:	07cc      	lsls	r4, r1, #31
 800c756:	d504      	bpl.n	800c762 <_dtoa_r+0x44a>
 800c758:	ed90 6b00 	vldr	d6, [r0]
 800c75c:	3201      	adds	r2, #1
 800c75e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c762:	1049      	asrs	r1, r1, #1
 800c764:	3008      	adds	r0, #8
 800c766:	e763      	b.n	800c630 <_dtoa_r+0x318>
 800c768:	d022      	beq.n	800c7b0 <_dtoa_r+0x498>
 800c76a:	f1c8 0100 	rsb	r1, r8, #0
 800c76e:	4a6d      	ldr	r2, [pc, #436]	@ (800c924 <_dtoa_r+0x60c>)
 800c770:	f001 000f 	and.w	r0, r1, #15
 800c774:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c778:	ed92 7b00 	vldr	d7, [r2]
 800c77c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c780:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c784:	4868      	ldr	r0, [pc, #416]	@ (800c928 <_dtoa_r+0x610>)
 800c786:	1109      	asrs	r1, r1, #4
 800c788:	2400      	movs	r4, #0
 800c78a:	2202      	movs	r2, #2
 800c78c:	b929      	cbnz	r1, 800c79a <_dtoa_r+0x482>
 800c78e:	2c00      	cmp	r4, #0
 800c790:	f43f af57 	beq.w	800c642 <_dtoa_r+0x32a>
 800c794:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c798:	e753      	b.n	800c642 <_dtoa_r+0x32a>
 800c79a:	07ce      	lsls	r6, r1, #31
 800c79c:	d505      	bpl.n	800c7aa <_dtoa_r+0x492>
 800c79e:	ed90 6b00 	vldr	d6, [r0]
 800c7a2:	3201      	adds	r2, #1
 800c7a4:	2401      	movs	r4, #1
 800c7a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c7aa:	1049      	asrs	r1, r1, #1
 800c7ac:	3008      	adds	r0, #8
 800c7ae:	e7ed      	b.n	800c78c <_dtoa_r+0x474>
 800c7b0:	2202      	movs	r2, #2
 800c7b2:	e746      	b.n	800c642 <_dtoa_r+0x32a>
 800c7b4:	f8cd 8014 	str.w	r8, [sp, #20]
 800c7b8:	4654      	mov	r4, sl
 800c7ba:	e762      	b.n	800c682 <_dtoa_r+0x36a>
 800c7bc:	4a59      	ldr	r2, [pc, #356]	@ (800c924 <_dtoa_r+0x60c>)
 800c7be:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c7c2:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c7c6:	9a08      	ldr	r2, [sp, #32]
 800c7c8:	ec41 0b17 	vmov	d7, r0, r1
 800c7cc:	443c      	add	r4, r7
 800c7ce:	b34a      	cbz	r2, 800c824 <_dtoa_r+0x50c>
 800c7d0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c7d4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c7d8:	463e      	mov	r6, r7
 800c7da:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c7de:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c7e2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c7e6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c7ea:	ee14 2a90 	vmov	r2, s9
 800c7ee:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c7f2:	3230      	adds	r2, #48	@ 0x30
 800c7f4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c7f8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c7fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c800:	f806 2b01 	strb.w	r2, [r6], #1
 800c804:	d438      	bmi.n	800c878 <_dtoa_r+0x560>
 800c806:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c80a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c80e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c812:	d46e      	bmi.n	800c8f2 <_dtoa_r+0x5da>
 800c814:	42a6      	cmp	r6, r4
 800c816:	f43f af5a 	beq.w	800c6ce <_dtoa_r+0x3b6>
 800c81a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c81e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c822:	e7e0      	b.n	800c7e6 <_dtoa_r+0x4ce>
 800c824:	4621      	mov	r1, r4
 800c826:	463e      	mov	r6, r7
 800c828:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c82c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c830:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c834:	ee14 2a90 	vmov	r2, s9
 800c838:	3230      	adds	r2, #48	@ 0x30
 800c83a:	f806 2b01 	strb.w	r2, [r6], #1
 800c83e:	42a6      	cmp	r6, r4
 800c840:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c844:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c848:	d119      	bne.n	800c87e <_dtoa_r+0x566>
 800c84a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c84e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c852:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c85a:	dc4a      	bgt.n	800c8f2 <_dtoa_r+0x5da>
 800c85c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c860:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c868:	f57f af31 	bpl.w	800c6ce <_dtoa_r+0x3b6>
 800c86c:	460e      	mov	r6, r1
 800c86e:	3901      	subs	r1, #1
 800c870:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c874:	2b30      	cmp	r3, #48	@ 0x30
 800c876:	d0f9      	beq.n	800c86c <_dtoa_r+0x554>
 800c878:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c87c:	e027      	b.n	800c8ce <_dtoa_r+0x5b6>
 800c87e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c882:	e7d5      	b.n	800c830 <_dtoa_r+0x518>
 800c884:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c888:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c88c:	463e      	mov	r6, r7
 800c88e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c892:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c896:	ee15 3a10 	vmov	r3, s10
 800c89a:	3330      	adds	r3, #48	@ 0x30
 800c89c:	f806 3b01 	strb.w	r3, [r6], #1
 800c8a0:	1bf3      	subs	r3, r6, r7
 800c8a2:	459a      	cmp	sl, r3
 800c8a4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c8a8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c8ac:	d132      	bne.n	800c914 <_dtoa_r+0x5fc>
 800c8ae:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c8b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8ba:	dc18      	bgt.n	800c8ee <_dtoa_r+0x5d6>
 800c8bc:	eeb4 7b46 	vcmp.f64	d7, d6
 800c8c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8c4:	d103      	bne.n	800c8ce <_dtoa_r+0x5b6>
 800c8c6:	ee15 3a10 	vmov	r3, s10
 800c8ca:	07db      	lsls	r3, r3, #31
 800c8cc:	d40f      	bmi.n	800c8ee <_dtoa_r+0x5d6>
 800c8ce:	9901      	ldr	r1, [sp, #4]
 800c8d0:	4648      	mov	r0, r9
 800c8d2:	f000 fbbf 	bl	800d054 <_Bfree>
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c8da:	7033      	strb	r3, [r6, #0]
 800c8dc:	f108 0301 	add.w	r3, r8, #1
 800c8e0:	6013      	str	r3, [r2, #0]
 800c8e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	f000 824b 	beq.w	800cd80 <_dtoa_r+0xa68>
 800c8ea:	601e      	str	r6, [r3, #0]
 800c8ec:	e248      	b.n	800cd80 <_dtoa_r+0xa68>
 800c8ee:	f8cd 8014 	str.w	r8, [sp, #20]
 800c8f2:	4633      	mov	r3, r6
 800c8f4:	461e      	mov	r6, r3
 800c8f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8fa:	2a39      	cmp	r2, #57	@ 0x39
 800c8fc:	d106      	bne.n	800c90c <_dtoa_r+0x5f4>
 800c8fe:	429f      	cmp	r7, r3
 800c900:	d1f8      	bne.n	800c8f4 <_dtoa_r+0x5dc>
 800c902:	9a05      	ldr	r2, [sp, #20]
 800c904:	3201      	adds	r2, #1
 800c906:	9205      	str	r2, [sp, #20]
 800c908:	2230      	movs	r2, #48	@ 0x30
 800c90a:	703a      	strb	r2, [r7, #0]
 800c90c:	781a      	ldrb	r2, [r3, #0]
 800c90e:	3201      	adds	r2, #1
 800c910:	701a      	strb	r2, [r3, #0]
 800c912:	e7b1      	b.n	800c878 <_dtoa_r+0x560>
 800c914:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c918:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c920:	d1b5      	bne.n	800c88e <_dtoa_r+0x576>
 800c922:	e7d4      	b.n	800c8ce <_dtoa_r+0x5b6>
 800c924:	0800f9b8 	.word	0x0800f9b8
 800c928:	0800f990 	.word	0x0800f990
 800c92c:	9908      	ldr	r1, [sp, #32]
 800c92e:	2900      	cmp	r1, #0
 800c930:	f000 80e9 	beq.w	800cb06 <_dtoa_r+0x7ee>
 800c934:	9907      	ldr	r1, [sp, #28]
 800c936:	2901      	cmp	r1, #1
 800c938:	f300 80cb 	bgt.w	800cad2 <_dtoa_r+0x7ba>
 800c93c:	2d00      	cmp	r5, #0
 800c93e:	f000 80c4 	beq.w	800caca <_dtoa_r+0x7b2>
 800c942:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c946:	9e04      	ldr	r6, [sp, #16]
 800c948:	461c      	mov	r4, r3
 800c94a:	9305      	str	r3, [sp, #20]
 800c94c:	9b04      	ldr	r3, [sp, #16]
 800c94e:	4413      	add	r3, r2
 800c950:	9304      	str	r3, [sp, #16]
 800c952:	9b06      	ldr	r3, [sp, #24]
 800c954:	2101      	movs	r1, #1
 800c956:	4413      	add	r3, r2
 800c958:	4648      	mov	r0, r9
 800c95a:	9306      	str	r3, [sp, #24]
 800c95c:	f000 fc78 	bl	800d250 <__i2b>
 800c960:	9b05      	ldr	r3, [sp, #20]
 800c962:	4605      	mov	r5, r0
 800c964:	b166      	cbz	r6, 800c980 <_dtoa_r+0x668>
 800c966:	9a06      	ldr	r2, [sp, #24]
 800c968:	2a00      	cmp	r2, #0
 800c96a:	dd09      	ble.n	800c980 <_dtoa_r+0x668>
 800c96c:	42b2      	cmp	r2, r6
 800c96e:	9904      	ldr	r1, [sp, #16]
 800c970:	bfa8      	it	ge
 800c972:	4632      	movge	r2, r6
 800c974:	1a89      	subs	r1, r1, r2
 800c976:	9104      	str	r1, [sp, #16]
 800c978:	9906      	ldr	r1, [sp, #24]
 800c97a:	1ab6      	subs	r6, r6, r2
 800c97c:	1a8a      	subs	r2, r1, r2
 800c97e:	9206      	str	r2, [sp, #24]
 800c980:	b30b      	cbz	r3, 800c9c6 <_dtoa_r+0x6ae>
 800c982:	9a08      	ldr	r2, [sp, #32]
 800c984:	2a00      	cmp	r2, #0
 800c986:	f000 80c5 	beq.w	800cb14 <_dtoa_r+0x7fc>
 800c98a:	2c00      	cmp	r4, #0
 800c98c:	f000 80bf 	beq.w	800cb0e <_dtoa_r+0x7f6>
 800c990:	4629      	mov	r1, r5
 800c992:	4622      	mov	r2, r4
 800c994:	4648      	mov	r0, r9
 800c996:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c998:	f000 fd12 	bl	800d3c0 <__pow5mult>
 800c99c:	9a01      	ldr	r2, [sp, #4]
 800c99e:	4601      	mov	r1, r0
 800c9a0:	4605      	mov	r5, r0
 800c9a2:	4648      	mov	r0, r9
 800c9a4:	f000 fc6a 	bl	800d27c <__multiply>
 800c9a8:	9901      	ldr	r1, [sp, #4]
 800c9aa:	9005      	str	r0, [sp, #20]
 800c9ac:	4648      	mov	r0, r9
 800c9ae:	f000 fb51 	bl	800d054 <_Bfree>
 800c9b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9b4:	1b1b      	subs	r3, r3, r4
 800c9b6:	f000 80b0 	beq.w	800cb1a <_dtoa_r+0x802>
 800c9ba:	9905      	ldr	r1, [sp, #20]
 800c9bc:	461a      	mov	r2, r3
 800c9be:	4648      	mov	r0, r9
 800c9c0:	f000 fcfe 	bl	800d3c0 <__pow5mult>
 800c9c4:	9001      	str	r0, [sp, #4]
 800c9c6:	2101      	movs	r1, #1
 800c9c8:	4648      	mov	r0, r9
 800c9ca:	f000 fc41 	bl	800d250 <__i2b>
 800c9ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9d0:	4604      	mov	r4, r0
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	f000 81da 	beq.w	800cd8c <_dtoa_r+0xa74>
 800c9d8:	461a      	mov	r2, r3
 800c9da:	4601      	mov	r1, r0
 800c9dc:	4648      	mov	r0, r9
 800c9de:	f000 fcef 	bl	800d3c0 <__pow5mult>
 800c9e2:	9b07      	ldr	r3, [sp, #28]
 800c9e4:	2b01      	cmp	r3, #1
 800c9e6:	4604      	mov	r4, r0
 800c9e8:	f300 80a0 	bgt.w	800cb2c <_dtoa_r+0x814>
 800c9ec:	9b02      	ldr	r3, [sp, #8]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	f040 8096 	bne.w	800cb20 <_dtoa_r+0x808>
 800c9f4:	9b03      	ldr	r3, [sp, #12]
 800c9f6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c9fa:	2a00      	cmp	r2, #0
 800c9fc:	f040 8092 	bne.w	800cb24 <_dtoa_r+0x80c>
 800ca00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ca04:	0d12      	lsrs	r2, r2, #20
 800ca06:	0512      	lsls	r2, r2, #20
 800ca08:	2a00      	cmp	r2, #0
 800ca0a:	f000 808d 	beq.w	800cb28 <_dtoa_r+0x810>
 800ca0e:	9b04      	ldr	r3, [sp, #16]
 800ca10:	3301      	adds	r3, #1
 800ca12:	9304      	str	r3, [sp, #16]
 800ca14:	9b06      	ldr	r3, [sp, #24]
 800ca16:	3301      	adds	r3, #1
 800ca18:	9306      	str	r3, [sp, #24]
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	f000 81b9 	beq.w	800cd98 <_dtoa_r+0xa80>
 800ca26:	6922      	ldr	r2, [r4, #16]
 800ca28:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ca2c:	6910      	ldr	r0, [r2, #16]
 800ca2e:	f000 fbc3 	bl	800d1b8 <__hi0bits>
 800ca32:	f1c0 0020 	rsb	r0, r0, #32
 800ca36:	9b06      	ldr	r3, [sp, #24]
 800ca38:	4418      	add	r0, r3
 800ca3a:	f010 001f 	ands.w	r0, r0, #31
 800ca3e:	f000 8081 	beq.w	800cb44 <_dtoa_r+0x82c>
 800ca42:	f1c0 0220 	rsb	r2, r0, #32
 800ca46:	2a04      	cmp	r2, #4
 800ca48:	dd73      	ble.n	800cb32 <_dtoa_r+0x81a>
 800ca4a:	9b04      	ldr	r3, [sp, #16]
 800ca4c:	f1c0 001c 	rsb	r0, r0, #28
 800ca50:	4403      	add	r3, r0
 800ca52:	9304      	str	r3, [sp, #16]
 800ca54:	9b06      	ldr	r3, [sp, #24]
 800ca56:	4406      	add	r6, r0
 800ca58:	4403      	add	r3, r0
 800ca5a:	9306      	str	r3, [sp, #24]
 800ca5c:	9b04      	ldr	r3, [sp, #16]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	dd05      	ble.n	800ca6e <_dtoa_r+0x756>
 800ca62:	9901      	ldr	r1, [sp, #4]
 800ca64:	461a      	mov	r2, r3
 800ca66:	4648      	mov	r0, r9
 800ca68:	f000 fd04 	bl	800d474 <__lshift>
 800ca6c:	9001      	str	r0, [sp, #4]
 800ca6e:	9b06      	ldr	r3, [sp, #24]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	dd05      	ble.n	800ca80 <_dtoa_r+0x768>
 800ca74:	4621      	mov	r1, r4
 800ca76:	461a      	mov	r2, r3
 800ca78:	4648      	mov	r0, r9
 800ca7a:	f000 fcfb 	bl	800d474 <__lshift>
 800ca7e:	4604      	mov	r4, r0
 800ca80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d060      	beq.n	800cb48 <_dtoa_r+0x830>
 800ca86:	9801      	ldr	r0, [sp, #4]
 800ca88:	4621      	mov	r1, r4
 800ca8a:	f000 fd5f 	bl	800d54c <__mcmp>
 800ca8e:	2800      	cmp	r0, #0
 800ca90:	da5a      	bge.n	800cb48 <_dtoa_r+0x830>
 800ca92:	f108 33ff 	add.w	r3, r8, #4294967295
 800ca96:	9305      	str	r3, [sp, #20]
 800ca98:	9901      	ldr	r1, [sp, #4]
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	220a      	movs	r2, #10
 800ca9e:	4648      	mov	r0, r9
 800caa0:	f000 fafa 	bl	800d098 <__multadd>
 800caa4:	9b08      	ldr	r3, [sp, #32]
 800caa6:	9001      	str	r0, [sp, #4]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	f000 8177 	beq.w	800cd9c <_dtoa_r+0xa84>
 800caae:	4629      	mov	r1, r5
 800cab0:	2300      	movs	r3, #0
 800cab2:	220a      	movs	r2, #10
 800cab4:	4648      	mov	r0, r9
 800cab6:	f000 faef 	bl	800d098 <__multadd>
 800caba:	f1bb 0f00 	cmp.w	fp, #0
 800cabe:	4605      	mov	r5, r0
 800cac0:	dc6e      	bgt.n	800cba0 <_dtoa_r+0x888>
 800cac2:	9b07      	ldr	r3, [sp, #28]
 800cac4:	2b02      	cmp	r3, #2
 800cac6:	dc48      	bgt.n	800cb5a <_dtoa_r+0x842>
 800cac8:	e06a      	b.n	800cba0 <_dtoa_r+0x888>
 800caca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cacc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cad0:	e739      	b.n	800c946 <_dtoa_r+0x62e>
 800cad2:	f10a 34ff 	add.w	r4, sl, #4294967295
 800cad6:	42a3      	cmp	r3, r4
 800cad8:	db07      	blt.n	800caea <_dtoa_r+0x7d2>
 800cada:	f1ba 0f00 	cmp.w	sl, #0
 800cade:	eba3 0404 	sub.w	r4, r3, r4
 800cae2:	db0b      	blt.n	800cafc <_dtoa_r+0x7e4>
 800cae4:	9e04      	ldr	r6, [sp, #16]
 800cae6:	4652      	mov	r2, sl
 800cae8:	e72f      	b.n	800c94a <_dtoa_r+0x632>
 800caea:	1ae2      	subs	r2, r4, r3
 800caec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800caee:	9e04      	ldr	r6, [sp, #16]
 800caf0:	4413      	add	r3, r2
 800caf2:	930a      	str	r3, [sp, #40]	@ 0x28
 800caf4:	4652      	mov	r2, sl
 800caf6:	4623      	mov	r3, r4
 800caf8:	2400      	movs	r4, #0
 800cafa:	e726      	b.n	800c94a <_dtoa_r+0x632>
 800cafc:	9a04      	ldr	r2, [sp, #16]
 800cafe:	eba2 060a 	sub.w	r6, r2, sl
 800cb02:	2200      	movs	r2, #0
 800cb04:	e721      	b.n	800c94a <_dtoa_r+0x632>
 800cb06:	9e04      	ldr	r6, [sp, #16]
 800cb08:	9d08      	ldr	r5, [sp, #32]
 800cb0a:	461c      	mov	r4, r3
 800cb0c:	e72a      	b.n	800c964 <_dtoa_r+0x64c>
 800cb0e:	9a01      	ldr	r2, [sp, #4]
 800cb10:	9205      	str	r2, [sp, #20]
 800cb12:	e752      	b.n	800c9ba <_dtoa_r+0x6a2>
 800cb14:	9901      	ldr	r1, [sp, #4]
 800cb16:	461a      	mov	r2, r3
 800cb18:	e751      	b.n	800c9be <_dtoa_r+0x6a6>
 800cb1a:	9b05      	ldr	r3, [sp, #20]
 800cb1c:	9301      	str	r3, [sp, #4]
 800cb1e:	e752      	b.n	800c9c6 <_dtoa_r+0x6ae>
 800cb20:	2300      	movs	r3, #0
 800cb22:	e77b      	b.n	800ca1c <_dtoa_r+0x704>
 800cb24:	9b02      	ldr	r3, [sp, #8]
 800cb26:	e779      	b.n	800ca1c <_dtoa_r+0x704>
 800cb28:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cb2a:	e778      	b.n	800ca1e <_dtoa_r+0x706>
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb30:	e779      	b.n	800ca26 <_dtoa_r+0x70e>
 800cb32:	d093      	beq.n	800ca5c <_dtoa_r+0x744>
 800cb34:	9b04      	ldr	r3, [sp, #16]
 800cb36:	321c      	adds	r2, #28
 800cb38:	4413      	add	r3, r2
 800cb3a:	9304      	str	r3, [sp, #16]
 800cb3c:	9b06      	ldr	r3, [sp, #24]
 800cb3e:	4416      	add	r6, r2
 800cb40:	4413      	add	r3, r2
 800cb42:	e78a      	b.n	800ca5a <_dtoa_r+0x742>
 800cb44:	4602      	mov	r2, r0
 800cb46:	e7f5      	b.n	800cb34 <_dtoa_r+0x81c>
 800cb48:	f1ba 0f00 	cmp.w	sl, #0
 800cb4c:	f8cd 8014 	str.w	r8, [sp, #20]
 800cb50:	46d3      	mov	fp, sl
 800cb52:	dc21      	bgt.n	800cb98 <_dtoa_r+0x880>
 800cb54:	9b07      	ldr	r3, [sp, #28]
 800cb56:	2b02      	cmp	r3, #2
 800cb58:	dd1e      	ble.n	800cb98 <_dtoa_r+0x880>
 800cb5a:	f1bb 0f00 	cmp.w	fp, #0
 800cb5e:	f47f addc 	bne.w	800c71a <_dtoa_r+0x402>
 800cb62:	4621      	mov	r1, r4
 800cb64:	465b      	mov	r3, fp
 800cb66:	2205      	movs	r2, #5
 800cb68:	4648      	mov	r0, r9
 800cb6a:	f000 fa95 	bl	800d098 <__multadd>
 800cb6e:	4601      	mov	r1, r0
 800cb70:	4604      	mov	r4, r0
 800cb72:	9801      	ldr	r0, [sp, #4]
 800cb74:	f000 fcea 	bl	800d54c <__mcmp>
 800cb78:	2800      	cmp	r0, #0
 800cb7a:	f77f adce 	ble.w	800c71a <_dtoa_r+0x402>
 800cb7e:	463e      	mov	r6, r7
 800cb80:	2331      	movs	r3, #49	@ 0x31
 800cb82:	f806 3b01 	strb.w	r3, [r6], #1
 800cb86:	9b05      	ldr	r3, [sp, #20]
 800cb88:	3301      	adds	r3, #1
 800cb8a:	9305      	str	r3, [sp, #20]
 800cb8c:	e5c9      	b.n	800c722 <_dtoa_r+0x40a>
 800cb8e:	f8cd 8014 	str.w	r8, [sp, #20]
 800cb92:	4654      	mov	r4, sl
 800cb94:	4625      	mov	r5, r4
 800cb96:	e7f2      	b.n	800cb7e <_dtoa_r+0x866>
 800cb98:	9b08      	ldr	r3, [sp, #32]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	f000 8102 	beq.w	800cda4 <_dtoa_r+0xa8c>
 800cba0:	2e00      	cmp	r6, #0
 800cba2:	dd05      	ble.n	800cbb0 <_dtoa_r+0x898>
 800cba4:	4629      	mov	r1, r5
 800cba6:	4632      	mov	r2, r6
 800cba8:	4648      	mov	r0, r9
 800cbaa:	f000 fc63 	bl	800d474 <__lshift>
 800cbae:	4605      	mov	r5, r0
 800cbb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d058      	beq.n	800cc68 <_dtoa_r+0x950>
 800cbb6:	6869      	ldr	r1, [r5, #4]
 800cbb8:	4648      	mov	r0, r9
 800cbba:	f000 fa0b 	bl	800cfd4 <_Balloc>
 800cbbe:	4606      	mov	r6, r0
 800cbc0:	b928      	cbnz	r0, 800cbce <_dtoa_r+0x8b6>
 800cbc2:	4b82      	ldr	r3, [pc, #520]	@ (800cdcc <_dtoa_r+0xab4>)
 800cbc4:	4602      	mov	r2, r0
 800cbc6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cbca:	f7ff bbbe 	b.w	800c34a <_dtoa_r+0x32>
 800cbce:	692a      	ldr	r2, [r5, #16]
 800cbd0:	3202      	adds	r2, #2
 800cbd2:	0092      	lsls	r2, r2, #2
 800cbd4:	f105 010c 	add.w	r1, r5, #12
 800cbd8:	300c      	adds	r0, #12
 800cbda:	f7ff fafe 	bl	800c1da <memcpy>
 800cbde:	2201      	movs	r2, #1
 800cbe0:	4631      	mov	r1, r6
 800cbe2:	4648      	mov	r0, r9
 800cbe4:	f000 fc46 	bl	800d474 <__lshift>
 800cbe8:	1c7b      	adds	r3, r7, #1
 800cbea:	9304      	str	r3, [sp, #16]
 800cbec:	eb07 030b 	add.w	r3, r7, fp
 800cbf0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbf2:	9b02      	ldr	r3, [sp, #8]
 800cbf4:	f003 0301 	and.w	r3, r3, #1
 800cbf8:	46a8      	mov	r8, r5
 800cbfa:	9308      	str	r3, [sp, #32]
 800cbfc:	4605      	mov	r5, r0
 800cbfe:	9b04      	ldr	r3, [sp, #16]
 800cc00:	9801      	ldr	r0, [sp, #4]
 800cc02:	4621      	mov	r1, r4
 800cc04:	f103 3bff 	add.w	fp, r3, #4294967295
 800cc08:	f7ff fafc 	bl	800c204 <quorem>
 800cc0c:	4641      	mov	r1, r8
 800cc0e:	9002      	str	r0, [sp, #8]
 800cc10:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cc14:	9801      	ldr	r0, [sp, #4]
 800cc16:	f000 fc99 	bl	800d54c <__mcmp>
 800cc1a:	462a      	mov	r2, r5
 800cc1c:	9006      	str	r0, [sp, #24]
 800cc1e:	4621      	mov	r1, r4
 800cc20:	4648      	mov	r0, r9
 800cc22:	f000 fcaf 	bl	800d584 <__mdiff>
 800cc26:	68c2      	ldr	r2, [r0, #12]
 800cc28:	4606      	mov	r6, r0
 800cc2a:	b9fa      	cbnz	r2, 800cc6c <_dtoa_r+0x954>
 800cc2c:	4601      	mov	r1, r0
 800cc2e:	9801      	ldr	r0, [sp, #4]
 800cc30:	f000 fc8c 	bl	800d54c <__mcmp>
 800cc34:	4602      	mov	r2, r0
 800cc36:	4631      	mov	r1, r6
 800cc38:	4648      	mov	r0, r9
 800cc3a:	920a      	str	r2, [sp, #40]	@ 0x28
 800cc3c:	f000 fa0a 	bl	800d054 <_Bfree>
 800cc40:	9b07      	ldr	r3, [sp, #28]
 800cc42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc44:	9e04      	ldr	r6, [sp, #16]
 800cc46:	ea42 0103 	orr.w	r1, r2, r3
 800cc4a:	9b08      	ldr	r3, [sp, #32]
 800cc4c:	4319      	orrs	r1, r3
 800cc4e:	d10f      	bne.n	800cc70 <_dtoa_r+0x958>
 800cc50:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cc54:	d028      	beq.n	800cca8 <_dtoa_r+0x990>
 800cc56:	9b06      	ldr	r3, [sp, #24]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	dd02      	ble.n	800cc62 <_dtoa_r+0x94a>
 800cc5c:	9b02      	ldr	r3, [sp, #8]
 800cc5e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800cc62:	f88b a000 	strb.w	sl, [fp]
 800cc66:	e55e      	b.n	800c726 <_dtoa_r+0x40e>
 800cc68:	4628      	mov	r0, r5
 800cc6a:	e7bd      	b.n	800cbe8 <_dtoa_r+0x8d0>
 800cc6c:	2201      	movs	r2, #1
 800cc6e:	e7e2      	b.n	800cc36 <_dtoa_r+0x91e>
 800cc70:	9b06      	ldr	r3, [sp, #24]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	db04      	blt.n	800cc80 <_dtoa_r+0x968>
 800cc76:	9907      	ldr	r1, [sp, #28]
 800cc78:	430b      	orrs	r3, r1
 800cc7a:	9908      	ldr	r1, [sp, #32]
 800cc7c:	430b      	orrs	r3, r1
 800cc7e:	d120      	bne.n	800ccc2 <_dtoa_r+0x9aa>
 800cc80:	2a00      	cmp	r2, #0
 800cc82:	ddee      	ble.n	800cc62 <_dtoa_r+0x94a>
 800cc84:	9901      	ldr	r1, [sp, #4]
 800cc86:	2201      	movs	r2, #1
 800cc88:	4648      	mov	r0, r9
 800cc8a:	f000 fbf3 	bl	800d474 <__lshift>
 800cc8e:	4621      	mov	r1, r4
 800cc90:	9001      	str	r0, [sp, #4]
 800cc92:	f000 fc5b 	bl	800d54c <__mcmp>
 800cc96:	2800      	cmp	r0, #0
 800cc98:	dc03      	bgt.n	800cca2 <_dtoa_r+0x98a>
 800cc9a:	d1e2      	bne.n	800cc62 <_dtoa_r+0x94a>
 800cc9c:	f01a 0f01 	tst.w	sl, #1
 800cca0:	d0df      	beq.n	800cc62 <_dtoa_r+0x94a>
 800cca2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cca6:	d1d9      	bne.n	800cc5c <_dtoa_r+0x944>
 800cca8:	2339      	movs	r3, #57	@ 0x39
 800ccaa:	f88b 3000 	strb.w	r3, [fp]
 800ccae:	4633      	mov	r3, r6
 800ccb0:	461e      	mov	r6, r3
 800ccb2:	3b01      	subs	r3, #1
 800ccb4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ccb8:	2a39      	cmp	r2, #57	@ 0x39
 800ccba:	d052      	beq.n	800cd62 <_dtoa_r+0xa4a>
 800ccbc:	3201      	adds	r2, #1
 800ccbe:	701a      	strb	r2, [r3, #0]
 800ccc0:	e531      	b.n	800c726 <_dtoa_r+0x40e>
 800ccc2:	2a00      	cmp	r2, #0
 800ccc4:	dd07      	ble.n	800ccd6 <_dtoa_r+0x9be>
 800ccc6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ccca:	d0ed      	beq.n	800cca8 <_dtoa_r+0x990>
 800cccc:	f10a 0301 	add.w	r3, sl, #1
 800ccd0:	f88b 3000 	strb.w	r3, [fp]
 800ccd4:	e527      	b.n	800c726 <_dtoa_r+0x40e>
 800ccd6:	9b04      	ldr	r3, [sp, #16]
 800ccd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccda:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ccde:	4293      	cmp	r3, r2
 800cce0:	d029      	beq.n	800cd36 <_dtoa_r+0xa1e>
 800cce2:	9901      	ldr	r1, [sp, #4]
 800cce4:	2300      	movs	r3, #0
 800cce6:	220a      	movs	r2, #10
 800cce8:	4648      	mov	r0, r9
 800ccea:	f000 f9d5 	bl	800d098 <__multadd>
 800ccee:	45a8      	cmp	r8, r5
 800ccf0:	9001      	str	r0, [sp, #4]
 800ccf2:	f04f 0300 	mov.w	r3, #0
 800ccf6:	f04f 020a 	mov.w	r2, #10
 800ccfa:	4641      	mov	r1, r8
 800ccfc:	4648      	mov	r0, r9
 800ccfe:	d107      	bne.n	800cd10 <_dtoa_r+0x9f8>
 800cd00:	f000 f9ca 	bl	800d098 <__multadd>
 800cd04:	4680      	mov	r8, r0
 800cd06:	4605      	mov	r5, r0
 800cd08:	9b04      	ldr	r3, [sp, #16]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	9304      	str	r3, [sp, #16]
 800cd0e:	e776      	b.n	800cbfe <_dtoa_r+0x8e6>
 800cd10:	f000 f9c2 	bl	800d098 <__multadd>
 800cd14:	4629      	mov	r1, r5
 800cd16:	4680      	mov	r8, r0
 800cd18:	2300      	movs	r3, #0
 800cd1a:	220a      	movs	r2, #10
 800cd1c:	4648      	mov	r0, r9
 800cd1e:	f000 f9bb 	bl	800d098 <__multadd>
 800cd22:	4605      	mov	r5, r0
 800cd24:	e7f0      	b.n	800cd08 <_dtoa_r+0x9f0>
 800cd26:	f1bb 0f00 	cmp.w	fp, #0
 800cd2a:	bfcc      	ite	gt
 800cd2c:	465e      	movgt	r6, fp
 800cd2e:	2601      	movle	r6, #1
 800cd30:	443e      	add	r6, r7
 800cd32:	f04f 0800 	mov.w	r8, #0
 800cd36:	9901      	ldr	r1, [sp, #4]
 800cd38:	2201      	movs	r2, #1
 800cd3a:	4648      	mov	r0, r9
 800cd3c:	f000 fb9a 	bl	800d474 <__lshift>
 800cd40:	4621      	mov	r1, r4
 800cd42:	9001      	str	r0, [sp, #4]
 800cd44:	f000 fc02 	bl	800d54c <__mcmp>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	dcb0      	bgt.n	800ccae <_dtoa_r+0x996>
 800cd4c:	d102      	bne.n	800cd54 <_dtoa_r+0xa3c>
 800cd4e:	f01a 0f01 	tst.w	sl, #1
 800cd52:	d1ac      	bne.n	800ccae <_dtoa_r+0x996>
 800cd54:	4633      	mov	r3, r6
 800cd56:	461e      	mov	r6, r3
 800cd58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd5c:	2a30      	cmp	r2, #48	@ 0x30
 800cd5e:	d0fa      	beq.n	800cd56 <_dtoa_r+0xa3e>
 800cd60:	e4e1      	b.n	800c726 <_dtoa_r+0x40e>
 800cd62:	429f      	cmp	r7, r3
 800cd64:	d1a4      	bne.n	800ccb0 <_dtoa_r+0x998>
 800cd66:	9b05      	ldr	r3, [sp, #20]
 800cd68:	3301      	adds	r3, #1
 800cd6a:	9305      	str	r3, [sp, #20]
 800cd6c:	2331      	movs	r3, #49	@ 0x31
 800cd6e:	703b      	strb	r3, [r7, #0]
 800cd70:	e4d9      	b.n	800c726 <_dtoa_r+0x40e>
 800cd72:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cd74:	4f16      	ldr	r7, [pc, #88]	@ (800cdd0 <_dtoa_r+0xab8>)
 800cd76:	b11b      	cbz	r3, 800cd80 <_dtoa_r+0xa68>
 800cd78:	f107 0308 	add.w	r3, r7, #8
 800cd7c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cd7e:	6013      	str	r3, [r2, #0]
 800cd80:	4638      	mov	r0, r7
 800cd82:	b011      	add	sp, #68	@ 0x44
 800cd84:	ecbd 8b02 	vpop	{d8}
 800cd88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd8c:	9b07      	ldr	r3, [sp, #28]
 800cd8e:	2b01      	cmp	r3, #1
 800cd90:	f77f ae2c 	ble.w	800c9ec <_dtoa_r+0x6d4>
 800cd94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd96:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd98:	2001      	movs	r0, #1
 800cd9a:	e64c      	b.n	800ca36 <_dtoa_r+0x71e>
 800cd9c:	f1bb 0f00 	cmp.w	fp, #0
 800cda0:	f77f aed8 	ble.w	800cb54 <_dtoa_r+0x83c>
 800cda4:	463e      	mov	r6, r7
 800cda6:	9801      	ldr	r0, [sp, #4]
 800cda8:	4621      	mov	r1, r4
 800cdaa:	f7ff fa2b 	bl	800c204 <quorem>
 800cdae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cdb2:	f806 ab01 	strb.w	sl, [r6], #1
 800cdb6:	1bf2      	subs	r2, r6, r7
 800cdb8:	4593      	cmp	fp, r2
 800cdba:	ddb4      	ble.n	800cd26 <_dtoa_r+0xa0e>
 800cdbc:	9901      	ldr	r1, [sp, #4]
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	220a      	movs	r2, #10
 800cdc2:	4648      	mov	r0, r9
 800cdc4:	f000 f968 	bl	800d098 <__multadd>
 800cdc8:	9001      	str	r0, [sp, #4]
 800cdca:	e7ec      	b.n	800cda6 <_dtoa_r+0xa8e>
 800cdcc:	0800f85d 	.word	0x0800f85d
 800cdd0:	0800f7e1 	.word	0x0800f7e1

0800cdd4 <_free_r>:
 800cdd4:	b538      	push	{r3, r4, r5, lr}
 800cdd6:	4605      	mov	r5, r0
 800cdd8:	2900      	cmp	r1, #0
 800cdda:	d041      	beq.n	800ce60 <_free_r+0x8c>
 800cddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cde0:	1f0c      	subs	r4, r1, #4
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	bfb8      	it	lt
 800cde6:	18e4      	addlt	r4, r4, r3
 800cde8:	f000 f8e8 	bl	800cfbc <__malloc_lock>
 800cdec:	4a1d      	ldr	r2, [pc, #116]	@ (800ce64 <_free_r+0x90>)
 800cdee:	6813      	ldr	r3, [r2, #0]
 800cdf0:	b933      	cbnz	r3, 800ce00 <_free_r+0x2c>
 800cdf2:	6063      	str	r3, [r4, #4]
 800cdf4:	6014      	str	r4, [r2, #0]
 800cdf6:	4628      	mov	r0, r5
 800cdf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdfc:	f000 b8e4 	b.w	800cfc8 <__malloc_unlock>
 800ce00:	42a3      	cmp	r3, r4
 800ce02:	d908      	bls.n	800ce16 <_free_r+0x42>
 800ce04:	6820      	ldr	r0, [r4, #0]
 800ce06:	1821      	adds	r1, r4, r0
 800ce08:	428b      	cmp	r3, r1
 800ce0a:	bf01      	itttt	eq
 800ce0c:	6819      	ldreq	r1, [r3, #0]
 800ce0e:	685b      	ldreq	r3, [r3, #4]
 800ce10:	1809      	addeq	r1, r1, r0
 800ce12:	6021      	streq	r1, [r4, #0]
 800ce14:	e7ed      	b.n	800cdf2 <_free_r+0x1e>
 800ce16:	461a      	mov	r2, r3
 800ce18:	685b      	ldr	r3, [r3, #4]
 800ce1a:	b10b      	cbz	r3, 800ce20 <_free_r+0x4c>
 800ce1c:	42a3      	cmp	r3, r4
 800ce1e:	d9fa      	bls.n	800ce16 <_free_r+0x42>
 800ce20:	6811      	ldr	r1, [r2, #0]
 800ce22:	1850      	adds	r0, r2, r1
 800ce24:	42a0      	cmp	r0, r4
 800ce26:	d10b      	bne.n	800ce40 <_free_r+0x6c>
 800ce28:	6820      	ldr	r0, [r4, #0]
 800ce2a:	4401      	add	r1, r0
 800ce2c:	1850      	adds	r0, r2, r1
 800ce2e:	4283      	cmp	r3, r0
 800ce30:	6011      	str	r1, [r2, #0]
 800ce32:	d1e0      	bne.n	800cdf6 <_free_r+0x22>
 800ce34:	6818      	ldr	r0, [r3, #0]
 800ce36:	685b      	ldr	r3, [r3, #4]
 800ce38:	6053      	str	r3, [r2, #4]
 800ce3a:	4408      	add	r0, r1
 800ce3c:	6010      	str	r0, [r2, #0]
 800ce3e:	e7da      	b.n	800cdf6 <_free_r+0x22>
 800ce40:	d902      	bls.n	800ce48 <_free_r+0x74>
 800ce42:	230c      	movs	r3, #12
 800ce44:	602b      	str	r3, [r5, #0]
 800ce46:	e7d6      	b.n	800cdf6 <_free_r+0x22>
 800ce48:	6820      	ldr	r0, [r4, #0]
 800ce4a:	1821      	adds	r1, r4, r0
 800ce4c:	428b      	cmp	r3, r1
 800ce4e:	bf04      	itt	eq
 800ce50:	6819      	ldreq	r1, [r3, #0]
 800ce52:	685b      	ldreq	r3, [r3, #4]
 800ce54:	6063      	str	r3, [r4, #4]
 800ce56:	bf04      	itt	eq
 800ce58:	1809      	addeq	r1, r1, r0
 800ce5a:	6021      	streq	r1, [r4, #0]
 800ce5c:	6054      	str	r4, [r2, #4]
 800ce5e:	e7ca      	b.n	800cdf6 <_free_r+0x22>
 800ce60:	bd38      	pop	{r3, r4, r5, pc}
 800ce62:	bf00      	nop
 800ce64:	2400508c 	.word	0x2400508c

0800ce68 <malloc>:
 800ce68:	4b02      	ldr	r3, [pc, #8]	@ (800ce74 <malloc+0xc>)
 800ce6a:	4601      	mov	r1, r0
 800ce6c:	6818      	ldr	r0, [r3, #0]
 800ce6e:	f000 b825 	b.w	800cebc <_malloc_r>
 800ce72:	bf00      	nop
 800ce74:	24000020 	.word	0x24000020

0800ce78 <sbrk_aligned>:
 800ce78:	b570      	push	{r4, r5, r6, lr}
 800ce7a:	4e0f      	ldr	r6, [pc, #60]	@ (800ceb8 <sbrk_aligned+0x40>)
 800ce7c:	460c      	mov	r4, r1
 800ce7e:	6831      	ldr	r1, [r6, #0]
 800ce80:	4605      	mov	r5, r0
 800ce82:	b911      	cbnz	r1, 800ce8a <sbrk_aligned+0x12>
 800ce84:	f001 fdb4 	bl	800e9f0 <_sbrk_r>
 800ce88:	6030      	str	r0, [r6, #0]
 800ce8a:	4621      	mov	r1, r4
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	f001 fdaf 	bl	800e9f0 <_sbrk_r>
 800ce92:	1c43      	adds	r3, r0, #1
 800ce94:	d103      	bne.n	800ce9e <sbrk_aligned+0x26>
 800ce96:	f04f 34ff 	mov.w	r4, #4294967295
 800ce9a:	4620      	mov	r0, r4
 800ce9c:	bd70      	pop	{r4, r5, r6, pc}
 800ce9e:	1cc4      	adds	r4, r0, #3
 800cea0:	f024 0403 	bic.w	r4, r4, #3
 800cea4:	42a0      	cmp	r0, r4
 800cea6:	d0f8      	beq.n	800ce9a <sbrk_aligned+0x22>
 800cea8:	1a21      	subs	r1, r4, r0
 800ceaa:	4628      	mov	r0, r5
 800ceac:	f001 fda0 	bl	800e9f0 <_sbrk_r>
 800ceb0:	3001      	adds	r0, #1
 800ceb2:	d1f2      	bne.n	800ce9a <sbrk_aligned+0x22>
 800ceb4:	e7ef      	b.n	800ce96 <sbrk_aligned+0x1e>
 800ceb6:	bf00      	nop
 800ceb8:	24005088 	.word	0x24005088

0800cebc <_malloc_r>:
 800cebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cec0:	1ccd      	adds	r5, r1, #3
 800cec2:	f025 0503 	bic.w	r5, r5, #3
 800cec6:	3508      	adds	r5, #8
 800cec8:	2d0c      	cmp	r5, #12
 800ceca:	bf38      	it	cc
 800cecc:	250c      	movcc	r5, #12
 800cece:	2d00      	cmp	r5, #0
 800ced0:	4606      	mov	r6, r0
 800ced2:	db01      	blt.n	800ced8 <_malloc_r+0x1c>
 800ced4:	42a9      	cmp	r1, r5
 800ced6:	d904      	bls.n	800cee2 <_malloc_r+0x26>
 800ced8:	230c      	movs	r3, #12
 800ceda:	6033      	str	r3, [r6, #0]
 800cedc:	2000      	movs	r0, #0
 800cede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cee2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cfb8 <_malloc_r+0xfc>
 800cee6:	f000 f869 	bl	800cfbc <__malloc_lock>
 800ceea:	f8d8 3000 	ldr.w	r3, [r8]
 800ceee:	461c      	mov	r4, r3
 800cef0:	bb44      	cbnz	r4, 800cf44 <_malloc_r+0x88>
 800cef2:	4629      	mov	r1, r5
 800cef4:	4630      	mov	r0, r6
 800cef6:	f7ff ffbf 	bl	800ce78 <sbrk_aligned>
 800cefa:	1c43      	adds	r3, r0, #1
 800cefc:	4604      	mov	r4, r0
 800cefe:	d158      	bne.n	800cfb2 <_malloc_r+0xf6>
 800cf00:	f8d8 4000 	ldr.w	r4, [r8]
 800cf04:	4627      	mov	r7, r4
 800cf06:	2f00      	cmp	r7, #0
 800cf08:	d143      	bne.n	800cf92 <_malloc_r+0xd6>
 800cf0a:	2c00      	cmp	r4, #0
 800cf0c:	d04b      	beq.n	800cfa6 <_malloc_r+0xea>
 800cf0e:	6823      	ldr	r3, [r4, #0]
 800cf10:	4639      	mov	r1, r7
 800cf12:	4630      	mov	r0, r6
 800cf14:	eb04 0903 	add.w	r9, r4, r3
 800cf18:	f001 fd6a 	bl	800e9f0 <_sbrk_r>
 800cf1c:	4581      	cmp	r9, r0
 800cf1e:	d142      	bne.n	800cfa6 <_malloc_r+0xea>
 800cf20:	6821      	ldr	r1, [r4, #0]
 800cf22:	1a6d      	subs	r5, r5, r1
 800cf24:	4629      	mov	r1, r5
 800cf26:	4630      	mov	r0, r6
 800cf28:	f7ff ffa6 	bl	800ce78 <sbrk_aligned>
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	d03a      	beq.n	800cfa6 <_malloc_r+0xea>
 800cf30:	6823      	ldr	r3, [r4, #0]
 800cf32:	442b      	add	r3, r5
 800cf34:	6023      	str	r3, [r4, #0]
 800cf36:	f8d8 3000 	ldr.w	r3, [r8]
 800cf3a:	685a      	ldr	r2, [r3, #4]
 800cf3c:	bb62      	cbnz	r2, 800cf98 <_malloc_r+0xdc>
 800cf3e:	f8c8 7000 	str.w	r7, [r8]
 800cf42:	e00f      	b.n	800cf64 <_malloc_r+0xa8>
 800cf44:	6822      	ldr	r2, [r4, #0]
 800cf46:	1b52      	subs	r2, r2, r5
 800cf48:	d420      	bmi.n	800cf8c <_malloc_r+0xd0>
 800cf4a:	2a0b      	cmp	r2, #11
 800cf4c:	d917      	bls.n	800cf7e <_malloc_r+0xc2>
 800cf4e:	1961      	adds	r1, r4, r5
 800cf50:	42a3      	cmp	r3, r4
 800cf52:	6025      	str	r5, [r4, #0]
 800cf54:	bf18      	it	ne
 800cf56:	6059      	strne	r1, [r3, #4]
 800cf58:	6863      	ldr	r3, [r4, #4]
 800cf5a:	bf08      	it	eq
 800cf5c:	f8c8 1000 	streq.w	r1, [r8]
 800cf60:	5162      	str	r2, [r4, r5]
 800cf62:	604b      	str	r3, [r1, #4]
 800cf64:	4630      	mov	r0, r6
 800cf66:	f000 f82f 	bl	800cfc8 <__malloc_unlock>
 800cf6a:	f104 000b 	add.w	r0, r4, #11
 800cf6e:	1d23      	adds	r3, r4, #4
 800cf70:	f020 0007 	bic.w	r0, r0, #7
 800cf74:	1ac2      	subs	r2, r0, r3
 800cf76:	bf1c      	itt	ne
 800cf78:	1a1b      	subne	r3, r3, r0
 800cf7a:	50a3      	strne	r3, [r4, r2]
 800cf7c:	e7af      	b.n	800cede <_malloc_r+0x22>
 800cf7e:	6862      	ldr	r2, [r4, #4]
 800cf80:	42a3      	cmp	r3, r4
 800cf82:	bf0c      	ite	eq
 800cf84:	f8c8 2000 	streq.w	r2, [r8]
 800cf88:	605a      	strne	r2, [r3, #4]
 800cf8a:	e7eb      	b.n	800cf64 <_malloc_r+0xa8>
 800cf8c:	4623      	mov	r3, r4
 800cf8e:	6864      	ldr	r4, [r4, #4]
 800cf90:	e7ae      	b.n	800cef0 <_malloc_r+0x34>
 800cf92:	463c      	mov	r4, r7
 800cf94:	687f      	ldr	r7, [r7, #4]
 800cf96:	e7b6      	b.n	800cf06 <_malloc_r+0x4a>
 800cf98:	461a      	mov	r2, r3
 800cf9a:	685b      	ldr	r3, [r3, #4]
 800cf9c:	42a3      	cmp	r3, r4
 800cf9e:	d1fb      	bne.n	800cf98 <_malloc_r+0xdc>
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	6053      	str	r3, [r2, #4]
 800cfa4:	e7de      	b.n	800cf64 <_malloc_r+0xa8>
 800cfa6:	230c      	movs	r3, #12
 800cfa8:	6033      	str	r3, [r6, #0]
 800cfaa:	4630      	mov	r0, r6
 800cfac:	f000 f80c 	bl	800cfc8 <__malloc_unlock>
 800cfb0:	e794      	b.n	800cedc <_malloc_r+0x20>
 800cfb2:	6005      	str	r5, [r0, #0]
 800cfb4:	e7d6      	b.n	800cf64 <_malloc_r+0xa8>
 800cfb6:	bf00      	nop
 800cfb8:	2400508c 	.word	0x2400508c

0800cfbc <__malloc_lock>:
 800cfbc:	4801      	ldr	r0, [pc, #4]	@ (800cfc4 <__malloc_lock+0x8>)
 800cfbe:	f7ff b90a 	b.w	800c1d6 <__retarget_lock_acquire_recursive>
 800cfc2:	bf00      	nop
 800cfc4:	24005084 	.word	0x24005084

0800cfc8 <__malloc_unlock>:
 800cfc8:	4801      	ldr	r0, [pc, #4]	@ (800cfd0 <__malloc_unlock+0x8>)
 800cfca:	f7ff b905 	b.w	800c1d8 <__retarget_lock_release_recursive>
 800cfce:	bf00      	nop
 800cfd0:	24005084 	.word	0x24005084

0800cfd4 <_Balloc>:
 800cfd4:	b570      	push	{r4, r5, r6, lr}
 800cfd6:	69c6      	ldr	r6, [r0, #28]
 800cfd8:	4604      	mov	r4, r0
 800cfda:	460d      	mov	r5, r1
 800cfdc:	b976      	cbnz	r6, 800cffc <_Balloc+0x28>
 800cfde:	2010      	movs	r0, #16
 800cfe0:	f7ff ff42 	bl	800ce68 <malloc>
 800cfe4:	4602      	mov	r2, r0
 800cfe6:	61e0      	str	r0, [r4, #28]
 800cfe8:	b920      	cbnz	r0, 800cff4 <_Balloc+0x20>
 800cfea:	4b18      	ldr	r3, [pc, #96]	@ (800d04c <_Balloc+0x78>)
 800cfec:	4818      	ldr	r0, [pc, #96]	@ (800d050 <_Balloc+0x7c>)
 800cfee:	216b      	movs	r1, #107	@ 0x6b
 800cff0:	f001 fd16 	bl	800ea20 <__assert_func>
 800cff4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cff8:	6006      	str	r6, [r0, #0]
 800cffa:	60c6      	str	r6, [r0, #12]
 800cffc:	69e6      	ldr	r6, [r4, #28]
 800cffe:	68f3      	ldr	r3, [r6, #12]
 800d000:	b183      	cbz	r3, 800d024 <_Balloc+0x50>
 800d002:	69e3      	ldr	r3, [r4, #28]
 800d004:	68db      	ldr	r3, [r3, #12]
 800d006:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d00a:	b9b8      	cbnz	r0, 800d03c <_Balloc+0x68>
 800d00c:	2101      	movs	r1, #1
 800d00e:	fa01 f605 	lsl.w	r6, r1, r5
 800d012:	1d72      	adds	r2, r6, #5
 800d014:	0092      	lsls	r2, r2, #2
 800d016:	4620      	mov	r0, r4
 800d018:	f001 fd20 	bl	800ea5c <_calloc_r>
 800d01c:	b160      	cbz	r0, 800d038 <_Balloc+0x64>
 800d01e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d022:	e00e      	b.n	800d042 <_Balloc+0x6e>
 800d024:	2221      	movs	r2, #33	@ 0x21
 800d026:	2104      	movs	r1, #4
 800d028:	4620      	mov	r0, r4
 800d02a:	f001 fd17 	bl	800ea5c <_calloc_r>
 800d02e:	69e3      	ldr	r3, [r4, #28]
 800d030:	60f0      	str	r0, [r6, #12]
 800d032:	68db      	ldr	r3, [r3, #12]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d1e4      	bne.n	800d002 <_Balloc+0x2e>
 800d038:	2000      	movs	r0, #0
 800d03a:	bd70      	pop	{r4, r5, r6, pc}
 800d03c:	6802      	ldr	r2, [r0, #0]
 800d03e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d042:	2300      	movs	r3, #0
 800d044:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d048:	e7f7      	b.n	800d03a <_Balloc+0x66>
 800d04a:	bf00      	nop
 800d04c:	0800f7ee 	.word	0x0800f7ee
 800d050:	0800f86e 	.word	0x0800f86e

0800d054 <_Bfree>:
 800d054:	b570      	push	{r4, r5, r6, lr}
 800d056:	69c6      	ldr	r6, [r0, #28]
 800d058:	4605      	mov	r5, r0
 800d05a:	460c      	mov	r4, r1
 800d05c:	b976      	cbnz	r6, 800d07c <_Bfree+0x28>
 800d05e:	2010      	movs	r0, #16
 800d060:	f7ff ff02 	bl	800ce68 <malloc>
 800d064:	4602      	mov	r2, r0
 800d066:	61e8      	str	r0, [r5, #28]
 800d068:	b920      	cbnz	r0, 800d074 <_Bfree+0x20>
 800d06a:	4b09      	ldr	r3, [pc, #36]	@ (800d090 <_Bfree+0x3c>)
 800d06c:	4809      	ldr	r0, [pc, #36]	@ (800d094 <_Bfree+0x40>)
 800d06e:	218f      	movs	r1, #143	@ 0x8f
 800d070:	f001 fcd6 	bl	800ea20 <__assert_func>
 800d074:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d078:	6006      	str	r6, [r0, #0]
 800d07a:	60c6      	str	r6, [r0, #12]
 800d07c:	b13c      	cbz	r4, 800d08e <_Bfree+0x3a>
 800d07e:	69eb      	ldr	r3, [r5, #28]
 800d080:	6862      	ldr	r2, [r4, #4]
 800d082:	68db      	ldr	r3, [r3, #12]
 800d084:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d088:	6021      	str	r1, [r4, #0]
 800d08a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d08e:	bd70      	pop	{r4, r5, r6, pc}
 800d090:	0800f7ee 	.word	0x0800f7ee
 800d094:	0800f86e 	.word	0x0800f86e

0800d098 <__multadd>:
 800d098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d09c:	690d      	ldr	r5, [r1, #16]
 800d09e:	4607      	mov	r7, r0
 800d0a0:	460c      	mov	r4, r1
 800d0a2:	461e      	mov	r6, r3
 800d0a4:	f101 0c14 	add.w	ip, r1, #20
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	f8dc 3000 	ldr.w	r3, [ip]
 800d0ae:	b299      	uxth	r1, r3
 800d0b0:	fb02 6101 	mla	r1, r2, r1, r6
 800d0b4:	0c1e      	lsrs	r6, r3, #16
 800d0b6:	0c0b      	lsrs	r3, r1, #16
 800d0b8:	fb02 3306 	mla	r3, r2, r6, r3
 800d0bc:	b289      	uxth	r1, r1
 800d0be:	3001      	adds	r0, #1
 800d0c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d0c4:	4285      	cmp	r5, r0
 800d0c6:	f84c 1b04 	str.w	r1, [ip], #4
 800d0ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d0ce:	dcec      	bgt.n	800d0aa <__multadd+0x12>
 800d0d0:	b30e      	cbz	r6, 800d116 <__multadd+0x7e>
 800d0d2:	68a3      	ldr	r3, [r4, #8]
 800d0d4:	42ab      	cmp	r3, r5
 800d0d6:	dc19      	bgt.n	800d10c <__multadd+0x74>
 800d0d8:	6861      	ldr	r1, [r4, #4]
 800d0da:	4638      	mov	r0, r7
 800d0dc:	3101      	adds	r1, #1
 800d0de:	f7ff ff79 	bl	800cfd4 <_Balloc>
 800d0e2:	4680      	mov	r8, r0
 800d0e4:	b928      	cbnz	r0, 800d0f2 <__multadd+0x5a>
 800d0e6:	4602      	mov	r2, r0
 800d0e8:	4b0c      	ldr	r3, [pc, #48]	@ (800d11c <__multadd+0x84>)
 800d0ea:	480d      	ldr	r0, [pc, #52]	@ (800d120 <__multadd+0x88>)
 800d0ec:	21ba      	movs	r1, #186	@ 0xba
 800d0ee:	f001 fc97 	bl	800ea20 <__assert_func>
 800d0f2:	6922      	ldr	r2, [r4, #16]
 800d0f4:	3202      	adds	r2, #2
 800d0f6:	f104 010c 	add.w	r1, r4, #12
 800d0fa:	0092      	lsls	r2, r2, #2
 800d0fc:	300c      	adds	r0, #12
 800d0fe:	f7ff f86c 	bl	800c1da <memcpy>
 800d102:	4621      	mov	r1, r4
 800d104:	4638      	mov	r0, r7
 800d106:	f7ff ffa5 	bl	800d054 <_Bfree>
 800d10a:	4644      	mov	r4, r8
 800d10c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d110:	3501      	adds	r5, #1
 800d112:	615e      	str	r6, [r3, #20]
 800d114:	6125      	str	r5, [r4, #16]
 800d116:	4620      	mov	r0, r4
 800d118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d11c:	0800f85d 	.word	0x0800f85d
 800d120:	0800f86e 	.word	0x0800f86e

0800d124 <__s2b>:
 800d124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d128:	460c      	mov	r4, r1
 800d12a:	4615      	mov	r5, r2
 800d12c:	461f      	mov	r7, r3
 800d12e:	2209      	movs	r2, #9
 800d130:	3308      	adds	r3, #8
 800d132:	4606      	mov	r6, r0
 800d134:	fb93 f3f2 	sdiv	r3, r3, r2
 800d138:	2100      	movs	r1, #0
 800d13a:	2201      	movs	r2, #1
 800d13c:	429a      	cmp	r2, r3
 800d13e:	db09      	blt.n	800d154 <__s2b+0x30>
 800d140:	4630      	mov	r0, r6
 800d142:	f7ff ff47 	bl	800cfd4 <_Balloc>
 800d146:	b940      	cbnz	r0, 800d15a <__s2b+0x36>
 800d148:	4602      	mov	r2, r0
 800d14a:	4b19      	ldr	r3, [pc, #100]	@ (800d1b0 <__s2b+0x8c>)
 800d14c:	4819      	ldr	r0, [pc, #100]	@ (800d1b4 <__s2b+0x90>)
 800d14e:	21d3      	movs	r1, #211	@ 0xd3
 800d150:	f001 fc66 	bl	800ea20 <__assert_func>
 800d154:	0052      	lsls	r2, r2, #1
 800d156:	3101      	adds	r1, #1
 800d158:	e7f0      	b.n	800d13c <__s2b+0x18>
 800d15a:	9b08      	ldr	r3, [sp, #32]
 800d15c:	6143      	str	r3, [r0, #20]
 800d15e:	2d09      	cmp	r5, #9
 800d160:	f04f 0301 	mov.w	r3, #1
 800d164:	6103      	str	r3, [r0, #16]
 800d166:	dd16      	ble.n	800d196 <__s2b+0x72>
 800d168:	f104 0909 	add.w	r9, r4, #9
 800d16c:	46c8      	mov	r8, r9
 800d16e:	442c      	add	r4, r5
 800d170:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d174:	4601      	mov	r1, r0
 800d176:	3b30      	subs	r3, #48	@ 0x30
 800d178:	220a      	movs	r2, #10
 800d17a:	4630      	mov	r0, r6
 800d17c:	f7ff ff8c 	bl	800d098 <__multadd>
 800d180:	45a0      	cmp	r8, r4
 800d182:	d1f5      	bne.n	800d170 <__s2b+0x4c>
 800d184:	f1a5 0408 	sub.w	r4, r5, #8
 800d188:	444c      	add	r4, r9
 800d18a:	1b2d      	subs	r5, r5, r4
 800d18c:	1963      	adds	r3, r4, r5
 800d18e:	42bb      	cmp	r3, r7
 800d190:	db04      	blt.n	800d19c <__s2b+0x78>
 800d192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d196:	340a      	adds	r4, #10
 800d198:	2509      	movs	r5, #9
 800d19a:	e7f6      	b.n	800d18a <__s2b+0x66>
 800d19c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d1a0:	4601      	mov	r1, r0
 800d1a2:	3b30      	subs	r3, #48	@ 0x30
 800d1a4:	220a      	movs	r2, #10
 800d1a6:	4630      	mov	r0, r6
 800d1a8:	f7ff ff76 	bl	800d098 <__multadd>
 800d1ac:	e7ee      	b.n	800d18c <__s2b+0x68>
 800d1ae:	bf00      	nop
 800d1b0:	0800f85d 	.word	0x0800f85d
 800d1b4:	0800f86e 	.word	0x0800f86e

0800d1b8 <__hi0bits>:
 800d1b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d1bc:	4603      	mov	r3, r0
 800d1be:	bf36      	itet	cc
 800d1c0:	0403      	lslcc	r3, r0, #16
 800d1c2:	2000      	movcs	r0, #0
 800d1c4:	2010      	movcc	r0, #16
 800d1c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d1ca:	bf3c      	itt	cc
 800d1cc:	021b      	lslcc	r3, r3, #8
 800d1ce:	3008      	addcc	r0, #8
 800d1d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d1d4:	bf3c      	itt	cc
 800d1d6:	011b      	lslcc	r3, r3, #4
 800d1d8:	3004      	addcc	r0, #4
 800d1da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1de:	bf3c      	itt	cc
 800d1e0:	009b      	lslcc	r3, r3, #2
 800d1e2:	3002      	addcc	r0, #2
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	db05      	blt.n	800d1f4 <__hi0bits+0x3c>
 800d1e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d1ec:	f100 0001 	add.w	r0, r0, #1
 800d1f0:	bf08      	it	eq
 800d1f2:	2020      	moveq	r0, #32
 800d1f4:	4770      	bx	lr

0800d1f6 <__lo0bits>:
 800d1f6:	6803      	ldr	r3, [r0, #0]
 800d1f8:	4602      	mov	r2, r0
 800d1fa:	f013 0007 	ands.w	r0, r3, #7
 800d1fe:	d00b      	beq.n	800d218 <__lo0bits+0x22>
 800d200:	07d9      	lsls	r1, r3, #31
 800d202:	d421      	bmi.n	800d248 <__lo0bits+0x52>
 800d204:	0798      	lsls	r0, r3, #30
 800d206:	bf49      	itett	mi
 800d208:	085b      	lsrmi	r3, r3, #1
 800d20a:	089b      	lsrpl	r3, r3, #2
 800d20c:	2001      	movmi	r0, #1
 800d20e:	6013      	strmi	r3, [r2, #0]
 800d210:	bf5c      	itt	pl
 800d212:	6013      	strpl	r3, [r2, #0]
 800d214:	2002      	movpl	r0, #2
 800d216:	4770      	bx	lr
 800d218:	b299      	uxth	r1, r3
 800d21a:	b909      	cbnz	r1, 800d220 <__lo0bits+0x2a>
 800d21c:	0c1b      	lsrs	r3, r3, #16
 800d21e:	2010      	movs	r0, #16
 800d220:	b2d9      	uxtb	r1, r3
 800d222:	b909      	cbnz	r1, 800d228 <__lo0bits+0x32>
 800d224:	3008      	adds	r0, #8
 800d226:	0a1b      	lsrs	r3, r3, #8
 800d228:	0719      	lsls	r1, r3, #28
 800d22a:	bf04      	itt	eq
 800d22c:	091b      	lsreq	r3, r3, #4
 800d22e:	3004      	addeq	r0, #4
 800d230:	0799      	lsls	r1, r3, #30
 800d232:	bf04      	itt	eq
 800d234:	089b      	lsreq	r3, r3, #2
 800d236:	3002      	addeq	r0, #2
 800d238:	07d9      	lsls	r1, r3, #31
 800d23a:	d403      	bmi.n	800d244 <__lo0bits+0x4e>
 800d23c:	085b      	lsrs	r3, r3, #1
 800d23e:	f100 0001 	add.w	r0, r0, #1
 800d242:	d003      	beq.n	800d24c <__lo0bits+0x56>
 800d244:	6013      	str	r3, [r2, #0]
 800d246:	4770      	bx	lr
 800d248:	2000      	movs	r0, #0
 800d24a:	4770      	bx	lr
 800d24c:	2020      	movs	r0, #32
 800d24e:	4770      	bx	lr

0800d250 <__i2b>:
 800d250:	b510      	push	{r4, lr}
 800d252:	460c      	mov	r4, r1
 800d254:	2101      	movs	r1, #1
 800d256:	f7ff febd 	bl	800cfd4 <_Balloc>
 800d25a:	4602      	mov	r2, r0
 800d25c:	b928      	cbnz	r0, 800d26a <__i2b+0x1a>
 800d25e:	4b05      	ldr	r3, [pc, #20]	@ (800d274 <__i2b+0x24>)
 800d260:	4805      	ldr	r0, [pc, #20]	@ (800d278 <__i2b+0x28>)
 800d262:	f240 1145 	movw	r1, #325	@ 0x145
 800d266:	f001 fbdb 	bl	800ea20 <__assert_func>
 800d26a:	2301      	movs	r3, #1
 800d26c:	6144      	str	r4, [r0, #20]
 800d26e:	6103      	str	r3, [r0, #16]
 800d270:	bd10      	pop	{r4, pc}
 800d272:	bf00      	nop
 800d274:	0800f85d 	.word	0x0800f85d
 800d278:	0800f86e 	.word	0x0800f86e

0800d27c <__multiply>:
 800d27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d280:	4617      	mov	r7, r2
 800d282:	690a      	ldr	r2, [r1, #16]
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	429a      	cmp	r2, r3
 800d288:	bfa8      	it	ge
 800d28a:	463b      	movge	r3, r7
 800d28c:	4689      	mov	r9, r1
 800d28e:	bfa4      	itt	ge
 800d290:	460f      	movge	r7, r1
 800d292:	4699      	movge	r9, r3
 800d294:	693d      	ldr	r5, [r7, #16]
 800d296:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	6879      	ldr	r1, [r7, #4]
 800d29e:	eb05 060a 	add.w	r6, r5, sl
 800d2a2:	42b3      	cmp	r3, r6
 800d2a4:	b085      	sub	sp, #20
 800d2a6:	bfb8      	it	lt
 800d2a8:	3101      	addlt	r1, #1
 800d2aa:	f7ff fe93 	bl	800cfd4 <_Balloc>
 800d2ae:	b930      	cbnz	r0, 800d2be <__multiply+0x42>
 800d2b0:	4602      	mov	r2, r0
 800d2b2:	4b41      	ldr	r3, [pc, #260]	@ (800d3b8 <__multiply+0x13c>)
 800d2b4:	4841      	ldr	r0, [pc, #260]	@ (800d3bc <__multiply+0x140>)
 800d2b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d2ba:	f001 fbb1 	bl	800ea20 <__assert_func>
 800d2be:	f100 0414 	add.w	r4, r0, #20
 800d2c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d2c6:	4623      	mov	r3, r4
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	4573      	cmp	r3, lr
 800d2cc:	d320      	bcc.n	800d310 <__multiply+0x94>
 800d2ce:	f107 0814 	add.w	r8, r7, #20
 800d2d2:	f109 0114 	add.w	r1, r9, #20
 800d2d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d2da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d2de:	9302      	str	r3, [sp, #8]
 800d2e0:	1beb      	subs	r3, r5, r7
 800d2e2:	3b15      	subs	r3, #21
 800d2e4:	f023 0303 	bic.w	r3, r3, #3
 800d2e8:	3304      	adds	r3, #4
 800d2ea:	3715      	adds	r7, #21
 800d2ec:	42bd      	cmp	r5, r7
 800d2ee:	bf38      	it	cc
 800d2f0:	2304      	movcc	r3, #4
 800d2f2:	9301      	str	r3, [sp, #4]
 800d2f4:	9b02      	ldr	r3, [sp, #8]
 800d2f6:	9103      	str	r1, [sp, #12]
 800d2f8:	428b      	cmp	r3, r1
 800d2fa:	d80c      	bhi.n	800d316 <__multiply+0x9a>
 800d2fc:	2e00      	cmp	r6, #0
 800d2fe:	dd03      	ble.n	800d308 <__multiply+0x8c>
 800d300:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d304:	2b00      	cmp	r3, #0
 800d306:	d055      	beq.n	800d3b4 <__multiply+0x138>
 800d308:	6106      	str	r6, [r0, #16]
 800d30a:	b005      	add	sp, #20
 800d30c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d310:	f843 2b04 	str.w	r2, [r3], #4
 800d314:	e7d9      	b.n	800d2ca <__multiply+0x4e>
 800d316:	f8b1 a000 	ldrh.w	sl, [r1]
 800d31a:	f1ba 0f00 	cmp.w	sl, #0
 800d31e:	d01f      	beq.n	800d360 <__multiply+0xe4>
 800d320:	46c4      	mov	ip, r8
 800d322:	46a1      	mov	r9, r4
 800d324:	2700      	movs	r7, #0
 800d326:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d32a:	f8d9 3000 	ldr.w	r3, [r9]
 800d32e:	fa1f fb82 	uxth.w	fp, r2
 800d332:	b29b      	uxth	r3, r3
 800d334:	fb0a 330b 	mla	r3, sl, fp, r3
 800d338:	443b      	add	r3, r7
 800d33a:	f8d9 7000 	ldr.w	r7, [r9]
 800d33e:	0c12      	lsrs	r2, r2, #16
 800d340:	0c3f      	lsrs	r7, r7, #16
 800d342:	fb0a 7202 	mla	r2, sl, r2, r7
 800d346:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d34a:	b29b      	uxth	r3, r3
 800d34c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d350:	4565      	cmp	r5, ip
 800d352:	f849 3b04 	str.w	r3, [r9], #4
 800d356:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d35a:	d8e4      	bhi.n	800d326 <__multiply+0xaa>
 800d35c:	9b01      	ldr	r3, [sp, #4]
 800d35e:	50e7      	str	r7, [r4, r3]
 800d360:	9b03      	ldr	r3, [sp, #12]
 800d362:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d366:	3104      	adds	r1, #4
 800d368:	f1b9 0f00 	cmp.w	r9, #0
 800d36c:	d020      	beq.n	800d3b0 <__multiply+0x134>
 800d36e:	6823      	ldr	r3, [r4, #0]
 800d370:	4647      	mov	r7, r8
 800d372:	46a4      	mov	ip, r4
 800d374:	f04f 0a00 	mov.w	sl, #0
 800d378:	f8b7 b000 	ldrh.w	fp, [r7]
 800d37c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d380:	fb09 220b 	mla	r2, r9, fp, r2
 800d384:	4452      	add	r2, sl
 800d386:	b29b      	uxth	r3, r3
 800d388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d38c:	f84c 3b04 	str.w	r3, [ip], #4
 800d390:	f857 3b04 	ldr.w	r3, [r7], #4
 800d394:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d398:	f8bc 3000 	ldrh.w	r3, [ip]
 800d39c:	fb09 330a 	mla	r3, r9, sl, r3
 800d3a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d3a4:	42bd      	cmp	r5, r7
 800d3a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d3aa:	d8e5      	bhi.n	800d378 <__multiply+0xfc>
 800d3ac:	9a01      	ldr	r2, [sp, #4]
 800d3ae:	50a3      	str	r3, [r4, r2]
 800d3b0:	3404      	adds	r4, #4
 800d3b2:	e79f      	b.n	800d2f4 <__multiply+0x78>
 800d3b4:	3e01      	subs	r6, #1
 800d3b6:	e7a1      	b.n	800d2fc <__multiply+0x80>
 800d3b8:	0800f85d 	.word	0x0800f85d
 800d3bc:	0800f86e 	.word	0x0800f86e

0800d3c0 <__pow5mult>:
 800d3c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3c4:	4615      	mov	r5, r2
 800d3c6:	f012 0203 	ands.w	r2, r2, #3
 800d3ca:	4607      	mov	r7, r0
 800d3cc:	460e      	mov	r6, r1
 800d3ce:	d007      	beq.n	800d3e0 <__pow5mult+0x20>
 800d3d0:	4c25      	ldr	r4, [pc, #148]	@ (800d468 <__pow5mult+0xa8>)
 800d3d2:	3a01      	subs	r2, #1
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d3da:	f7ff fe5d 	bl	800d098 <__multadd>
 800d3de:	4606      	mov	r6, r0
 800d3e0:	10ad      	asrs	r5, r5, #2
 800d3e2:	d03d      	beq.n	800d460 <__pow5mult+0xa0>
 800d3e4:	69fc      	ldr	r4, [r7, #28]
 800d3e6:	b97c      	cbnz	r4, 800d408 <__pow5mult+0x48>
 800d3e8:	2010      	movs	r0, #16
 800d3ea:	f7ff fd3d 	bl	800ce68 <malloc>
 800d3ee:	4602      	mov	r2, r0
 800d3f0:	61f8      	str	r0, [r7, #28]
 800d3f2:	b928      	cbnz	r0, 800d400 <__pow5mult+0x40>
 800d3f4:	4b1d      	ldr	r3, [pc, #116]	@ (800d46c <__pow5mult+0xac>)
 800d3f6:	481e      	ldr	r0, [pc, #120]	@ (800d470 <__pow5mult+0xb0>)
 800d3f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d3fc:	f001 fb10 	bl	800ea20 <__assert_func>
 800d400:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d404:	6004      	str	r4, [r0, #0]
 800d406:	60c4      	str	r4, [r0, #12]
 800d408:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d40c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d410:	b94c      	cbnz	r4, 800d426 <__pow5mult+0x66>
 800d412:	f240 2171 	movw	r1, #625	@ 0x271
 800d416:	4638      	mov	r0, r7
 800d418:	f7ff ff1a 	bl	800d250 <__i2b>
 800d41c:	2300      	movs	r3, #0
 800d41e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d422:	4604      	mov	r4, r0
 800d424:	6003      	str	r3, [r0, #0]
 800d426:	f04f 0900 	mov.w	r9, #0
 800d42a:	07eb      	lsls	r3, r5, #31
 800d42c:	d50a      	bpl.n	800d444 <__pow5mult+0x84>
 800d42e:	4631      	mov	r1, r6
 800d430:	4622      	mov	r2, r4
 800d432:	4638      	mov	r0, r7
 800d434:	f7ff ff22 	bl	800d27c <__multiply>
 800d438:	4631      	mov	r1, r6
 800d43a:	4680      	mov	r8, r0
 800d43c:	4638      	mov	r0, r7
 800d43e:	f7ff fe09 	bl	800d054 <_Bfree>
 800d442:	4646      	mov	r6, r8
 800d444:	106d      	asrs	r5, r5, #1
 800d446:	d00b      	beq.n	800d460 <__pow5mult+0xa0>
 800d448:	6820      	ldr	r0, [r4, #0]
 800d44a:	b938      	cbnz	r0, 800d45c <__pow5mult+0x9c>
 800d44c:	4622      	mov	r2, r4
 800d44e:	4621      	mov	r1, r4
 800d450:	4638      	mov	r0, r7
 800d452:	f7ff ff13 	bl	800d27c <__multiply>
 800d456:	6020      	str	r0, [r4, #0]
 800d458:	f8c0 9000 	str.w	r9, [r0]
 800d45c:	4604      	mov	r4, r0
 800d45e:	e7e4      	b.n	800d42a <__pow5mult+0x6a>
 800d460:	4630      	mov	r0, r6
 800d462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d466:	bf00      	nop
 800d468:	0800f980 	.word	0x0800f980
 800d46c:	0800f7ee 	.word	0x0800f7ee
 800d470:	0800f86e 	.word	0x0800f86e

0800d474 <__lshift>:
 800d474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d478:	460c      	mov	r4, r1
 800d47a:	6849      	ldr	r1, [r1, #4]
 800d47c:	6923      	ldr	r3, [r4, #16]
 800d47e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d482:	68a3      	ldr	r3, [r4, #8]
 800d484:	4607      	mov	r7, r0
 800d486:	4691      	mov	r9, r2
 800d488:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d48c:	f108 0601 	add.w	r6, r8, #1
 800d490:	42b3      	cmp	r3, r6
 800d492:	db0b      	blt.n	800d4ac <__lshift+0x38>
 800d494:	4638      	mov	r0, r7
 800d496:	f7ff fd9d 	bl	800cfd4 <_Balloc>
 800d49a:	4605      	mov	r5, r0
 800d49c:	b948      	cbnz	r0, 800d4b2 <__lshift+0x3e>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	4b28      	ldr	r3, [pc, #160]	@ (800d544 <__lshift+0xd0>)
 800d4a2:	4829      	ldr	r0, [pc, #164]	@ (800d548 <__lshift+0xd4>)
 800d4a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d4a8:	f001 faba 	bl	800ea20 <__assert_func>
 800d4ac:	3101      	adds	r1, #1
 800d4ae:	005b      	lsls	r3, r3, #1
 800d4b0:	e7ee      	b.n	800d490 <__lshift+0x1c>
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	f100 0114 	add.w	r1, r0, #20
 800d4b8:	f100 0210 	add.w	r2, r0, #16
 800d4bc:	4618      	mov	r0, r3
 800d4be:	4553      	cmp	r3, sl
 800d4c0:	db33      	blt.n	800d52a <__lshift+0xb6>
 800d4c2:	6920      	ldr	r0, [r4, #16]
 800d4c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d4c8:	f104 0314 	add.w	r3, r4, #20
 800d4cc:	f019 091f 	ands.w	r9, r9, #31
 800d4d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d4d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d4d8:	d02b      	beq.n	800d532 <__lshift+0xbe>
 800d4da:	f1c9 0e20 	rsb	lr, r9, #32
 800d4de:	468a      	mov	sl, r1
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	6818      	ldr	r0, [r3, #0]
 800d4e4:	fa00 f009 	lsl.w	r0, r0, r9
 800d4e8:	4310      	orrs	r0, r2
 800d4ea:	f84a 0b04 	str.w	r0, [sl], #4
 800d4ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4f2:	459c      	cmp	ip, r3
 800d4f4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d4f8:	d8f3      	bhi.n	800d4e2 <__lshift+0x6e>
 800d4fa:	ebac 0304 	sub.w	r3, ip, r4
 800d4fe:	3b15      	subs	r3, #21
 800d500:	f023 0303 	bic.w	r3, r3, #3
 800d504:	3304      	adds	r3, #4
 800d506:	f104 0015 	add.w	r0, r4, #21
 800d50a:	4560      	cmp	r0, ip
 800d50c:	bf88      	it	hi
 800d50e:	2304      	movhi	r3, #4
 800d510:	50ca      	str	r2, [r1, r3]
 800d512:	b10a      	cbz	r2, 800d518 <__lshift+0xa4>
 800d514:	f108 0602 	add.w	r6, r8, #2
 800d518:	3e01      	subs	r6, #1
 800d51a:	4638      	mov	r0, r7
 800d51c:	612e      	str	r6, [r5, #16]
 800d51e:	4621      	mov	r1, r4
 800d520:	f7ff fd98 	bl	800d054 <_Bfree>
 800d524:	4628      	mov	r0, r5
 800d526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d52a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d52e:	3301      	adds	r3, #1
 800d530:	e7c5      	b.n	800d4be <__lshift+0x4a>
 800d532:	3904      	subs	r1, #4
 800d534:	f853 2b04 	ldr.w	r2, [r3], #4
 800d538:	f841 2f04 	str.w	r2, [r1, #4]!
 800d53c:	459c      	cmp	ip, r3
 800d53e:	d8f9      	bhi.n	800d534 <__lshift+0xc0>
 800d540:	e7ea      	b.n	800d518 <__lshift+0xa4>
 800d542:	bf00      	nop
 800d544:	0800f85d 	.word	0x0800f85d
 800d548:	0800f86e 	.word	0x0800f86e

0800d54c <__mcmp>:
 800d54c:	690a      	ldr	r2, [r1, #16]
 800d54e:	4603      	mov	r3, r0
 800d550:	6900      	ldr	r0, [r0, #16]
 800d552:	1a80      	subs	r0, r0, r2
 800d554:	b530      	push	{r4, r5, lr}
 800d556:	d10e      	bne.n	800d576 <__mcmp+0x2a>
 800d558:	3314      	adds	r3, #20
 800d55a:	3114      	adds	r1, #20
 800d55c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d560:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d564:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d568:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d56c:	4295      	cmp	r5, r2
 800d56e:	d003      	beq.n	800d578 <__mcmp+0x2c>
 800d570:	d205      	bcs.n	800d57e <__mcmp+0x32>
 800d572:	f04f 30ff 	mov.w	r0, #4294967295
 800d576:	bd30      	pop	{r4, r5, pc}
 800d578:	42a3      	cmp	r3, r4
 800d57a:	d3f3      	bcc.n	800d564 <__mcmp+0x18>
 800d57c:	e7fb      	b.n	800d576 <__mcmp+0x2a>
 800d57e:	2001      	movs	r0, #1
 800d580:	e7f9      	b.n	800d576 <__mcmp+0x2a>
	...

0800d584 <__mdiff>:
 800d584:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d588:	4689      	mov	r9, r1
 800d58a:	4606      	mov	r6, r0
 800d58c:	4611      	mov	r1, r2
 800d58e:	4648      	mov	r0, r9
 800d590:	4614      	mov	r4, r2
 800d592:	f7ff ffdb 	bl	800d54c <__mcmp>
 800d596:	1e05      	subs	r5, r0, #0
 800d598:	d112      	bne.n	800d5c0 <__mdiff+0x3c>
 800d59a:	4629      	mov	r1, r5
 800d59c:	4630      	mov	r0, r6
 800d59e:	f7ff fd19 	bl	800cfd4 <_Balloc>
 800d5a2:	4602      	mov	r2, r0
 800d5a4:	b928      	cbnz	r0, 800d5b2 <__mdiff+0x2e>
 800d5a6:	4b3f      	ldr	r3, [pc, #252]	@ (800d6a4 <__mdiff+0x120>)
 800d5a8:	f240 2137 	movw	r1, #567	@ 0x237
 800d5ac:	483e      	ldr	r0, [pc, #248]	@ (800d6a8 <__mdiff+0x124>)
 800d5ae:	f001 fa37 	bl	800ea20 <__assert_func>
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d5b8:	4610      	mov	r0, r2
 800d5ba:	b003      	add	sp, #12
 800d5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c0:	bfbc      	itt	lt
 800d5c2:	464b      	movlt	r3, r9
 800d5c4:	46a1      	movlt	r9, r4
 800d5c6:	4630      	mov	r0, r6
 800d5c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d5cc:	bfba      	itte	lt
 800d5ce:	461c      	movlt	r4, r3
 800d5d0:	2501      	movlt	r5, #1
 800d5d2:	2500      	movge	r5, #0
 800d5d4:	f7ff fcfe 	bl	800cfd4 <_Balloc>
 800d5d8:	4602      	mov	r2, r0
 800d5da:	b918      	cbnz	r0, 800d5e4 <__mdiff+0x60>
 800d5dc:	4b31      	ldr	r3, [pc, #196]	@ (800d6a4 <__mdiff+0x120>)
 800d5de:	f240 2145 	movw	r1, #581	@ 0x245
 800d5e2:	e7e3      	b.n	800d5ac <__mdiff+0x28>
 800d5e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d5e8:	6926      	ldr	r6, [r4, #16]
 800d5ea:	60c5      	str	r5, [r0, #12]
 800d5ec:	f109 0310 	add.w	r3, r9, #16
 800d5f0:	f109 0514 	add.w	r5, r9, #20
 800d5f4:	f104 0e14 	add.w	lr, r4, #20
 800d5f8:	f100 0b14 	add.w	fp, r0, #20
 800d5fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d600:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d604:	9301      	str	r3, [sp, #4]
 800d606:	46d9      	mov	r9, fp
 800d608:	f04f 0c00 	mov.w	ip, #0
 800d60c:	9b01      	ldr	r3, [sp, #4]
 800d60e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d612:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d616:	9301      	str	r3, [sp, #4]
 800d618:	fa1f f38a 	uxth.w	r3, sl
 800d61c:	4619      	mov	r1, r3
 800d61e:	b283      	uxth	r3, r0
 800d620:	1acb      	subs	r3, r1, r3
 800d622:	0c00      	lsrs	r0, r0, #16
 800d624:	4463      	add	r3, ip
 800d626:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d62a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d62e:	b29b      	uxth	r3, r3
 800d630:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d634:	4576      	cmp	r6, lr
 800d636:	f849 3b04 	str.w	r3, [r9], #4
 800d63a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d63e:	d8e5      	bhi.n	800d60c <__mdiff+0x88>
 800d640:	1b33      	subs	r3, r6, r4
 800d642:	3b15      	subs	r3, #21
 800d644:	f023 0303 	bic.w	r3, r3, #3
 800d648:	3415      	adds	r4, #21
 800d64a:	3304      	adds	r3, #4
 800d64c:	42a6      	cmp	r6, r4
 800d64e:	bf38      	it	cc
 800d650:	2304      	movcc	r3, #4
 800d652:	441d      	add	r5, r3
 800d654:	445b      	add	r3, fp
 800d656:	461e      	mov	r6, r3
 800d658:	462c      	mov	r4, r5
 800d65a:	4544      	cmp	r4, r8
 800d65c:	d30e      	bcc.n	800d67c <__mdiff+0xf8>
 800d65e:	f108 0103 	add.w	r1, r8, #3
 800d662:	1b49      	subs	r1, r1, r5
 800d664:	f021 0103 	bic.w	r1, r1, #3
 800d668:	3d03      	subs	r5, #3
 800d66a:	45a8      	cmp	r8, r5
 800d66c:	bf38      	it	cc
 800d66e:	2100      	movcc	r1, #0
 800d670:	440b      	add	r3, r1
 800d672:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d676:	b191      	cbz	r1, 800d69e <__mdiff+0x11a>
 800d678:	6117      	str	r7, [r2, #16]
 800d67a:	e79d      	b.n	800d5b8 <__mdiff+0x34>
 800d67c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d680:	46e6      	mov	lr, ip
 800d682:	0c08      	lsrs	r0, r1, #16
 800d684:	fa1c fc81 	uxtah	ip, ip, r1
 800d688:	4471      	add	r1, lr
 800d68a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d68e:	b289      	uxth	r1, r1
 800d690:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d694:	f846 1b04 	str.w	r1, [r6], #4
 800d698:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d69c:	e7dd      	b.n	800d65a <__mdiff+0xd6>
 800d69e:	3f01      	subs	r7, #1
 800d6a0:	e7e7      	b.n	800d672 <__mdiff+0xee>
 800d6a2:	bf00      	nop
 800d6a4:	0800f85d 	.word	0x0800f85d
 800d6a8:	0800f86e 	.word	0x0800f86e

0800d6ac <__ulp>:
 800d6ac:	b082      	sub	sp, #8
 800d6ae:	ed8d 0b00 	vstr	d0, [sp]
 800d6b2:	9a01      	ldr	r2, [sp, #4]
 800d6b4:	4b0f      	ldr	r3, [pc, #60]	@ (800d6f4 <__ulp+0x48>)
 800d6b6:	4013      	ands	r3, r2
 800d6b8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	dc08      	bgt.n	800d6d2 <__ulp+0x26>
 800d6c0:	425b      	negs	r3, r3
 800d6c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d6c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d6ca:	da04      	bge.n	800d6d6 <__ulp+0x2a>
 800d6cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d6d0:	4113      	asrs	r3, r2
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	e008      	b.n	800d6e8 <__ulp+0x3c>
 800d6d6:	f1a2 0314 	sub.w	r3, r2, #20
 800d6da:	2b1e      	cmp	r3, #30
 800d6dc:	bfda      	itte	le
 800d6de:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d6e2:	40da      	lsrle	r2, r3
 800d6e4:	2201      	movgt	r2, #1
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	4610      	mov	r0, r2
 800d6ec:	ec41 0b10 	vmov	d0, r0, r1
 800d6f0:	b002      	add	sp, #8
 800d6f2:	4770      	bx	lr
 800d6f4:	7ff00000 	.word	0x7ff00000

0800d6f8 <__b2d>:
 800d6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6fc:	6906      	ldr	r6, [r0, #16]
 800d6fe:	f100 0814 	add.w	r8, r0, #20
 800d702:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d706:	1f37      	subs	r7, r6, #4
 800d708:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d70c:	4610      	mov	r0, r2
 800d70e:	f7ff fd53 	bl	800d1b8 <__hi0bits>
 800d712:	f1c0 0320 	rsb	r3, r0, #32
 800d716:	280a      	cmp	r0, #10
 800d718:	600b      	str	r3, [r1, #0]
 800d71a:	491b      	ldr	r1, [pc, #108]	@ (800d788 <__b2d+0x90>)
 800d71c:	dc15      	bgt.n	800d74a <__b2d+0x52>
 800d71e:	f1c0 0c0b 	rsb	ip, r0, #11
 800d722:	fa22 f30c 	lsr.w	r3, r2, ip
 800d726:	45b8      	cmp	r8, r7
 800d728:	ea43 0501 	orr.w	r5, r3, r1
 800d72c:	bf34      	ite	cc
 800d72e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d732:	2300      	movcs	r3, #0
 800d734:	3015      	adds	r0, #21
 800d736:	fa02 f000 	lsl.w	r0, r2, r0
 800d73a:	fa23 f30c 	lsr.w	r3, r3, ip
 800d73e:	4303      	orrs	r3, r0
 800d740:	461c      	mov	r4, r3
 800d742:	ec45 4b10 	vmov	d0, r4, r5
 800d746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d74a:	45b8      	cmp	r8, r7
 800d74c:	bf3a      	itte	cc
 800d74e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d752:	f1a6 0708 	subcc.w	r7, r6, #8
 800d756:	2300      	movcs	r3, #0
 800d758:	380b      	subs	r0, #11
 800d75a:	d012      	beq.n	800d782 <__b2d+0x8a>
 800d75c:	f1c0 0120 	rsb	r1, r0, #32
 800d760:	fa23 f401 	lsr.w	r4, r3, r1
 800d764:	4082      	lsls	r2, r0
 800d766:	4322      	orrs	r2, r4
 800d768:	4547      	cmp	r7, r8
 800d76a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d76e:	bf8c      	ite	hi
 800d770:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d774:	2200      	movls	r2, #0
 800d776:	4083      	lsls	r3, r0
 800d778:	40ca      	lsrs	r2, r1
 800d77a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d77e:	4313      	orrs	r3, r2
 800d780:	e7de      	b.n	800d740 <__b2d+0x48>
 800d782:	ea42 0501 	orr.w	r5, r2, r1
 800d786:	e7db      	b.n	800d740 <__b2d+0x48>
 800d788:	3ff00000 	.word	0x3ff00000

0800d78c <__d2b>:
 800d78c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d790:	460f      	mov	r7, r1
 800d792:	2101      	movs	r1, #1
 800d794:	ec59 8b10 	vmov	r8, r9, d0
 800d798:	4616      	mov	r6, r2
 800d79a:	f7ff fc1b 	bl	800cfd4 <_Balloc>
 800d79e:	4604      	mov	r4, r0
 800d7a0:	b930      	cbnz	r0, 800d7b0 <__d2b+0x24>
 800d7a2:	4602      	mov	r2, r0
 800d7a4:	4b23      	ldr	r3, [pc, #140]	@ (800d834 <__d2b+0xa8>)
 800d7a6:	4824      	ldr	r0, [pc, #144]	@ (800d838 <__d2b+0xac>)
 800d7a8:	f240 310f 	movw	r1, #783	@ 0x30f
 800d7ac:	f001 f938 	bl	800ea20 <__assert_func>
 800d7b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d7b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d7b8:	b10d      	cbz	r5, 800d7be <__d2b+0x32>
 800d7ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d7be:	9301      	str	r3, [sp, #4]
 800d7c0:	f1b8 0300 	subs.w	r3, r8, #0
 800d7c4:	d023      	beq.n	800d80e <__d2b+0x82>
 800d7c6:	4668      	mov	r0, sp
 800d7c8:	9300      	str	r3, [sp, #0]
 800d7ca:	f7ff fd14 	bl	800d1f6 <__lo0bits>
 800d7ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d7d2:	b1d0      	cbz	r0, 800d80a <__d2b+0x7e>
 800d7d4:	f1c0 0320 	rsb	r3, r0, #32
 800d7d8:	fa02 f303 	lsl.w	r3, r2, r3
 800d7dc:	430b      	orrs	r3, r1
 800d7de:	40c2      	lsrs	r2, r0
 800d7e0:	6163      	str	r3, [r4, #20]
 800d7e2:	9201      	str	r2, [sp, #4]
 800d7e4:	9b01      	ldr	r3, [sp, #4]
 800d7e6:	61a3      	str	r3, [r4, #24]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	bf0c      	ite	eq
 800d7ec:	2201      	moveq	r2, #1
 800d7ee:	2202      	movne	r2, #2
 800d7f0:	6122      	str	r2, [r4, #16]
 800d7f2:	b1a5      	cbz	r5, 800d81e <__d2b+0x92>
 800d7f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d7f8:	4405      	add	r5, r0
 800d7fa:	603d      	str	r5, [r7, #0]
 800d7fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d800:	6030      	str	r0, [r6, #0]
 800d802:	4620      	mov	r0, r4
 800d804:	b003      	add	sp, #12
 800d806:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d80a:	6161      	str	r1, [r4, #20]
 800d80c:	e7ea      	b.n	800d7e4 <__d2b+0x58>
 800d80e:	a801      	add	r0, sp, #4
 800d810:	f7ff fcf1 	bl	800d1f6 <__lo0bits>
 800d814:	9b01      	ldr	r3, [sp, #4]
 800d816:	6163      	str	r3, [r4, #20]
 800d818:	3020      	adds	r0, #32
 800d81a:	2201      	movs	r2, #1
 800d81c:	e7e8      	b.n	800d7f0 <__d2b+0x64>
 800d81e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d822:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d826:	6038      	str	r0, [r7, #0]
 800d828:	6918      	ldr	r0, [r3, #16]
 800d82a:	f7ff fcc5 	bl	800d1b8 <__hi0bits>
 800d82e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d832:	e7e5      	b.n	800d800 <__d2b+0x74>
 800d834:	0800f85d 	.word	0x0800f85d
 800d838:	0800f86e 	.word	0x0800f86e

0800d83c <__ratio>:
 800d83c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d840:	4688      	mov	r8, r1
 800d842:	4669      	mov	r1, sp
 800d844:	4681      	mov	r9, r0
 800d846:	f7ff ff57 	bl	800d6f8 <__b2d>
 800d84a:	a901      	add	r1, sp, #4
 800d84c:	4640      	mov	r0, r8
 800d84e:	ec55 4b10 	vmov	r4, r5, d0
 800d852:	f7ff ff51 	bl	800d6f8 <__b2d>
 800d856:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d85a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d85e:	1ad2      	subs	r2, r2, r3
 800d860:	e9dd 3100 	ldrd	r3, r1, [sp]
 800d864:	1a5b      	subs	r3, r3, r1
 800d866:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800d86a:	ec57 6b10 	vmov	r6, r7, d0
 800d86e:	2b00      	cmp	r3, #0
 800d870:	bfd6      	itet	le
 800d872:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d876:	462a      	movgt	r2, r5
 800d878:	463a      	movle	r2, r7
 800d87a:	46ab      	mov	fp, r5
 800d87c:	46a2      	mov	sl, r4
 800d87e:	bfce      	itee	gt
 800d880:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800d884:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800d888:	ee00 3a90 	vmovle	s1, r3
 800d88c:	ec4b ab17 	vmov	d7, sl, fp
 800d890:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800d894:	b003      	add	sp, #12
 800d896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d89a <__copybits>:
 800d89a:	3901      	subs	r1, #1
 800d89c:	b570      	push	{r4, r5, r6, lr}
 800d89e:	1149      	asrs	r1, r1, #5
 800d8a0:	6914      	ldr	r4, [r2, #16]
 800d8a2:	3101      	adds	r1, #1
 800d8a4:	f102 0314 	add.w	r3, r2, #20
 800d8a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d8ac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d8b0:	1f05      	subs	r5, r0, #4
 800d8b2:	42a3      	cmp	r3, r4
 800d8b4:	d30c      	bcc.n	800d8d0 <__copybits+0x36>
 800d8b6:	1aa3      	subs	r3, r4, r2
 800d8b8:	3b11      	subs	r3, #17
 800d8ba:	f023 0303 	bic.w	r3, r3, #3
 800d8be:	3211      	adds	r2, #17
 800d8c0:	42a2      	cmp	r2, r4
 800d8c2:	bf88      	it	hi
 800d8c4:	2300      	movhi	r3, #0
 800d8c6:	4418      	add	r0, r3
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	4288      	cmp	r0, r1
 800d8cc:	d305      	bcc.n	800d8da <__copybits+0x40>
 800d8ce:	bd70      	pop	{r4, r5, r6, pc}
 800d8d0:	f853 6b04 	ldr.w	r6, [r3], #4
 800d8d4:	f845 6f04 	str.w	r6, [r5, #4]!
 800d8d8:	e7eb      	b.n	800d8b2 <__copybits+0x18>
 800d8da:	f840 3b04 	str.w	r3, [r0], #4
 800d8de:	e7f4      	b.n	800d8ca <__copybits+0x30>

0800d8e0 <__any_on>:
 800d8e0:	f100 0214 	add.w	r2, r0, #20
 800d8e4:	6900      	ldr	r0, [r0, #16]
 800d8e6:	114b      	asrs	r3, r1, #5
 800d8e8:	4298      	cmp	r0, r3
 800d8ea:	b510      	push	{r4, lr}
 800d8ec:	db11      	blt.n	800d912 <__any_on+0x32>
 800d8ee:	dd0a      	ble.n	800d906 <__any_on+0x26>
 800d8f0:	f011 011f 	ands.w	r1, r1, #31
 800d8f4:	d007      	beq.n	800d906 <__any_on+0x26>
 800d8f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d8fa:	fa24 f001 	lsr.w	r0, r4, r1
 800d8fe:	fa00 f101 	lsl.w	r1, r0, r1
 800d902:	428c      	cmp	r4, r1
 800d904:	d10b      	bne.n	800d91e <__any_on+0x3e>
 800d906:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d90a:	4293      	cmp	r3, r2
 800d90c:	d803      	bhi.n	800d916 <__any_on+0x36>
 800d90e:	2000      	movs	r0, #0
 800d910:	bd10      	pop	{r4, pc}
 800d912:	4603      	mov	r3, r0
 800d914:	e7f7      	b.n	800d906 <__any_on+0x26>
 800d916:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d91a:	2900      	cmp	r1, #0
 800d91c:	d0f5      	beq.n	800d90a <__any_on+0x2a>
 800d91e:	2001      	movs	r0, #1
 800d920:	e7f6      	b.n	800d910 <__any_on+0x30>

0800d922 <sulp>:
 800d922:	b570      	push	{r4, r5, r6, lr}
 800d924:	4604      	mov	r4, r0
 800d926:	460d      	mov	r5, r1
 800d928:	4616      	mov	r6, r2
 800d92a:	ec45 4b10 	vmov	d0, r4, r5
 800d92e:	f7ff febd 	bl	800d6ac <__ulp>
 800d932:	b17e      	cbz	r6, 800d954 <sulp+0x32>
 800d934:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d938:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	dd09      	ble.n	800d954 <sulp+0x32>
 800d940:	051b      	lsls	r3, r3, #20
 800d942:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800d946:	2000      	movs	r0, #0
 800d948:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800d94c:	ec41 0b17 	vmov	d7, r0, r1
 800d950:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d954:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d958 <_strtod_l>:
 800d958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d95c:	ed2d 8b0a 	vpush	{d8-d12}
 800d960:	b097      	sub	sp, #92	@ 0x5c
 800d962:	4688      	mov	r8, r1
 800d964:	920e      	str	r2, [sp, #56]	@ 0x38
 800d966:	2200      	movs	r2, #0
 800d968:	9212      	str	r2, [sp, #72]	@ 0x48
 800d96a:	9005      	str	r0, [sp, #20]
 800d96c:	f04f 0a00 	mov.w	sl, #0
 800d970:	f04f 0b00 	mov.w	fp, #0
 800d974:	460a      	mov	r2, r1
 800d976:	9211      	str	r2, [sp, #68]	@ 0x44
 800d978:	7811      	ldrb	r1, [r2, #0]
 800d97a:	292b      	cmp	r1, #43	@ 0x2b
 800d97c:	d04c      	beq.n	800da18 <_strtod_l+0xc0>
 800d97e:	d839      	bhi.n	800d9f4 <_strtod_l+0x9c>
 800d980:	290d      	cmp	r1, #13
 800d982:	d833      	bhi.n	800d9ec <_strtod_l+0x94>
 800d984:	2908      	cmp	r1, #8
 800d986:	d833      	bhi.n	800d9f0 <_strtod_l+0x98>
 800d988:	2900      	cmp	r1, #0
 800d98a:	d03c      	beq.n	800da06 <_strtod_l+0xae>
 800d98c:	2200      	movs	r2, #0
 800d98e:	9208      	str	r2, [sp, #32]
 800d990:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800d992:	782a      	ldrb	r2, [r5, #0]
 800d994:	2a30      	cmp	r2, #48	@ 0x30
 800d996:	f040 80b7 	bne.w	800db08 <_strtod_l+0x1b0>
 800d99a:	786a      	ldrb	r2, [r5, #1]
 800d99c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d9a0:	2a58      	cmp	r2, #88	@ 0x58
 800d9a2:	d170      	bne.n	800da86 <_strtod_l+0x12e>
 800d9a4:	9302      	str	r3, [sp, #8]
 800d9a6:	9b08      	ldr	r3, [sp, #32]
 800d9a8:	9301      	str	r3, [sp, #4]
 800d9aa:	ab12      	add	r3, sp, #72	@ 0x48
 800d9ac:	9300      	str	r3, [sp, #0]
 800d9ae:	4a90      	ldr	r2, [pc, #576]	@ (800dbf0 <_strtod_l+0x298>)
 800d9b0:	9805      	ldr	r0, [sp, #20]
 800d9b2:	ab13      	add	r3, sp, #76	@ 0x4c
 800d9b4:	a911      	add	r1, sp, #68	@ 0x44
 800d9b6:	f001 f8cd 	bl	800eb54 <__gethex>
 800d9ba:	f010 060f 	ands.w	r6, r0, #15
 800d9be:	4604      	mov	r4, r0
 800d9c0:	d005      	beq.n	800d9ce <_strtod_l+0x76>
 800d9c2:	2e06      	cmp	r6, #6
 800d9c4:	d12a      	bne.n	800da1c <_strtod_l+0xc4>
 800d9c6:	3501      	adds	r5, #1
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	9511      	str	r5, [sp, #68]	@ 0x44
 800d9cc:	9308      	str	r3, [sp, #32]
 800d9ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	f040 8537 	bne.w	800e444 <_strtod_l+0xaec>
 800d9d6:	9b08      	ldr	r3, [sp, #32]
 800d9d8:	ec4b ab10 	vmov	d0, sl, fp
 800d9dc:	b1cb      	cbz	r3, 800da12 <_strtod_l+0xba>
 800d9de:	eeb1 0b40 	vneg.f64	d0, d0
 800d9e2:	b017      	add	sp, #92	@ 0x5c
 800d9e4:	ecbd 8b0a 	vpop	{d8-d12}
 800d9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ec:	2920      	cmp	r1, #32
 800d9ee:	d1cd      	bne.n	800d98c <_strtod_l+0x34>
 800d9f0:	3201      	adds	r2, #1
 800d9f2:	e7c0      	b.n	800d976 <_strtod_l+0x1e>
 800d9f4:	292d      	cmp	r1, #45	@ 0x2d
 800d9f6:	d1c9      	bne.n	800d98c <_strtod_l+0x34>
 800d9f8:	2101      	movs	r1, #1
 800d9fa:	9108      	str	r1, [sp, #32]
 800d9fc:	1c51      	adds	r1, r2, #1
 800d9fe:	9111      	str	r1, [sp, #68]	@ 0x44
 800da00:	7852      	ldrb	r2, [r2, #1]
 800da02:	2a00      	cmp	r2, #0
 800da04:	d1c4      	bne.n	800d990 <_strtod_l+0x38>
 800da06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da08:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	f040 8517 	bne.w	800e440 <_strtod_l+0xae8>
 800da12:	ec4b ab10 	vmov	d0, sl, fp
 800da16:	e7e4      	b.n	800d9e2 <_strtod_l+0x8a>
 800da18:	2100      	movs	r1, #0
 800da1a:	e7ee      	b.n	800d9fa <_strtod_l+0xa2>
 800da1c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800da1e:	b13a      	cbz	r2, 800da30 <_strtod_l+0xd8>
 800da20:	2135      	movs	r1, #53	@ 0x35
 800da22:	a814      	add	r0, sp, #80	@ 0x50
 800da24:	f7ff ff39 	bl	800d89a <__copybits>
 800da28:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800da2a:	9805      	ldr	r0, [sp, #20]
 800da2c:	f7ff fb12 	bl	800d054 <_Bfree>
 800da30:	1e73      	subs	r3, r6, #1
 800da32:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800da34:	2b04      	cmp	r3, #4
 800da36:	d806      	bhi.n	800da46 <_strtod_l+0xee>
 800da38:	e8df f003 	tbb	[pc, r3]
 800da3c:	201d0314 	.word	0x201d0314
 800da40:	14          	.byte	0x14
 800da41:	00          	.byte	0x00
 800da42:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800da46:	05e3      	lsls	r3, r4, #23
 800da48:	bf48      	it	mi
 800da4a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800da4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800da52:	0d1b      	lsrs	r3, r3, #20
 800da54:	051b      	lsls	r3, r3, #20
 800da56:	2b00      	cmp	r3, #0
 800da58:	d1b9      	bne.n	800d9ce <_strtod_l+0x76>
 800da5a:	f7fe fb91 	bl	800c180 <__errno>
 800da5e:	2322      	movs	r3, #34	@ 0x22
 800da60:	6003      	str	r3, [r0, #0]
 800da62:	e7b4      	b.n	800d9ce <_strtod_l+0x76>
 800da64:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800da68:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800da6c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800da70:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800da74:	e7e7      	b.n	800da46 <_strtod_l+0xee>
 800da76:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800dbf8 <_strtod_l+0x2a0>
 800da7a:	e7e4      	b.n	800da46 <_strtod_l+0xee>
 800da7c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800da80:	f04f 3aff 	mov.w	sl, #4294967295
 800da84:	e7df      	b.n	800da46 <_strtod_l+0xee>
 800da86:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800da88:	1c5a      	adds	r2, r3, #1
 800da8a:	9211      	str	r2, [sp, #68]	@ 0x44
 800da8c:	785b      	ldrb	r3, [r3, #1]
 800da8e:	2b30      	cmp	r3, #48	@ 0x30
 800da90:	d0f9      	beq.n	800da86 <_strtod_l+0x12e>
 800da92:	2b00      	cmp	r3, #0
 800da94:	d09b      	beq.n	800d9ce <_strtod_l+0x76>
 800da96:	2301      	movs	r3, #1
 800da98:	9307      	str	r3, [sp, #28]
 800da9a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800da9c:	930a      	str	r3, [sp, #40]	@ 0x28
 800da9e:	2300      	movs	r3, #0
 800daa0:	9306      	str	r3, [sp, #24]
 800daa2:	4699      	mov	r9, r3
 800daa4:	461d      	mov	r5, r3
 800daa6:	220a      	movs	r2, #10
 800daa8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800daaa:	7804      	ldrb	r4, [r0, #0]
 800daac:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800dab0:	b2d9      	uxtb	r1, r3
 800dab2:	2909      	cmp	r1, #9
 800dab4:	d92a      	bls.n	800db0c <_strtod_l+0x1b4>
 800dab6:	494f      	ldr	r1, [pc, #316]	@ (800dbf4 <_strtod_l+0x29c>)
 800dab8:	2201      	movs	r2, #1
 800daba:	f000 ff87 	bl	800e9cc <strncmp>
 800dabe:	b398      	cbz	r0, 800db28 <_strtod_l+0x1d0>
 800dac0:	2000      	movs	r0, #0
 800dac2:	4622      	mov	r2, r4
 800dac4:	462b      	mov	r3, r5
 800dac6:	4607      	mov	r7, r0
 800dac8:	4601      	mov	r1, r0
 800daca:	2a65      	cmp	r2, #101	@ 0x65
 800dacc:	d001      	beq.n	800dad2 <_strtod_l+0x17a>
 800dace:	2a45      	cmp	r2, #69	@ 0x45
 800dad0:	d118      	bne.n	800db04 <_strtod_l+0x1ac>
 800dad2:	b91b      	cbnz	r3, 800dadc <_strtod_l+0x184>
 800dad4:	9b07      	ldr	r3, [sp, #28]
 800dad6:	4303      	orrs	r3, r0
 800dad8:	d095      	beq.n	800da06 <_strtod_l+0xae>
 800dada:	2300      	movs	r3, #0
 800dadc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800dae0:	f108 0201 	add.w	r2, r8, #1
 800dae4:	9211      	str	r2, [sp, #68]	@ 0x44
 800dae6:	f898 2001 	ldrb.w	r2, [r8, #1]
 800daea:	2a2b      	cmp	r2, #43	@ 0x2b
 800daec:	d074      	beq.n	800dbd8 <_strtod_l+0x280>
 800daee:	2a2d      	cmp	r2, #45	@ 0x2d
 800daf0:	d07a      	beq.n	800dbe8 <_strtod_l+0x290>
 800daf2:	f04f 0e00 	mov.w	lr, #0
 800daf6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800dafa:	2c09      	cmp	r4, #9
 800dafc:	f240 8082 	bls.w	800dc04 <_strtod_l+0x2ac>
 800db00:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800db04:	2400      	movs	r4, #0
 800db06:	e09d      	b.n	800dc44 <_strtod_l+0x2ec>
 800db08:	2300      	movs	r3, #0
 800db0a:	e7c5      	b.n	800da98 <_strtod_l+0x140>
 800db0c:	2d08      	cmp	r5, #8
 800db0e:	bfc8      	it	gt
 800db10:	9906      	ldrgt	r1, [sp, #24]
 800db12:	f100 0001 	add.w	r0, r0, #1
 800db16:	bfca      	itet	gt
 800db18:	fb02 3301 	mlagt	r3, r2, r1, r3
 800db1c:	fb02 3909 	mlale	r9, r2, r9, r3
 800db20:	9306      	strgt	r3, [sp, #24]
 800db22:	3501      	adds	r5, #1
 800db24:	9011      	str	r0, [sp, #68]	@ 0x44
 800db26:	e7bf      	b.n	800daa8 <_strtod_l+0x150>
 800db28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800db2a:	1c5a      	adds	r2, r3, #1
 800db2c:	9211      	str	r2, [sp, #68]	@ 0x44
 800db2e:	785a      	ldrb	r2, [r3, #1]
 800db30:	b3bd      	cbz	r5, 800dba2 <_strtod_l+0x24a>
 800db32:	4607      	mov	r7, r0
 800db34:	462b      	mov	r3, r5
 800db36:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800db3a:	2909      	cmp	r1, #9
 800db3c:	d912      	bls.n	800db64 <_strtod_l+0x20c>
 800db3e:	2101      	movs	r1, #1
 800db40:	e7c3      	b.n	800daca <_strtod_l+0x172>
 800db42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800db44:	1c5a      	adds	r2, r3, #1
 800db46:	9211      	str	r2, [sp, #68]	@ 0x44
 800db48:	785a      	ldrb	r2, [r3, #1]
 800db4a:	3001      	adds	r0, #1
 800db4c:	2a30      	cmp	r2, #48	@ 0x30
 800db4e:	d0f8      	beq.n	800db42 <_strtod_l+0x1ea>
 800db50:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800db54:	2b08      	cmp	r3, #8
 800db56:	f200 847a 	bhi.w	800e44e <_strtod_l+0xaf6>
 800db5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800db5c:	930a      	str	r3, [sp, #40]	@ 0x28
 800db5e:	4607      	mov	r7, r0
 800db60:	2000      	movs	r0, #0
 800db62:	4603      	mov	r3, r0
 800db64:	3a30      	subs	r2, #48	@ 0x30
 800db66:	f100 0101 	add.w	r1, r0, #1
 800db6a:	d014      	beq.n	800db96 <_strtod_l+0x23e>
 800db6c:	440f      	add	r7, r1
 800db6e:	469c      	mov	ip, r3
 800db70:	f04f 0e0a 	mov.w	lr, #10
 800db74:	f10c 0401 	add.w	r4, ip, #1
 800db78:	1ae6      	subs	r6, r4, r3
 800db7a:	42b1      	cmp	r1, r6
 800db7c:	dc13      	bgt.n	800dba6 <_strtod_l+0x24e>
 800db7e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800db82:	1819      	adds	r1, r3, r0
 800db84:	2908      	cmp	r1, #8
 800db86:	f103 0301 	add.w	r3, r3, #1
 800db8a:	4403      	add	r3, r0
 800db8c:	dc19      	bgt.n	800dbc2 <_strtod_l+0x26a>
 800db8e:	210a      	movs	r1, #10
 800db90:	fb01 2909 	mla	r9, r1, r9, r2
 800db94:	2100      	movs	r1, #0
 800db96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800db98:	1c50      	adds	r0, r2, #1
 800db9a:	9011      	str	r0, [sp, #68]	@ 0x44
 800db9c:	7852      	ldrb	r2, [r2, #1]
 800db9e:	4608      	mov	r0, r1
 800dba0:	e7c9      	b.n	800db36 <_strtod_l+0x1de>
 800dba2:	4628      	mov	r0, r5
 800dba4:	e7d2      	b.n	800db4c <_strtod_l+0x1f4>
 800dba6:	f1bc 0f08 	cmp.w	ip, #8
 800dbaa:	dc03      	bgt.n	800dbb4 <_strtod_l+0x25c>
 800dbac:	fb0e f909 	mul.w	r9, lr, r9
 800dbb0:	46a4      	mov	ip, r4
 800dbb2:	e7df      	b.n	800db74 <_strtod_l+0x21c>
 800dbb4:	2c10      	cmp	r4, #16
 800dbb6:	bfde      	ittt	le
 800dbb8:	9e06      	ldrle	r6, [sp, #24]
 800dbba:	fb0e f606 	mulle.w	r6, lr, r6
 800dbbe:	9606      	strle	r6, [sp, #24]
 800dbc0:	e7f6      	b.n	800dbb0 <_strtod_l+0x258>
 800dbc2:	290f      	cmp	r1, #15
 800dbc4:	bfdf      	itttt	le
 800dbc6:	9806      	ldrle	r0, [sp, #24]
 800dbc8:	210a      	movle	r1, #10
 800dbca:	fb01 2200 	mlale	r2, r1, r0, r2
 800dbce:	9206      	strle	r2, [sp, #24]
 800dbd0:	e7e0      	b.n	800db94 <_strtod_l+0x23c>
 800dbd2:	2700      	movs	r7, #0
 800dbd4:	2101      	movs	r1, #1
 800dbd6:	e77d      	b.n	800dad4 <_strtod_l+0x17c>
 800dbd8:	f04f 0e00 	mov.w	lr, #0
 800dbdc:	f108 0202 	add.w	r2, r8, #2
 800dbe0:	9211      	str	r2, [sp, #68]	@ 0x44
 800dbe2:	f898 2002 	ldrb.w	r2, [r8, #2]
 800dbe6:	e786      	b.n	800daf6 <_strtod_l+0x19e>
 800dbe8:	f04f 0e01 	mov.w	lr, #1
 800dbec:	e7f6      	b.n	800dbdc <_strtod_l+0x284>
 800dbee:	bf00      	nop
 800dbf0:	0800fa94 	.word	0x0800fa94
 800dbf4:	0800f8c7 	.word	0x0800f8c7
 800dbf8:	7ff00000 	.word	0x7ff00000
 800dbfc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dbfe:	1c54      	adds	r4, r2, #1
 800dc00:	9411      	str	r4, [sp, #68]	@ 0x44
 800dc02:	7852      	ldrb	r2, [r2, #1]
 800dc04:	2a30      	cmp	r2, #48	@ 0x30
 800dc06:	d0f9      	beq.n	800dbfc <_strtod_l+0x2a4>
 800dc08:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800dc0c:	2c08      	cmp	r4, #8
 800dc0e:	f63f af79 	bhi.w	800db04 <_strtod_l+0x1ac>
 800dc12:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800dc16:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dc18:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc1a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dc1c:	1c54      	adds	r4, r2, #1
 800dc1e:	9411      	str	r4, [sp, #68]	@ 0x44
 800dc20:	7852      	ldrb	r2, [r2, #1]
 800dc22:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800dc26:	2e09      	cmp	r6, #9
 800dc28:	d937      	bls.n	800dc9a <_strtod_l+0x342>
 800dc2a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800dc2c:	1ba4      	subs	r4, r4, r6
 800dc2e:	2c08      	cmp	r4, #8
 800dc30:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800dc34:	dc02      	bgt.n	800dc3c <_strtod_l+0x2e4>
 800dc36:	4564      	cmp	r4, ip
 800dc38:	bfa8      	it	ge
 800dc3a:	4664      	movge	r4, ip
 800dc3c:	f1be 0f00 	cmp.w	lr, #0
 800dc40:	d000      	beq.n	800dc44 <_strtod_l+0x2ec>
 800dc42:	4264      	negs	r4, r4
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d14d      	bne.n	800dce4 <_strtod_l+0x38c>
 800dc48:	9b07      	ldr	r3, [sp, #28]
 800dc4a:	4318      	orrs	r0, r3
 800dc4c:	f47f aebf 	bne.w	800d9ce <_strtod_l+0x76>
 800dc50:	2900      	cmp	r1, #0
 800dc52:	f47f aed8 	bne.w	800da06 <_strtod_l+0xae>
 800dc56:	2a69      	cmp	r2, #105	@ 0x69
 800dc58:	d027      	beq.n	800dcaa <_strtod_l+0x352>
 800dc5a:	dc24      	bgt.n	800dca6 <_strtod_l+0x34e>
 800dc5c:	2a49      	cmp	r2, #73	@ 0x49
 800dc5e:	d024      	beq.n	800dcaa <_strtod_l+0x352>
 800dc60:	2a4e      	cmp	r2, #78	@ 0x4e
 800dc62:	f47f aed0 	bne.w	800da06 <_strtod_l+0xae>
 800dc66:	4997      	ldr	r1, [pc, #604]	@ (800dec4 <_strtod_l+0x56c>)
 800dc68:	a811      	add	r0, sp, #68	@ 0x44
 800dc6a:	f001 f995 	bl	800ef98 <__match>
 800dc6e:	2800      	cmp	r0, #0
 800dc70:	f43f aec9 	beq.w	800da06 <_strtod_l+0xae>
 800dc74:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	2b28      	cmp	r3, #40	@ 0x28
 800dc7a:	d12d      	bne.n	800dcd8 <_strtod_l+0x380>
 800dc7c:	4992      	ldr	r1, [pc, #584]	@ (800dec8 <_strtod_l+0x570>)
 800dc7e:	aa14      	add	r2, sp, #80	@ 0x50
 800dc80:	a811      	add	r0, sp, #68	@ 0x44
 800dc82:	f001 f99d 	bl	800efc0 <__hexnan>
 800dc86:	2805      	cmp	r0, #5
 800dc88:	d126      	bne.n	800dcd8 <_strtod_l+0x380>
 800dc8a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dc8c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800dc90:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800dc94:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800dc98:	e699      	b.n	800d9ce <_strtod_l+0x76>
 800dc9a:	240a      	movs	r4, #10
 800dc9c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800dca0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800dca4:	e7b9      	b.n	800dc1a <_strtod_l+0x2c2>
 800dca6:	2a6e      	cmp	r2, #110	@ 0x6e
 800dca8:	e7db      	b.n	800dc62 <_strtod_l+0x30a>
 800dcaa:	4988      	ldr	r1, [pc, #544]	@ (800decc <_strtod_l+0x574>)
 800dcac:	a811      	add	r0, sp, #68	@ 0x44
 800dcae:	f001 f973 	bl	800ef98 <__match>
 800dcb2:	2800      	cmp	r0, #0
 800dcb4:	f43f aea7 	beq.w	800da06 <_strtod_l+0xae>
 800dcb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dcba:	4985      	ldr	r1, [pc, #532]	@ (800ded0 <_strtod_l+0x578>)
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	a811      	add	r0, sp, #68	@ 0x44
 800dcc0:	9311      	str	r3, [sp, #68]	@ 0x44
 800dcc2:	f001 f969 	bl	800ef98 <__match>
 800dcc6:	b910      	cbnz	r0, 800dcce <_strtod_l+0x376>
 800dcc8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dcca:	3301      	adds	r3, #1
 800dccc:	9311      	str	r3, [sp, #68]	@ 0x44
 800dcce:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800dee4 <_strtod_l+0x58c>
 800dcd2:	f04f 0a00 	mov.w	sl, #0
 800dcd6:	e67a      	b.n	800d9ce <_strtod_l+0x76>
 800dcd8:	487e      	ldr	r0, [pc, #504]	@ (800ded4 <_strtod_l+0x57c>)
 800dcda:	f000 fe99 	bl	800ea10 <nan>
 800dcde:	ec5b ab10 	vmov	sl, fp, d0
 800dce2:	e674      	b.n	800d9ce <_strtod_l+0x76>
 800dce4:	ee07 9a90 	vmov	s15, r9
 800dce8:	1be2      	subs	r2, r4, r7
 800dcea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800dcee:	2d00      	cmp	r5, #0
 800dcf0:	bf08      	it	eq
 800dcf2:	461d      	moveq	r5, r3
 800dcf4:	2b10      	cmp	r3, #16
 800dcf6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	bfa8      	it	ge
 800dcfc:	2210      	movge	r2, #16
 800dcfe:	2b09      	cmp	r3, #9
 800dd00:	ec5b ab17 	vmov	sl, fp, d7
 800dd04:	dc15      	bgt.n	800dd32 <_strtod_l+0x3da>
 800dd06:	1be1      	subs	r1, r4, r7
 800dd08:	2900      	cmp	r1, #0
 800dd0a:	f43f ae60 	beq.w	800d9ce <_strtod_l+0x76>
 800dd0e:	eba4 0107 	sub.w	r1, r4, r7
 800dd12:	dd72      	ble.n	800ddfa <_strtod_l+0x4a2>
 800dd14:	2916      	cmp	r1, #22
 800dd16:	dc59      	bgt.n	800ddcc <_strtod_l+0x474>
 800dd18:	4b6f      	ldr	r3, [pc, #444]	@ (800ded8 <_strtod_l+0x580>)
 800dd1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd20:	ed93 7b00 	vldr	d7, [r3]
 800dd24:	ec4b ab16 	vmov	d6, sl, fp
 800dd28:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dd2c:	ec5b ab17 	vmov	sl, fp, d7
 800dd30:	e64d      	b.n	800d9ce <_strtod_l+0x76>
 800dd32:	4969      	ldr	r1, [pc, #420]	@ (800ded8 <_strtod_l+0x580>)
 800dd34:	eddd 6a06 	vldr	s13, [sp, #24]
 800dd38:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800dd3c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800dd40:	2b0f      	cmp	r3, #15
 800dd42:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800dd46:	eea7 6b05 	vfma.f64	d6, d7, d5
 800dd4a:	ec5b ab16 	vmov	sl, fp, d6
 800dd4e:	ddda      	ble.n	800dd06 <_strtod_l+0x3ae>
 800dd50:	1a9a      	subs	r2, r3, r2
 800dd52:	1be1      	subs	r1, r4, r7
 800dd54:	440a      	add	r2, r1
 800dd56:	2a00      	cmp	r2, #0
 800dd58:	f340 8094 	ble.w	800de84 <_strtod_l+0x52c>
 800dd5c:	f012 000f 	ands.w	r0, r2, #15
 800dd60:	d00a      	beq.n	800dd78 <_strtod_l+0x420>
 800dd62:	495d      	ldr	r1, [pc, #372]	@ (800ded8 <_strtod_l+0x580>)
 800dd64:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800dd68:	ed91 7b00 	vldr	d7, [r1]
 800dd6c:	ec4b ab16 	vmov	d6, sl, fp
 800dd70:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dd74:	ec5b ab17 	vmov	sl, fp, d7
 800dd78:	f032 020f 	bics.w	r2, r2, #15
 800dd7c:	d073      	beq.n	800de66 <_strtod_l+0x50e>
 800dd7e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800dd82:	dd47      	ble.n	800de14 <_strtod_l+0x4bc>
 800dd84:	2400      	movs	r4, #0
 800dd86:	4625      	mov	r5, r4
 800dd88:	9407      	str	r4, [sp, #28]
 800dd8a:	4626      	mov	r6, r4
 800dd8c:	9a05      	ldr	r2, [sp, #20]
 800dd8e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800dee4 <_strtod_l+0x58c>
 800dd92:	2322      	movs	r3, #34	@ 0x22
 800dd94:	6013      	str	r3, [r2, #0]
 800dd96:	f04f 0a00 	mov.w	sl, #0
 800dd9a:	9b07      	ldr	r3, [sp, #28]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	f43f ae16 	beq.w	800d9ce <_strtod_l+0x76>
 800dda2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dda4:	9805      	ldr	r0, [sp, #20]
 800dda6:	f7ff f955 	bl	800d054 <_Bfree>
 800ddaa:	9805      	ldr	r0, [sp, #20]
 800ddac:	4631      	mov	r1, r6
 800ddae:	f7ff f951 	bl	800d054 <_Bfree>
 800ddb2:	9805      	ldr	r0, [sp, #20]
 800ddb4:	4629      	mov	r1, r5
 800ddb6:	f7ff f94d 	bl	800d054 <_Bfree>
 800ddba:	9907      	ldr	r1, [sp, #28]
 800ddbc:	9805      	ldr	r0, [sp, #20]
 800ddbe:	f7ff f949 	bl	800d054 <_Bfree>
 800ddc2:	9805      	ldr	r0, [sp, #20]
 800ddc4:	4621      	mov	r1, r4
 800ddc6:	f7ff f945 	bl	800d054 <_Bfree>
 800ddca:	e600      	b.n	800d9ce <_strtod_l+0x76>
 800ddcc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800ddd0:	1be0      	subs	r0, r4, r7
 800ddd2:	4281      	cmp	r1, r0
 800ddd4:	dbbc      	blt.n	800dd50 <_strtod_l+0x3f8>
 800ddd6:	4a40      	ldr	r2, [pc, #256]	@ (800ded8 <_strtod_l+0x580>)
 800ddd8:	f1c3 030f 	rsb	r3, r3, #15
 800dddc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800dde0:	ed91 7b00 	vldr	d7, [r1]
 800dde4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dde6:	ec4b ab16 	vmov	d6, sl, fp
 800ddea:	1acb      	subs	r3, r1, r3
 800ddec:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ddf0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ddf4:	ed92 6b00 	vldr	d6, [r2]
 800ddf8:	e796      	b.n	800dd28 <_strtod_l+0x3d0>
 800ddfa:	3116      	adds	r1, #22
 800ddfc:	dba8      	blt.n	800dd50 <_strtod_l+0x3f8>
 800ddfe:	4b36      	ldr	r3, [pc, #216]	@ (800ded8 <_strtod_l+0x580>)
 800de00:	1b3c      	subs	r4, r7, r4
 800de02:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800de06:	ed94 7b00 	vldr	d7, [r4]
 800de0a:	ec4b ab16 	vmov	d6, sl, fp
 800de0e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800de12:	e78b      	b.n	800dd2c <_strtod_l+0x3d4>
 800de14:	2000      	movs	r0, #0
 800de16:	ec4b ab17 	vmov	d7, sl, fp
 800de1a:	4e30      	ldr	r6, [pc, #192]	@ (800dedc <_strtod_l+0x584>)
 800de1c:	1112      	asrs	r2, r2, #4
 800de1e:	4601      	mov	r1, r0
 800de20:	2a01      	cmp	r2, #1
 800de22:	dc23      	bgt.n	800de6c <_strtod_l+0x514>
 800de24:	b108      	cbz	r0, 800de2a <_strtod_l+0x4d2>
 800de26:	ec5b ab17 	vmov	sl, fp, d7
 800de2a:	4a2c      	ldr	r2, [pc, #176]	@ (800dedc <_strtod_l+0x584>)
 800de2c:	482c      	ldr	r0, [pc, #176]	@ (800dee0 <_strtod_l+0x588>)
 800de2e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800de32:	ed92 7b00 	vldr	d7, [r2]
 800de36:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800de3a:	ec4b ab16 	vmov	d6, sl, fp
 800de3e:	4a29      	ldr	r2, [pc, #164]	@ (800dee4 <_strtod_l+0x58c>)
 800de40:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de44:	ee17 1a90 	vmov	r1, s15
 800de48:	400a      	ands	r2, r1
 800de4a:	4282      	cmp	r2, r0
 800de4c:	ec5b ab17 	vmov	sl, fp, d7
 800de50:	d898      	bhi.n	800dd84 <_strtod_l+0x42c>
 800de52:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800de56:	4282      	cmp	r2, r0
 800de58:	bf86      	itte	hi
 800de5a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800dee8 <_strtod_l+0x590>
 800de5e:	f04f 3aff 	movhi.w	sl, #4294967295
 800de62:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800de66:	2200      	movs	r2, #0
 800de68:	9206      	str	r2, [sp, #24]
 800de6a:	e076      	b.n	800df5a <_strtod_l+0x602>
 800de6c:	f012 0f01 	tst.w	r2, #1
 800de70:	d004      	beq.n	800de7c <_strtod_l+0x524>
 800de72:	ed96 6b00 	vldr	d6, [r6]
 800de76:	2001      	movs	r0, #1
 800de78:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de7c:	3101      	adds	r1, #1
 800de7e:	1052      	asrs	r2, r2, #1
 800de80:	3608      	adds	r6, #8
 800de82:	e7cd      	b.n	800de20 <_strtod_l+0x4c8>
 800de84:	d0ef      	beq.n	800de66 <_strtod_l+0x50e>
 800de86:	4252      	negs	r2, r2
 800de88:	f012 000f 	ands.w	r0, r2, #15
 800de8c:	d00a      	beq.n	800dea4 <_strtod_l+0x54c>
 800de8e:	4912      	ldr	r1, [pc, #72]	@ (800ded8 <_strtod_l+0x580>)
 800de90:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800de94:	ed91 7b00 	vldr	d7, [r1]
 800de98:	ec4b ab16 	vmov	d6, sl, fp
 800de9c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800dea0:	ec5b ab17 	vmov	sl, fp, d7
 800dea4:	1112      	asrs	r2, r2, #4
 800dea6:	d0de      	beq.n	800de66 <_strtod_l+0x50e>
 800dea8:	2a1f      	cmp	r2, #31
 800deaa:	dd1f      	ble.n	800deec <_strtod_l+0x594>
 800deac:	2400      	movs	r4, #0
 800deae:	4625      	mov	r5, r4
 800deb0:	9407      	str	r4, [sp, #28]
 800deb2:	4626      	mov	r6, r4
 800deb4:	9a05      	ldr	r2, [sp, #20]
 800deb6:	2322      	movs	r3, #34	@ 0x22
 800deb8:	f04f 0a00 	mov.w	sl, #0
 800debc:	f04f 0b00 	mov.w	fp, #0
 800dec0:	6013      	str	r3, [r2, #0]
 800dec2:	e76a      	b.n	800dd9a <_strtod_l+0x442>
 800dec4:	0800f7b5 	.word	0x0800f7b5
 800dec8:	0800fa80 	.word	0x0800fa80
 800decc:	0800f7ad 	.word	0x0800f7ad
 800ded0:	0800f7e4 	.word	0x0800f7e4
 800ded4:	0800f91d 	.word	0x0800f91d
 800ded8:	0800f9b8 	.word	0x0800f9b8
 800dedc:	0800f990 	.word	0x0800f990
 800dee0:	7ca00000 	.word	0x7ca00000
 800dee4:	7ff00000 	.word	0x7ff00000
 800dee8:	7fefffff 	.word	0x7fefffff
 800deec:	f012 0110 	ands.w	r1, r2, #16
 800def0:	bf18      	it	ne
 800def2:	216a      	movne	r1, #106	@ 0x6a
 800def4:	9106      	str	r1, [sp, #24]
 800def6:	ec4b ab17 	vmov	d7, sl, fp
 800defa:	49af      	ldr	r1, [pc, #700]	@ (800e1b8 <_strtod_l+0x860>)
 800defc:	2000      	movs	r0, #0
 800defe:	07d6      	lsls	r6, r2, #31
 800df00:	d504      	bpl.n	800df0c <_strtod_l+0x5b4>
 800df02:	ed91 6b00 	vldr	d6, [r1]
 800df06:	2001      	movs	r0, #1
 800df08:	ee27 7b06 	vmul.f64	d7, d7, d6
 800df0c:	1052      	asrs	r2, r2, #1
 800df0e:	f101 0108 	add.w	r1, r1, #8
 800df12:	d1f4      	bne.n	800defe <_strtod_l+0x5a6>
 800df14:	b108      	cbz	r0, 800df1a <_strtod_l+0x5c2>
 800df16:	ec5b ab17 	vmov	sl, fp, d7
 800df1a:	9a06      	ldr	r2, [sp, #24]
 800df1c:	b1b2      	cbz	r2, 800df4c <_strtod_l+0x5f4>
 800df1e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800df22:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800df26:	2a00      	cmp	r2, #0
 800df28:	4658      	mov	r0, fp
 800df2a:	dd0f      	ble.n	800df4c <_strtod_l+0x5f4>
 800df2c:	2a1f      	cmp	r2, #31
 800df2e:	dd55      	ble.n	800dfdc <_strtod_l+0x684>
 800df30:	2a34      	cmp	r2, #52	@ 0x34
 800df32:	bfde      	ittt	le
 800df34:	f04f 32ff 	movle.w	r2, #4294967295
 800df38:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800df3c:	408a      	lslle	r2, r1
 800df3e:	f04f 0a00 	mov.w	sl, #0
 800df42:	bfcc      	ite	gt
 800df44:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800df48:	ea02 0b00 	andle.w	fp, r2, r0
 800df4c:	ec4b ab17 	vmov	d7, sl, fp
 800df50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800df54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df58:	d0a8      	beq.n	800deac <_strtod_l+0x554>
 800df5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800df5c:	9805      	ldr	r0, [sp, #20]
 800df5e:	f8cd 9000 	str.w	r9, [sp]
 800df62:	462a      	mov	r2, r5
 800df64:	f7ff f8de 	bl	800d124 <__s2b>
 800df68:	9007      	str	r0, [sp, #28]
 800df6a:	2800      	cmp	r0, #0
 800df6c:	f43f af0a 	beq.w	800dd84 <_strtod_l+0x42c>
 800df70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df72:	1b3f      	subs	r7, r7, r4
 800df74:	2b00      	cmp	r3, #0
 800df76:	bfb4      	ite	lt
 800df78:	463b      	movlt	r3, r7
 800df7a:	2300      	movge	r3, #0
 800df7c:	930a      	str	r3, [sp, #40]	@ 0x28
 800df7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df80:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800e1a8 <_strtod_l+0x850>
 800df84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800df88:	2400      	movs	r4, #0
 800df8a:	930d      	str	r3, [sp, #52]	@ 0x34
 800df8c:	4625      	mov	r5, r4
 800df8e:	9b07      	ldr	r3, [sp, #28]
 800df90:	9805      	ldr	r0, [sp, #20]
 800df92:	6859      	ldr	r1, [r3, #4]
 800df94:	f7ff f81e 	bl	800cfd4 <_Balloc>
 800df98:	4606      	mov	r6, r0
 800df9a:	2800      	cmp	r0, #0
 800df9c:	f43f aef6 	beq.w	800dd8c <_strtod_l+0x434>
 800dfa0:	9b07      	ldr	r3, [sp, #28]
 800dfa2:	691a      	ldr	r2, [r3, #16]
 800dfa4:	ec4b ab19 	vmov	d9, sl, fp
 800dfa8:	3202      	adds	r2, #2
 800dfaa:	f103 010c 	add.w	r1, r3, #12
 800dfae:	0092      	lsls	r2, r2, #2
 800dfb0:	300c      	adds	r0, #12
 800dfb2:	f7fe f912 	bl	800c1da <memcpy>
 800dfb6:	eeb0 0b49 	vmov.f64	d0, d9
 800dfba:	9805      	ldr	r0, [sp, #20]
 800dfbc:	aa14      	add	r2, sp, #80	@ 0x50
 800dfbe:	a913      	add	r1, sp, #76	@ 0x4c
 800dfc0:	f7ff fbe4 	bl	800d78c <__d2b>
 800dfc4:	9012      	str	r0, [sp, #72]	@ 0x48
 800dfc6:	2800      	cmp	r0, #0
 800dfc8:	f43f aee0 	beq.w	800dd8c <_strtod_l+0x434>
 800dfcc:	9805      	ldr	r0, [sp, #20]
 800dfce:	2101      	movs	r1, #1
 800dfd0:	f7ff f93e 	bl	800d250 <__i2b>
 800dfd4:	4605      	mov	r5, r0
 800dfd6:	b940      	cbnz	r0, 800dfea <_strtod_l+0x692>
 800dfd8:	2500      	movs	r5, #0
 800dfda:	e6d7      	b.n	800dd8c <_strtod_l+0x434>
 800dfdc:	f04f 31ff 	mov.w	r1, #4294967295
 800dfe0:	fa01 f202 	lsl.w	r2, r1, r2
 800dfe4:	ea02 0a0a 	and.w	sl, r2, sl
 800dfe8:	e7b0      	b.n	800df4c <_strtod_l+0x5f4>
 800dfea:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800dfec:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800dfee:	2f00      	cmp	r7, #0
 800dff0:	bfab      	itete	ge
 800dff2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800dff4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800dff6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800dffa:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800dffe:	bfac      	ite	ge
 800e000:	eb07 0903 	addge.w	r9, r7, r3
 800e004:	eba3 0807 	sublt.w	r8, r3, r7
 800e008:	9b06      	ldr	r3, [sp, #24]
 800e00a:	1aff      	subs	r7, r7, r3
 800e00c:	4417      	add	r7, r2
 800e00e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800e012:	4a6a      	ldr	r2, [pc, #424]	@ (800e1bc <_strtod_l+0x864>)
 800e014:	3f01      	subs	r7, #1
 800e016:	4297      	cmp	r7, r2
 800e018:	da51      	bge.n	800e0be <_strtod_l+0x766>
 800e01a:	1bd1      	subs	r1, r2, r7
 800e01c:	291f      	cmp	r1, #31
 800e01e:	eba3 0301 	sub.w	r3, r3, r1
 800e022:	f04f 0201 	mov.w	r2, #1
 800e026:	dc3e      	bgt.n	800e0a6 <_strtod_l+0x74e>
 800e028:	408a      	lsls	r2, r1
 800e02a:	920c      	str	r2, [sp, #48]	@ 0x30
 800e02c:	2200      	movs	r2, #0
 800e02e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e030:	eb09 0703 	add.w	r7, r9, r3
 800e034:	4498      	add	r8, r3
 800e036:	9b06      	ldr	r3, [sp, #24]
 800e038:	45b9      	cmp	r9, r7
 800e03a:	4498      	add	r8, r3
 800e03c:	464b      	mov	r3, r9
 800e03e:	bfa8      	it	ge
 800e040:	463b      	movge	r3, r7
 800e042:	4543      	cmp	r3, r8
 800e044:	bfa8      	it	ge
 800e046:	4643      	movge	r3, r8
 800e048:	2b00      	cmp	r3, #0
 800e04a:	bfc2      	ittt	gt
 800e04c:	1aff      	subgt	r7, r7, r3
 800e04e:	eba8 0803 	subgt.w	r8, r8, r3
 800e052:	eba9 0903 	subgt.w	r9, r9, r3
 800e056:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e058:	2b00      	cmp	r3, #0
 800e05a:	dd16      	ble.n	800e08a <_strtod_l+0x732>
 800e05c:	4629      	mov	r1, r5
 800e05e:	9805      	ldr	r0, [sp, #20]
 800e060:	461a      	mov	r2, r3
 800e062:	f7ff f9ad 	bl	800d3c0 <__pow5mult>
 800e066:	4605      	mov	r5, r0
 800e068:	2800      	cmp	r0, #0
 800e06a:	d0b5      	beq.n	800dfd8 <_strtod_l+0x680>
 800e06c:	4601      	mov	r1, r0
 800e06e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e070:	9805      	ldr	r0, [sp, #20]
 800e072:	f7ff f903 	bl	800d27c <__multiply>
 800e076:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e078:	2800      	cmp	r0, #0
 800e07a:	f43f ae87 	beq.w	800dd8c <_strtod_l+0x434>
 800e07e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e080:	9805      	ldr	r0, [sp, #20]
 800e082:	f7fe ffe7 	bl	800d054 <_Bfree>
 800e086:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e088:	9312      	str	r3, [sp, #72]	@ 0x48
 800e08a:	2f00      	cmp	r7, #0
 800e08c:	dc1b      	bgt.n	800e0c6 <_strtod_l+0x76e>
 800e08e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e090:	2b00      	cmp	r3, #0
 800e092:	dd21      	ble.n	800e0d8 <_strtod_l+0x780>
 800e094:	4631      	mov	r1, r6
 800e096:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e098:	9805      	ldr	r0, [sp, #20]
 800e09a:	f7ff f991 	bl	800d3c0 <__pow5mult>
 800e09e:	4606      	mov	r6, r0
 800e0a0:	b9d0      	cbnz	r0, 800e0d8 <_strtod_l+0x780>
 800e0a2:	2600      	movs	r6, #0
 800e0a4:	e672      	b.n	800dd8c <_strtod_l+0x434>
 800e0a6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800e0aa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800e0ae:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800e0b2:	37e2      	adds	r7, #226	@ 0xe2
 800e0b4:	fa02 f107 	lsl.w	r1, r2, r7
 800e0b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e0ba:	920c      	str	r2, [sp, #48]	@ 0x30
 800e0bc:	e7b8      	b.n	800e030 <_strtod_l+0x6d8>
 800e0be:	2200      	movs	r2, #0
 800e0c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e0c2:	2201      	movs	r2, #1
 800e0c4:	e7f9      	b.n	800e0ba <_strtod_l+0x762>
 800e0c6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e0c8:	9805      	ldr	r0, [sp, #20]
 800e0ca:	463a      	mov	r2, r7
 800e0cc:	f7ff f9d2 	bl	800d474 <__lshift>
 800e0d0:	9012      	str	r0, [sp, #72]	@ 0x48
 800e0d2:	2800      	cmp	r0, #0
 800e0d4:	d1db      	bne.n	800e08e <_strtod_l+0x736>
 800e0d6:	e659      	b.n	800dd8c <_strtod_l+0x434>
 800e0d8:	f1b8 0f00 	cmp.w	r8, #0
 800e0dc:	dd07      	ble.n	800e0ee <_strtod_l+0x796>
 800e0de:	4631      	mov	r1, r6
 800e0e0:	9805      	ldr	r0, [sp, #20]
 800e0e2:	4642      	mov	r2, r8
 800e0e4:	f7ff f9c6 	bl	800d474 <__lshift>
 800e0e8:	4606      	mov	r6, r0
 800e0ea:	2800      	cmp	r0, #0
 800e0ec:	d0d9      	beq.n	800e0a2 <_strtod_l+0x74a>
 800e0ee:	f1b9 0f00 	cmp.w	r9, #0
 800e0f2:	dd08      	ble.n	800e106 <_strtod_l+0x7ae>
 800e0f4:	4629      	mov	r1, r5
 800e0f6:	9805      	ldr	r0, [sp, #20]
 800e0f8:	464a      	mov	r2, r9
 800e0fa:	f7ff f9bb 	bl	800d474 <__lshift>
 800e0fe:	4605      	mov	r5, r0
 800e100:	2800      	cmp	r0, #0
 800e102:	f43f ae43 	beq.w	800dd8c <_strtod_l+0x434>
 800e106:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e108:	9805      	ldr	r0, [sp, #20]
 800e10a:	4632      	mov	r2, r6
 800e10c:	f7ff fa3a 	bl	800d584 <__mdiff>
 800e110:	4604      	mov	r4, r0
 800e112:	2800      	cmp	r0, #0
 800e114:	f43f ae3a 	beq.w	800dd8c <_strtod_l+0x434>
 800e118:	2300      	movs	r3, #0
 800e11a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800e11e:	60c3      	str	r3, [r0, #12]
 800e120:	4629      	mov	r1, r5
 800e122:	f7ff fa13 	bl	800d54c <__mcmp>
 800e126:	2800      	cmp	r0, #0
 800e128:	da4c      	bge.n	800e1c4 <_strtod_l+0x86c>
 800e12a:	ea58 080a 	orrs.w	r8, r8, sl
 800e12e:	d172      	bne.n	800e216 <_strtod_l+0x8be>
 800e130:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e134:	2b00      	cmp	r3, #0
 800e136:	d16e      	bne.n	800e216 <_strtod_l+0x8be>
 800e138:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e13c:	0d1b      	lsrs	r3, r3, #20
 800e13e:	051b      	lsls	r3, r3, #20
 800e140:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e144:	d967      	bls.n	800e216 <_strtod_l+0x8be>
 800e146:	6963      	ldr	r3, [r4, #20]
 800e148:	b913      	cbnz	r3, 800e150 <_strtod_l+0x7f8>
 800e14a:	6923      	ldr	r3, [r4, #16]
 800e14c:	2b01      	cmp	r3, #1
 800e14e:	dd62      	ble.n	800e216 <_strtod_l+0x8be>
 800e150:	4621      	mov	r1, r4
 800e152:	2201      	movs	r2, #1
 800e154:	9805      	ldr	r0, [sp, #20]
 800e156:	f7ff f98d 	bl	800d474 <__lshift>
 800e15a:	4629      	mov	r1, r5
 800e15c:	4604      	mov	r4, r0
 800e15e:	f7ff f9f5 	bl	800d54c <__mcmp>
 800e162:	2800      	cmp	r0, #0
 800e164:	dd57      	ble.n	800e216 <_strtod_l+0x8be>
 800e166:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e16a:	9a06      	ldr	r2, [sp, #24]
 800e16c:	0d1b      	lsrs	r3, r3, #20
 800e16e:	051b      	lsls	r3, r3, #20
 800e170:	2a00      	cmp	r2, #0
 800e172:	d06e      	beq.n	800e252 <_strtod_l+0x8fa>
 800e174:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e178:	d86b      	bhi.n	800e252 <_strtod_l+0x8fa>
 800e17a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e17e:	f67f ae99 	bls.w	800deb4 <_strtod_l+0x55c>
 800e182:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800e1b0 <_strtod_l+0x858>
 800e186:	ec4b ab16 	vmov	d6, sl, fp
 800e18a:	4b0d      	ldr	r3, [pc, #52]	@ (800e1c0 <_strtod_l+0x868>)
 800e18c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e190:	ee17 2a90 	vmov	r2, s15
 800e194:	4013      	ands	r3, r2
 800e196:	ec5b ab17 	vmov	sl, fp, d7
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	f47f ae01 	bne.w	800dda2 <_strtod_l+0x44a>
 800e1a0:	9a05      	ldr	r2, [sp, #20]
 800e1a2:	2322      	movs	r3, #34	@ 0x22
 800e1a4:	6013      	str	r3, [r2, #0]
 800e1a6:	e5fc      	b.n	800dda2 <_strtod_l+0x44a>
 800e1a8:	ffc00000 	.word	0xffc00000
 800e1ac:	41dfffff 	.word	0x41dfffff
 800e1b0:	00000000 	.word	0x00000000
 800e1b4:	39500000 	.word	0x39500000
 800e1b8:	0800faa8 	.word	0x0800faa8
 800e1bc:	fffffc02 	.word	0xfffffc02
 800e1c0:	7ff00000 	.word	0x7ff00000
 800e1c4:	46d9      	mov	r9, fp
 800e1c6:	d15d      	bne.n	800e284 <_strtod_l+0x92c>
 800e1c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e1cc:	f1b8 0f00 	cmp.w	r8, #0
 800e1d0:	d02a      	beq.n	800e228 <_strtod_l+0x8d0>
 800e1d2:	4aa9      	ldr	r2, [pc, #676]	@ (800e478 <_strtod_l+0xb20>)
 800e1d4:	4293      	cmp	r3, r2
 800e1d6:	d12a      	bne.n	800e22e <_strtod_l+0x8d6>
 800e1d8:	9b06      	ldr	r3, [sp, #24]
 800e1da:	4652      	mov	r2, sl
 800e1dc:	b1fb      	cbz	r3, 800e21e <_strtod_l+0x8c6>
 800e1de:	4ba7      	ldr	r3, [pc, #668]	@ (800e47c <_strtod_l+0xb24>)
 800e1e0:	ea0b 0303 	and.w	r3, fp, r3
 800e1e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e1e8:	f04f 31ff 	mov.w	r1, #4294967295
 800e1ec:	d81a      	bhi.n	800e224 <_strtod_l+0x8cc>
 800e1ee:	0d1b      	lsrs	r3, r3, #20
 800e1f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e1f4:	fa01 f303 	lsl.w	r3, r1, r3
 800e1f8:	429a      	cmp	r2, r3
 800e1fa:	d118      	bne.n	800e22e <_strtod_l+0x8d6>
 800e1fc:	4ba0      	ldr	r3, [pc, #640]	@ (800e480 <_strtod_l+0xb28>)
 800e1fe:	4599      	cmp	r9, r3
 800e200:	d102      	bne.n	800e208 <_strtod_l+0x8b0>
 800e202:	3201      	adds	r2, #1
 800e204:	f43f adc2 	beq.w	800dd8c <_strtod_l+0x434>
 800e208:	4b9c      	ldr	r3, [pc, #624]	@ (800e47c <_strtod_l+0xb24>)
 800e20a:	ea09 0303 	and.w	r3, r9, r3
 800e20e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800e212:	f04f 0a00 	mov.w	sl, #0
 800e216:	9b06      	ldr	r3, [sp, #24]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d1b2      	bne.n	800e182 <_strtod_l+0x82a>
 800e21c:	e5c1      	b.n	800dda2 <_strtod_l+0x44a>
 800e21e:	f04f 33ff 	mov.w	r3, #4294967295
 800e222:	e7e9      	b.n	800e1f8 <_strtod_l+0x8a0>
 800e224:	460b      	mov	r3, r1
 800e226:	e7e7      	b.n	800e1f8 <_strtod_l+0x8a0>
 800e228:	ea53 030a 	orrs.w	r3, r3, sl
 800e22c:	d09b      	beq.n	800e166 <_strtod_l+0x80e>
 800e22e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e230:	b1c3      	cbz	r3, 800e264 <_strtod_l+0x90c>
 800e232:	ea13 0f09 	tst.w	r3, r9
 800e236:	d0ee      	beq.n	800e216 <_strtod_l+0x8be>
 800e238:	9a06      	ldr	r2, [sp, #24]
 800e23a:	4650      	mov	r0, sl
 800e23c:	4659      	mov	r1, fp
 800e23e:	f1b8 0f00 	cmp.w	r8, #0
 800e242:	d013      	beq.n	800e26c <_strtod_l+0x914>
 800e244:	f7ff fb6d 	bl	800d922 <sulp>
 800e248:	ee39 7b00 	vadd.f64	d7, d9, d0
 800e24c:	ec5b ab17 	vmov	sl, fp, d7
 800e250:	e7e1      	b.n	800e216 <_strtod_l+0x8be>
 800e252:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e256:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e25a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e25e:	f04f 3aff 	mov.w	sl, #4294967295
 800e262:	e7d8      	b.n	800e216 <_strtod_l+0x8be>
 800e264:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e266:	ea13 0f0a 	tst.w	r3, sl
 800e26a:	e7e4      	b.n	800e236 <_strtod_l+0x8de>
 800e26c:	f7ff fb59 	bl	800d922 <sulp>
 800e270:	ee39 0b40 	vsub.f64	d0, d9, d0
 800e274:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800e278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e27c:	ec5b ab10 	vmov	sl, fp, d0
 800e280:	d1c9      	bne.n	800e216 <_strtod_l+0x8be>
 800e282:	e617      	b.n	800deb4 <_strtod_l+0x55c>
 800e284:	4629      	mov	r1, r5
 800e286:	4620      	mov	r0, r4
 800e288:	f7ff fad8 	bl	800d83c <__ratio>
 800e28c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800e290:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800e294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e298:	d85d      	bhi.n	800e356 <_strtod_l+0x9fe>
 800e29a:	f1b8 0f00 	cmp.w	r8, #0
 800e29e:	d164      	bne.n	800e36a <_strtod_l+0xa12>
 800e2a0:	f1ba 0f00 	cmp.w	sl, #0
 800e2a4:	d14b      	bne.n	800e33e <_strtod_l+0x9e6>
 800e2a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e2aa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d160      	bne.n	800e374 <_strtod_l+0xa1c>
 800e2b2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800e2b6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800e2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2be:	d401      	bmi.n	800e2c4 <_strtod_l+0x96c>
 800e2c0:	ee20 8b08 	vmul.f64	d8, d0, d8
 800e2c4:	eeb1 ab48 	vneg.f64	d10, d8
 800e2c8:	486c      	ldr	r0, [pc, #432]	@ (800e47c <_strtod_l+0xb24>)
 800e2ca:	496e      	ldr	r1, [pc, #440]	@ (800e484 <_strtod_l+0xb2c>)
 800e2cc:	ea09 0700 	and.w	r7, r9, r0
 800e2d0:	428f      	cmp	r7, r1
 800e2d2:	ec53 2b1a 	vmov	r2, r3, d10
 800e2d6:	d17d      	bne.n	800e3d4 <_strtod_l+0xa7c>
 800e2d8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800e2dc:	ec4b ab1c 	vmov	d12, sl, fp
 800e2e0:	eeb0 0b4c 	vmov.f64	d0, d12
 800e2e4:	f7ff f9e2 	bl	800d6ac <__ulp>
 800e2e8:	4864      	ldr	r0, [pc, #400]	@ (800e47c <_strtod_l+0xb24>)
 800e2ea:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800e2ee:	ee1c 3a90 	vmov	r3, s25
 800e2f2:	4a65      	ldr	r2, [pc, #404]	@ (800e488 <_strtod_l+0xb30>)
 800e2f4:	ea03 0100 	and.w	r1, r3, r0
 800e2f8:	4291      	cmp	r1, r2
 800e2fa:	ec5b ab1c 	vmov	sl, fp, d12
 800e2fe:	d93c      	bls.n	800e37a <_strtod_l+0xa22>
 800e300:	ee19 2a90 	vmov	r2, s19
 800e304:	4b5e      	ldr	r3, [pc, #376]	@ (800e480 <_strtod_l+0xb28>)
 800e306:	429a      	cmp	r2, r3
 800e308:	d104      	bne.n	800e314 <_strtod_l+0x9bc>
 800e30a:	ee19 3a10 	vmov	r3, s18
 800e30e:	3301      	adds	r3, #1
 800e310:	f43f ad3c 	beq.w	800dd8c <_strtod_l+0x434>
 800e314:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800e480 <_strtod_l+0xb28>
 800e318:	f04f 3aff 	mov.w	sl, #4294967295
 800e31c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e31e:	9805      	ldr	r0, [sp, #20]
 800e320:	f7fe fe98 	bl	800d054 <_Bfree>
 800e324:	9805      	ldr	r0, [sp, #20]
 800e326:	4631      	mov	r1, r6
 800e328:	f7fe fe94 	bl	800d054 <_Bfree>
 800e32c:	9805      	ldr	r0, [sp, #20]
 800e32e:	4629      	mov	r1, r5
 800e330:	f7fe fe90 	bl	800d054 <_Bfree>
 800e334:	9805      	ldr	r0, [sp, #20]
 800e336:	4621      	mov	r1, r4
 800e338:	f7fe fe8c 	bl	800d054 <_Bfree>
 800e33c:	e627      	b.n	800df8e <_strtod_l+0x636>
 800e33e:	f1ba 0f01 	cmp.w	sl, #1
 800e342:	d103      	bne.n	800e34c <_strtod_l+0x9f4>
 800e344:	f1bb 0f00 	cmp.w	fp, #0
 800e348:	f43f adb4 	beq.w	800deb4 <_strtod_l+0x55c>
 800e34c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800e350:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800e354:	e7b8      	b.n	800e2c8 <_strtod_l+0x970>
 800e356:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800e35a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800e35e:	f1b8 0f00 	cmp.w	r8, #0
 800e362:	d0af      	beq.n	800e2c4 <_strtod_l+0x96c>
 800e364:	eeb0 ab48 	vmov.f64	d10, d8
 800e368:	e7ae      	b.n	800e2c8 <_strtod_l+0x970>
 800e36a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800e36e:	eeb0 8b4a 	vmov.f64	d8, d10
 800e372:	e7a9      	b.n	800e2c8 <_strtod_l+0x970>
 800e374:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800e378:	e7a6      	b.n	800e2c8 <_strtod_l+0x970>
 800e37a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e37e:	9b06      	ldr	r3, [sp, #24]
 800e380:	46d9      	mov	r9, fp
 800e382:	2b00      	cmp	r3, #0
 800e384:	d1ca      	bne.n	800e31c <_strtod_l+0x9c4>
 800e386:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e38a:	0d1b      	lsrs	r3, r3, #20
 800e38c:	051b      	lsls	r3, r3, #20
 800e38e:	429f      	cmp	r7, r3
 800e390:	d1c4      	bne.n	800e31c <_strtod_l+0x9c4>
 800e392:	ec51 0b18 	vmov	r0, r1, d8
 800e396:	f7f2 f9cf 	bl	8000738 <__aeabi_d2lz>
 800e39a:	f7f2 f987 	bl	80006ac <__aeabi_l2d>
 800e39e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800e3a2:	ec41 0b17 	vmov	d7, r0, r1
 800e3a6:	ea49 090a 	orr.w	r9, r9, sl
 800e3aa:	ea59 0908 	orrs.w	r9, r9, r8
 800e3ae:	ee38 8b47 	vsub.f64	d8, d8, d7
 800e3b2:	d03c      	beq.n	800e42e <_strtod_l+0xad6>
 800e3b4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800e460 <_strtod_l+0xb08>
 800e3b8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e3bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3c0:	f53f acef 	bmi.w	800dda2 <_strtod_l+0x44a>
 800e3c4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800e468 <_strtod_l+0xb10>
 800e3c8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3d0:	dda4      	ble.n	800e31c <_strtod_l+0x9c4>
 800e3d2:	e4e6      	b.n	800dda2 <_strtod_l+0x44a>
 800e3d4:	9906      	ldr	r1, [sp, #24]
 800e3d6:	b1e1      	cbz	r1, 800e412 <_strtod_l+0xaba>
 800e3d8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800e3dc:	d819      	bhi.n	800e412 <_strtod_l+0xaba>
 800e3de:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800e3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3e6:	d811      	bhi.n	800e40c <_strtod_l+0xab4>
 800e3e8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800e3ec:	ee18 3a10 	vmov	r3, s16
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	bf38      	it	cc
 800e3f4:	2301      	movcc	r3, #1
 800e3f6:	ee08 3a10 	vmov	s16, r3
 800e3fa:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800e3fe:	f1b8 0f00 	cmp.w	r8, #0
 800e402:	d111      	bne.n	800e428 <_strtod_l+0xad0>
 800e404:	eeb1 7b48 	vneg.f64	d7, d8
 800e408:	ec53 2b17 	vmov	r2, r3, d7
 800e40c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800e410:	1bcb      	subs	r3, r1, r7
 800e412:	eeb0 0b49 	vmov.f64	d0, d9
 800e416:	ec43 2b1a 	vmov	d10, r2, r3
 800e41a:	f7ff f947 	bl	800d6ac <__ulp>
 800e41e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800e422:	ec5b ab19 	vmov	sl, fp, d9
 800e426:	e7aa      	b.n	800e37e <_strtod_l+0xa26>
 800e428:	eeb0 7b48 	vmov.f64	d7, d8
 800e42c:	e7ec      	b.n	800e408 <_strtod_l+0xab0>
 800e42e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800e470 <_strtod_l+0xb18>
 800e432:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e43a:	f57f af6f 	bpl.w	800e31c <_strtod_l+0x9c4>
 800e43e:	e4b0      	b.n	800dda2 <_strtod_l+0x44a>
 800e440:	2300      	movs	r3, #0
 800e442:	9308      	str	r3, [sp, #32]
 800e444:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e446:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e448:	6013      	str	r3, [r2, #0]
 800e44a:	f7ff bac4 	b.w	800d9d6 <_strtod_l+0x7e>
 800e44e:	2a65      	cmp	r2, #101	@ 0x65
 800e450:	f43f abbf 	beq.w	800dbd2 <_strtod_l+0x27a>
 800e454:	2a45      	cmp	r2, #69	@ 0x45
 800e456:	f43f abbc 	beq.w	800dbd2 <_strtod_l+0x27a>
 800e45a:	2101      	movs	r1, #1
 800e45c:	f7ff bbf4 	b.w	800dc48 <_strtod_l+0x2f0>
 800e460:	94a03595 	.word	0x94a03595
 800e464:	3fdfffff 	.word	0x3fdfffff
 800e468:	35afe535 	.word	0x35afe535
 800e46c:	3fe00000 	.word	0x3fe00000
 800e470:	94a03595 	.word	0x94a03595
 800e474:	3fcfffff 	.word	0x3fcfffff
 800e478:	000fffff 	.word	0x000fffff
 800e47c:	7ff00000 	.word	0x7ff00000
 800e480:	7fefffff 	.word	0x7fefffff
 800e484:	7fe00000 	.word	0x7fe00000
 800e488:	7c9fffff 	.word	0x7c9fffff

0800e48c <_strtod_r>:
 800e48c:	4b01      	ldr	r3, [pc, #4]	@ (800e494 <_strtod_r+0x8>)
 800e48e:	f7ff ba63 	b.w	800d958 <_strtod_l>
 800e492:	bf00      	nop
 800e494:	24000070 	.word	0x24000070

0800e498 <_strtol_l.isra.0>:
 800e498:	2b24      	cmp	r3, #36	@ 0x24
 800e49a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e49e:	4686      	mov	lr, r0
 800e4a0:	4690      	mov	r8, r2
 800e4a2:	d801      	bhi.n	800e4a8 <_strtol_l.isra.0+0x10>
 800e4a4:	2b01      	cmp	r3, #1
 800e4a6:	d106      	bne.n	800e4b6 <_strtol_l.isra.0+0x1e>
 800e4a8:	f7fd fe6a 	bl	800c180 <__errno>
 800e4ac:	2316      	movs	r3, #22
 800e4ae:	6003      	str	r3, [r0, #0]
 800e4b0:	2000      	movs	r0, #0
 800e4b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4b6:	4834      	ldr	r0, [pc, #208]	@ (800e588 <_strtol_l.isra.0+0xf0>)
 800e4b8:	460d      	mov	r5, r1
 800e4ba:	462a      	mov	r2, r5
 800e4bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e4c0:	5d06      	ldrb	r6, [r0, r4]
 800e4c2:	f016 0608 	ands.w	r6, r6, #8
 800e4c6:	d1f8      	bne.n	800e4ba <_strtol_l.isra.0+0x22>
 800e4c8:	2c2d      	cmp	r4, #45	@ 0x2d
 800e4ca:	d110      	bne.n	800e4ee <_strtol_l.isra.0+0x56>
 800e4cc:	782c      	ldrb	r4, [r5, #0]
 800e4ce:	2601      	movs	r6, #1
 800e4d0:	1c95      	adds	r5, r2, #2
 800e4d2:	f033 0210 	bics.w	r2, r3, #16
 800e4d6:	d115      	bne.n	800e504 <_strtol_l.isra.0+0x6c>
 800e4d8:	2c30      	cmp	r4, #48	@ 0x30
 800e4da:	d10d      	bne.n	800e4f8 <_strtol_l.isra.0+0x60>
 800e4dc:	782a      	ldrb	r2, [r5, #0]
 800e4de:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e4e2:	2a58      	cmp	r2, #88	@ 0x58
 800e4e4:	d108      	bne.n	800e4f8 <_strtol_l.isra.0+0x60>
 800e4e6:	786c      	ldrb	r4, [r5, #1]
 800e4e8:	3502      	adds	r5, #2
 800e4ea:	2310      	movs	r3, #16
 800e4ec:	e00a      	b.n	800e504 <_strtol_l.isra.0+0x6c>
 800e4ee:	2c2b      	cmp	r4, #43	@ 0x2b
 800e4f0:	bf04      	itt	eq
 800e4f2:	782c      	ldrbeq	r4, [r5, #0]
 800e4f4:	1c95      	addeq	r5, r2, #2
 800e4f6:	e7ec      	b.n	800e4d2 <_strtol_l.isra.0+0x3a>
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d1f6      	bne.n	800e4ea <_strtol_l.isra.0+0x52>
 800e4fc:	2c30      	cmp	r4, #48	@ 0x30
 800e4fe:	bf14      	ite	ne
 800e500:	230a      	movne	r3, #10
 800e502:	2308      	moveq	r3, #8
 800e504:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e508:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e50c:	2200      	movs	r2, #0
 800e50e:	fbbc f9f3 	udiv	r9, ip, r3
 800e512:	4610      	mov	r0, r2
 800e514:	fb03 ca19 	mls	sl, r3, r9, ip
 800e518:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e51c:	2f09      	cmp	r7, #9
 800e51e:	d80f      	bhi.n	800e540 <_strtol_l.isra.0+0xa8>
 800e520:	463c      	mov	r4, r7
 800e522:	42a3      	cmp	r3, r4
 800e524:	dd1b      	ble.n	800e55e <_strtol_l.isra.0+0xc6>
 800e526:	1c57      	adds	r7, r2, #1
 800e528:	d007      	beq.n	800e53a <_strtol_l.isra.0+0xa2>
 800e52a:	4581      	cmp	r9, r0
 800e52c:	d314      	bcc.n	800e558 <_strtol_l.isra.0+0xc0>
 800e52e:	d101      	bne.n	800e534 <_strtol_l.isra.0+0x9c>
 800e530:	45a2      	cmp	sl, r4
 800e532:	db11      	blt.n	800e558 <_strtol_l.isra.0+0xc0>
 800e534:	fb00 4003 	mla	r0, r0, r3, r4
 800e538:	2201      	movs	r2, #1
 800e53a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e53e:	e7eb      	b.n	800e518 <_strtol_l.isra.0+0x80>
 800e540:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e544:	2f19      	cmp	r7, #25
 800e546:	d801      	bhi.n	800e54c <_strtol_l.isra.0+0xb4>
 800e548:	3c37      	subs	r4, #55	@ 0x37
 800e54a:	e7ea      	b.n	800e522 <_strtol_l.isra.0+0x8a>
 800e54c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e550:	2f19      	cmp	r7, #25
 800e552:	d804      	bhi.n	800e55e <_strtol_l.isra.0+0xc6>
 800e554:	3c57      	subs	r4, #87	@ 0x57
 800e556:	e7e4      	b.n	800e522 <_strtol_l.isra.0+0x8a>
 800e558:	f04f 32ff 	mov.w	r2, #4294967295
 800e55c:	e7ed      	b.n	800e53a <_strtol_l.isra.0+0xa2>
 800e55e:	1c53      	adds	r3, r2, #1
 800e560:	d108      	bne.n	800e574 <_strtol_l.isra.0+0xdc>
 800e562:	2322      	movs	r3, #34	@ 0x22
 800e564:	f8ce 3000 	str.w	r3, [lr]
 800e568:	4660      	mov	r0, ip
 800e56a:	f1b8 0f00 	cmp.w	r8, #0
 800e56e:	d0a0      	beq.n	800e4b2 <_strtol_l.isra.0+0x1a>
 800e570:	1e69      	subs	r1, r5, #1
 800e572:	e006      	b.n	800e582 <_strtol_l.isra.0+0xea>
 800e574:	b106      	cbz	r6, 800e578 <_strtol_l.isra.0+0xe0>
 800e576:	4240      	negs	r0, r0
 800e578:	f1b8 0f00 	cmp.w	r8, #0
 800e57c:	d099      	beq.n	800e4b2 <_strtol_l.isra.0+0x1a>
 800e57e:	2a00      	cmp	r2, #0
 800e580:	d1f6      	bne.n	800e570 <_strtol_l.isra.0+0xd8>
 800e582:	f8c8 1000 	str.w	r1, [r8]
 800e586:	e794      	b.n	800e4b2 <_strtol_l.isra.0+0x1a>
 800e588:	0800fad1 	.word	0x0800fad1

0800e58c <_strtol_r>:
 800e58c:	f7ff bf84 	b.w	800e498 <_strtol_l.isra.0>

0800e590 <__ssputs_r>:
 800e590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e594:	688e      	ldr	r6, [r1, #8]
 800e596:	461f      	mov	r7, r3
 800e598:	42be      	cmp	r6, r7
 800e59a:	680b      	ldr	r3, [r1, #0]
 800e59c:	4682      	mov	sl, r0
 800e59e:	460c      	mov	r4, r1
 800e5a0:	4690      	mov	r8, r2
 800e5a2:	d82d      	bhi.n	800e600 <__ssputs_r+0x70>
 800e5a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e5a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e5ac:	d026      	beq.n	800e5fc <__ssputs_r+0x6c>
 800e5ae:	6965      	ldr	r5, [r4, #20]
 800e5b0:	6909      	ldr	r1, [r1, #16]
 800e5b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e5b6:	eba3 0901 	sub.w	r9, r3, r1
 800e5ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e5be:	1c7b      	adds	r3, r7, #1
 800e5c0:	444b      	add	r3, r9
 800e5c2:	106d      	asrs	r5, r5, #1
 800e5c4:	429d      	cmp	r5, r3
 800e5c6:	bf38      	it	cc
 800e5c8:	461d      	movcc	r5, r3
 800e5ca:	0553      	lsls	r3, r2, #21
 800e5cc:	d527      	bpl.n	800e61e <__ssputs_r+0x8e>
 800e5ce:	4629      	mov	r1, r5
 800e5d0:	f7fe fc74 	bl	800cebc <_malloc_r>
 800e5d4:	4606      	mov	r6, r0
 800e5d6:	b360      	cbz	r0, 800e632 <__ssputs_r+0xa2>
 800e5d8:	6921      	ldr	r1, [r4, #16]
 800e5da:	464a      	mov	r2, r9
 800e5dc:	f7fd fdfd 	bl	800c1da <memcpy>
 800e5e0:	89a3      	ldrh	r3, [r4, #12]
 800e5e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e5e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5ea:	81a3      	strh	r3, [r4, #12]
 800e5ec:	6126      	str	r6, [r4, #16]
 800e5ee:	6165      	str	r5, [r4, #20]
 800e5f0:	444e      	add	r6, r9
 800e5f2:	eba5 0509 	sub.w	r5, r5, r9
 800e5f6:	6026      	str	r6, [r4, #0]
 800e5f8:	60a5      	str	r5, [r4, #8]
 800e5fa:	463e      	mov	r6, r7
 800e5fc:	42be      	cmp	r6, r7
 800e5fe:	d900      	bls.n	800e602 <__ssputs_r+0x72>
 800e600:	463e      	mov	r6, r7
 800e602:	6820      	ldr	r0, [r4, #0]
 800e604:	4632      	mov	r2, r6
 800e606:	4641      	mov	r1, r8
 800e608:	f000 f9c6 	bl	800e998 <memmove>
 800e60c:	68a3      	ldr	r3, [r4, #8]
 800e60e:	1b9b      	subs	r3, r3, r6
 800e610:	60a3      	str	r3, [r4, #8]
 800e612:	6823      	ldr	r3, [r4, #0]
 800e614:	4433      	add	r3, r6
 800e616:	6023      	str	r3, [r4, #0]
 800e618:	2000      	movs	r0, #0
 800e61a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e61e:	462a      	mov	r2, r5
 800e620:	f000 fd7b 	bl	800f11a <_realloc_r>
 800e624:	4606      	mov	r6, r0
 800e626:	2800      	cmp	r0, #0
 800e628:	d1e0      	bne.n	800e5ec <__ssputs_r+0x5c>
 800e62a:	6921      	ldr	r1, [r4, #16]
 800e62c:	4650      	mov	r0, sl
 800e62e:	f7fe fbd1 	bl	800cdd4 <_free_r>
 800e632:	230c      	movs	r3, #12
 800e634:	f8ca 3000 	str.w	r3, [sl]
 800e638:	89a3      	ldrh	r3, [r4, #12]
 800e63a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e63e:	81a3      	strh	r3, [r4, #12]
 800e640:	f04f 30ff 	mov.w	r0, #4294967295
 800e644:	e7e9      	b.n	800e61a <__ssputs_r+0x8a>
	...

0800e648 <_svfiprintf_r>:
 800e648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e64c:	4698      	mov	r8, r3
 800e64e:	898b      	ldrh	r3, [r1, #12]
 800e650:	061b      	lsls	r3, r3, #24
 800e652:	b09d      	sub	sp, #116	@ 0x74
 800e654:	4607      	mov	r7, r0
 800e656:	460d      	mov	r5, r1
 800e658:	4614      	mov	r4, r2
 800e65a:	d510      	bpl.n	800e67e <_svfiprintf_r+0x36>
 800e65c:	690b      	ldr	r3, [r1, #16]
 800e65e:	b973      	cbnz	r3, 800e67e <_svfiprintf_r+0x36>
 800e660:	2140      	movs	r1, #64	@ 0x40
 800e662:	f7fe fc2b 	bl	800cebc <_malloc_r>
 800e666:	6028      	str	r0, [r5, #0]
 800e668:	6128      	str	r0, [r5, #16]
 800e66a:	b930      	cbnz	r0, 800e67a <_svfiprintf_r+0x32>
 800e66c:	230c      	movs	r3, #12
 800e66e:	603b      	str	r3, [r7, #0]
 800e670:	f04f 30ff 	mov.w	r0, #4294967295
 800e674:	b01d      	add	sp, #116	@ 0x74
 800e676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e67a:	2340      	movs	r3, #64	@ 0x40
 800e67c:	616b      	str	r3, [r5, #20]
 800e67e:	2300      	movs	r3, #0
 800e680:	9309      	str	r3, [sp, #36]	@ 0x24
 800e682:	2320      	movs	r3, #32
 800e684:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e688:	f8cd 800c 	str.w	r8, [sp, #12]
 800e68c:	2330      	movs	r3, #48	@ 0x30
 800e68e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e82c <_svfiprintf_r+0x1e4>
 800e692:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e696:	f04f 0901 	mov.w	r9, #1
 800e69a:	4623      	mov	r3, r4
 800e69c:	469a      	mov	sl, r3
 800e69e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6a2:	b10a      	cbz	r2, 800e6a8 <_svfiprintf_r+0x60>
 800e6a4:	2a25      	cmp	r2, #37	@ 0x25
 800e6a6:	d1f9      	bne.n	800e69c <_svfiprintf_r+0x54>
 800e6a8:	ebba 0b04 	subs.w	fp, sl, r4
 800e6ac:	d00b      	beq.n	800e6c6 <_svfiprintf_r+0x7e>
 800e6ae:	465b      	mov	r3, fp
 800e6b0:	4622      	mov	r2, r4
 800e6b2:	4629      	mov	r1, r5
 800e6b4:	4638      	mov	r0, r7
 800e6b6:	f7ff ff6b 	bl	800e590 <__ssputs_r>
 800e6ba:	3001      	adds	r0, #1
 800e6bc:	f000 80a7 	beq.w	800e80e <_svfiprintf_r+0x1c6>
 800e6c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6c2:	445a      	add	r2, fp
 800e6c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e6c6:	f89a 3000 	ldrb.w	r3, [sl]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	f000 809f 	beq.w	800e80e <_svfiprintf_r+0x1c6>
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	f04f 32ff 	mov.w	r2, #4294967295
 800e6d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e6da:	f10a 0a01 	add.w	sl, sl, #1
 800e6de:	9304      	str	r3, [sp, #16]
 800e6e0:	9307      	str	r3, [sp, #28]
 800e6e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e6e6:	931a      	str	r3, [sp, #104]	@ 0x68
 800e6e8:	4654      	mov	r4, sl
 800e6ea:	2205      	movs	r2, #5
 800e6ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6f0:	484e      	ldr	r0, [pc, #312]	@ (800e82c <_svfiprintf_r+0x1e4>)
 800e6f2:	f7f1 fdf5 	bl	80002e0 <memchr>
 800e6f6:	9a04      	ldr	r2, [sp, #16]
 800e6f8:	b9d8      	cbnz	r0, 800e732 <_svfiprintf_r+0xea>
 800e6fa:	06d0      	lsls	r0, r2, #27
 800e6fc:	bf44      	itt	mi
 800e6fe:	2320      	movmi	r3, #32
 800e700:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e704:	0711      	lsls	r1, r2, #28
 800e706:	bf44      	itt	mi
 800e708:	232b      	movmi	r3, #43	@ 0x2b
 800e70a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e70e:	f89a 3000 	ldrb.w	r3, [sl]
 800e712:	2b2a      	cmp	r3, #42	@ 0x2a
 800e714:	d015      	beq.n	800e742 <_svfiprintf_r+0xfa>
 800e716:	9a07      	ldr	r2, [sp, #28]
 800e718:	4654      	mov	r4, sl
 800e71a:	2000      	movs	r0, #0
 800e71c:	f04f 0c0a 	mov.w	ip, #10
 800e720:	4621      	mov	r1, r4
 800e722:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e726:	3b30      	subs	r3, #48	@ 0x30
 800e728:	2b09      	cmp	r3, #9
 800e72a:	d94b      	bls.n	800e7c4 <_svfiprintf_r+0x17c>
 800e72c:	b1b0      	cbz	r0, 800e75c <_svfiprintf_r+0x114>
 800e72e:	9207      	str	r2, [sp, #28]
 800e730:	e014      	b.n	800e75c <_svfiprintf_r+0x114>
 800e732:	eba0 0308 	sub.w	r3, r0, r8
 800e736:	fa09 f303 	lsl.w	r3, r9, r3
 800e73a:	4313      	orrs	r3, r2
 800e73c:	9304      	str	r3, [sp, #16]
 800e73e:	46a2      	mov	sl, r4
 800e740:	e7d2      	b.n	800e6e8 <_svfiprintf_r+0xa0>
 800e742:	9b03      	ldr	r3, [sp, #12]
 800e744:	1d19      	adds	r1, r3, #4
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	9103      	str	r1, [sp, #12]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	bfbb      	ittet	lt
 800e74e:	425b      	neglt	r3, r3
 800e750:	f042 0202 	orrlt.w	r2, r2, #2
 800e754:	9307      	strge	r3, [sp, #28]
 800e756:	9307      	strlt	r3, [sp, #28]
 800e758:	bfb8      	it	lt
 800e75a:	9204      	strlt	r2, [sp, #16]
 800e75c:	7823      	ldrb	r3, [r4, #0]
 800e75e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e760:	d10a      	bne.n	800e778 <_svfiprintf_r+0x130>
 800e762:	7863      	ldrb	r3, [r4, #1]
 800e764:	2b2a      	cmp	r3, #42	@ 0x2a
 800e766:	d132      	bne.n	800e7ce <_svfiprintf_r+0x186>
 800e768:	9b03      	ldr	r3, [sp, #12]
 800e76a:	1d1a      	adds	r2, r3, #4
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	9203      	str	r2, [sp, #12]
 800e770:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e774:	3402      	adds	r4, #2
 800e776:	9305      	str	r3, [sp, #20]
 800e778:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e83c <_svfiprintf_r+0x1f4>
 800e77c:	7821      	ldrb	r1, [r4, #0]
 800e77e:	2203      	movs	r2, #3
 800e780:	4650      	mov	r0, sl
 800e782:	f7f1 fdad 	bl	80002e0 <memchr>
 800e786:	b138      	cbz	r0, 800e798 <_svfiprintf_r+0x150>
 800e788:	9b04      	ldr	r3, [sp, #16]
 800e78a:	eba0 000a 	sub.w	r0, r0, sl
 800e78e:	2240      	movs	r2, #64	@ 0x40
 800e790:	4082      	lsls	r2, r0
 800e792:	4313      	orrs	r3, r2
 800e794:	3401      	adds	r4, #1
 800e796:	9304      	str	r3, [sp, #16]
 800e798:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e79c:	4824      	ldr	r0, [pc, #144]	@ (800e830 <_svfiprintf_r+0x1e8>)
 800e79e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e7a2:	2206      	movs	r2, #6
 800e7a4:	f7f1 fd9c 	bl	80002e0 <memchr>
 800e7a8:	2800      	cmp	r0, #0
 800e7aa:	d036      	beq.n	800e81a <_svfiprintf_r+0x1d2>
 800e7ac:	4b21      	ldr	r3, [pc, #132]	@ (800e834 <_svfiprintf_r+0x1ec>)
 800e7ae:	bb1b      	cbnz	r3, 800e7f8 <_svfiprintf_r+0x1b0>
 800e7b0:	9b03      	ldr	r3, [sp, #12]
 800e7b2:	3307      	adds	r3, #7
 800e7b4:	f023 0307 	bic.w	r3, r3, #7
 800e7b8:	3308      	adds	r3, #8
 800e7ba:	9303      	str	r3, [sp, #12]
 800e7bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7be:	4433      	add	r3, r6
 800e7c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7c2:	e76a      	b.n	800e69a <_svfiprintf_r+0x52>
 800e7c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e7c8:	460c      	mov	r4, r1
 800e7ca:	2001      	movs	r0, #1
 800e7cc:	e7a8      	b.n	800e720 <_svfiprintf_r+0xd8>
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	3401      	adds	r4, #1
 800e7d2:	9305      	str	r3, [sp, #20]
 800e7d4:	4619      	mov	r1, r3
 800e7d6:	f04f 0c0a 	mov.w	ip, #10
 800e7da:	4620      	mov	r0, r4
 800e7dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7e0:	3a30      	subs	r2, #48	@ 0x30
 800e7e2:	2a09      	cmp	r2, #9
 800e7e4:	d903      	bls.n	800e7ee <_svfiprintf_r+0x1a6>
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d0c6      	beq.n	800e778 <_svfiprintf_r+0x130>
 800e7ea:	9105      	str	r1, [sp, #20]
 800e7ec:	e7c4      	b.n	800e778 <_svfiprintf_r+0x130>
 800e7ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800e7f2:	4604      	mov	r4, r0
 800e7f4:	2301      	movs	r3, #1
 800e7f6:	e7f0      	b.n	800e7da <_svfiprintf_r+0x192>
 800e7f8:	ab03      	add	r3, sp, #12
 800e7fa:	9300      	str	r3, [sp, #0]
 800e7fc:	462a      	mov	r2, r5
 800e7fe:	4b0e      	ldr	r3, [pc, #56]	@ (800e838 <_svfiprintf_r+0x1f0>)
 800e800:	a904      	add	r1, sp, #16
 800e802:	4638      	mov	r0, r7
 800e804:	f7fc fd38 	bl	800b278 <_printf_float>
 800e808:	1c42      	adds	r2, r0, #1
 800e80a:	4606      	mov	r6, r0
 800e80c:	d1d6      	bne.n	800e7bc <_svfiprintf_r+0x174>
 800e80e:	89ab      	ldrh	r3, [r5, #12]
 800e810:	065b      	lsls	r3, r3, #25
 800e812:	f53f af2d 	bmi.w	800e670 <_svfiprintf_r+0x28>
 800e816:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e818:	e72c      	b.n	800e674 <_svfiprintf_r+0x2c>
 800e81a:	ab03      	add	r3, sp, #12
 800e81c:	9300      	str	r3, [sp, #0]
 800e81e:	462a      	mov	r2, r5
 800e820:	4b05      	ldr	r3, [pc, #20]	@ (800e838 <_svfiprintf_r+0x1f0>)
 800e822:	a904      	add	r1, sp, #16
 800e824:	4638      	mov	r0, r7
 800e826:	f7fc ffaf 	bl	800b788 <_printf_i>
 800e82a:	e7ed      	b.n	800e808 <_svfiprintf_r+0x1c0>
 800e82c:	0800f8c9 	.word	0x0800f8c9
 800e830:	0800f8d3 	.word	0x0800f8d3
 800e834:	0800b279 	.word	0x0800b279
 800e838:	0800e591 	.word	0x0800e591
 800e83c:	0800f8cf 	.word	0x0800f8cf

0800e840 <__sflush_r>:
 800e840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e848:	0716      	lsls	r6, r2, #28
 800e84a:	4605      	mov	r5, r0
 800e84c:	460c      	mov	r4, r1
 800e84e:	d454      	bmi.n	800e8fa <__sflush_r+0xba>
 800e850:	684b      	ldr	r3, [r1, #4]
 800e852:	2b00      	cmp	r3, #0
 800e854:	dc02      	bgt.n	800e85c <__sflush_r+0x1c>
 800e856:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e858:	2b00      	cmp	r3, #0
 800e85a:	dd48      	ble.n	800e8ee <__sflush_r+0xae>
 800e85c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e85e:	2e00      	cmp	r6, #0
 800e860:	d045      	beq.n	800e8ee <__sflush_r+0xae>
 800e862:	2300      	movs	r3, #0
 800e864:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e868:	682f      	ldr	r7, [r5, #0]
 800e86a:	6a21      	ldr	r1, [r4, #32]
 800e86c:	602b      	str	r3, [r5, #0]
 800e86e:	d030      	beq.n	800e8d2 <__sflush_r+0x92>
 800e870:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e872:	89a3      	ldrh	r3, [r4, #12]
 800e874:	0759      	lsls	r1, r3, #29
 800e876:	d505      	bpl.n	800e884 <__sflush_r+0x44>
 800e878:	6863      	ldr	r3, [r4, #4]
 800e87a:	1ad2      	subs	r2, r2, r3
 800e87c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e87e:	b10b      	cbz	r3, 800e884 <__sflush_r+0x44>
 800e880:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e882:	1ad2      	subs	r2, r2, r3
 800e884:	2300      	movs	r3, #0
 800e886:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e888:	6a21      	ldr	r1, [r4, #32]
 800e88a:	4628      	mov	r0, r5
 800e88c:	47b0      	blx	r6
 800e88e:	1c43      	adds	r3, r0, #1
 800e890:	89a3      	ldrh	r3, [r4, #12]
 800e892:	d106      	bne.n	800e8a2 <__sflush_r+0x62>
 800e894:	6829      	ldr	r1, [r5, #0]
 800e896:	291d      	cmp	r1, #29
 800e898:	d82b      	bhi.n	800e8f2 <__sflush_r+0xb2>
 800e89a:	4a2a      	ldr	r2, [pc, #168]	@ (800e944 <__sflush_r+0x104>)
 800e89c:	40ca      	lsrs	r2, r1
 800e89e:	07d6      	lsls	r6, r2, #31
 800e8a0:	d527      	bpl.n	800e8f2 <__sflush_r+0xb2>
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	6062      	str	r2, [r4, #4]
 800e8a6:	04d9      	lsls	r1, r3, #19
 800e8a8:	6922      	ldr	r2, [r4, #16]
 800e8aa:	6022      	str	r2, [r4, #0]
 800e8ac:	d504      	bpl.n	800e8b8 <__sflush_r+0x78>
 800e8ae:	1c42      	adds	r2, r0, #1
 800e8b0:	d101      	bne.n	800e8b6 <__sflush_r+0x76>
 800e8b2:	682b      	ldr	r3, [r5, #0]
 800e8b4:	b903      	cbnz	r3, 800e8b8 <__sflush_r+0x78>
 800e8b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800e8b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e8ba:	602f      	str	r7, [r5, #0]
 800e8bc:	b1b9      	cbz	r1, 800e8ee <__sflush_r+0xae>
 800e8be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8c2:	4299      	cmp	r1, r3
 800e8c4:	d002      	beq.n	800e8cc <__sflush_r+0x8c>
 800e8c6:	4628      	mov	r0, r5
 800e8c8:	f7fe fa84 	bl	800cdd4 <_free_r>
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800e8d0:	e00d      	b.n	800e8ee <__sflush_r+0xae>
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	4628      	mov	r0, r5
 800e8d6:	47b0      	blx	r6
 800e8d8:	4602      	mov	r2, r0
 800e8da:	1c50      	adds	r0, r2, #1
 800e8dc:	d1c9      	bne.n	800e872 <__sflush_r+0x32>
 800e8de:	682b      	ldr	r3, [r5, #0]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d0c6      	beq.n	800e872 <__sflush_r+0x32>
 800e8e4:	2b1d      	cmp	r3, #29
 800e8e6:	d001      	beq.n	800e8ec <__sflush_r+0xac>
 800e8e8:	2b16      	cmp	r3, #22
 800e8ea:	d11e      	bne.n	800e92a <__sflush_r+0xea>
 800e8ec:	602f      	str	r7, [r5, #0]
 800e8ee:	2000      	movs	r0, #0
 800e8f0:	e022      	b.n	800e938 <__sflush_r+0xf8>
 800e8f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8f6:	b21b      	sxth	r3, r3
 800e8f8:	e01b      	b.n	800e932 <__sflush_r+0xf2>
 800e8fa:	690f      	ldr	r7, [r1, #16]
 800e8fc:	2f00      	cmp	r7, #0
 800e8fe:	d0f6      	beq.n	800e8ee <__sflush_r+0xae>
 800e900:	0793      	lsls	r3, r2, #30
 800e902:	680e      	ldr	r6, [r1, #0]
 800e904:	bf08      	it	eq
 800e906:	694b      	ldreq	r3, [r1, #20]
 800e908:	600f      	str	r7, [r1, #0]
 800e90a:	bf18      	it	ne
 800e90c:	2300      	movne	r3, #0
 800e90e:	eba6 0807 	sub.w	r8, r6, r7
 800e912:	608b      	str	r3, [r1, #8]
 800e914:	f1b8 0f00 	cmp.w	r8, #0
 800e918:	dde9      	ble.n	800e8ee <__sflush_r+0xae>
 800e91a:	6a21      	ldr	r1, [r4, #32]
 800e91c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e91e:	4643      	mov	r3, r8
 800e920:	463a      	mov	r2, r7
 800e922:	4628      	mov	r0, r5
 800e924:	47b0      	blx	r6
 800e926:	2800      	cmp	r0, #0
 800e928:	dc08      	bgt.n	800e93c <__sflush_r+0xfc>
 800e92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e92e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e932:	81a3      	strh	r3, [r4, #12]
 800e934:	f04f 30ff 	mov.w	r0, #4294967295
 800e938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e93c:	4407      	add	r7, r0
 800e93e:	eba8 0800 	sub.w	r8, r8, r0
 800e942:	e7e7      	b.n	800e914 <__sflush_r+0xd4>
 800e944:	20400001 	.word	0x20400001

0800e948 <_fflush_r>:
 800e948:	b538      	push	{r3, r4, r5, lr}
 800e94a:	690b      	ldr	r3, [r1, #16]
 800e94c:	4605      	mov	r5, r0
 800e94e:	460c      	mov	r4, r1
 800e950:	b913      	cbnz	r3, 800e958 <_fflush_r+0x10>
 800e952:	2500      	movs	r5, #0
 800e954:	4628      	mov	r0, r5
 800e956:	bd38      	pop	{r3, r4, r5, pc}
 800e958:	b118      	cbz	r0, 800e962 <_fflush_r+0x1a>
 800e95a:	6a03      	ldr	r3, [r0, #32]
 800e95c:	b90b      	cbnz	r3, 800e962 <_fflush_r+0x1a>
 800e95e:	f7fd fac3 	bl	800bee8 <__sinit>
 800e962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d0f3      	beq.n	800e952 <_fflush_r+0xa>
 800e96a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e96c:	07d0      	lsls	r0, r2, #31
 800e96e:	d404      	bmi.n	800e97a <_fflush_r+0x32>
 800e970:	0599      	lsls	r1, r3, #22
 800e972:	d402      	bmi.n	800e97a <_fflush_r+0x32>
 800e974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e976:	f7fd fc2e 	bl	800c1d6 <__retarget_lock_acquire_recursive>
 800e97a:	4628      	mov	r0, r5
 800e97c:	4621      	mov	r1, r4
 800e97e:	f7ff ff5f 	bl	800e840 <__sflush_r>
 800e982:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e984:	07da      	lsls	r2, r3, #31
 800e986:	4605      	mov	r5, r0
 800e988:	d4e4      	bmi.n	800e954 <_fflush_r+0xc>
 800e98a:	89a3      	ldrh	r3, [r4, #12]
 800e98c:	059b      	lsls	r3, r3, #22
 800e98e:	d4e1      	bmi.n	800e954 <_fflush_r+0xc>
 800e990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e992:	f7fd fc21 	bl	800c1d8 <__retarget_lock_release_recursive>
 800e996:	e7dd      	b.n	800e954 <_fflush_r+0xc>

0800e998 <memmove>:
 800e998:	4288      	cmp	r0, r1
 800e99a:	b510      	push	{r4, lr}
 800e99c:	eb01 0402 	add.w	r4, r1, r2
 800e9a0:	d902      	bls.n	800e9a8 <memmove+0x10>
 800e9a2:	4284      	cmp	r4, r0
 800e9a4:	4623      	mov	r3, r4
 800e9a6:	d807      	bhi.n	800e9b8 <memmove+0x20>
 800e9a8:	1e43      	subs	r3, r0, #1
 800e9aa:	42a1      	cmp	r1, r4
 800e9ac:	d008      	beq.n	800e9c0 <memmove+0x28>
 800e9ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e9b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e9b6:	e7f8      	b.n	800e9aa <memmove+0x12>
 800e9b8:	4402      	add	r2, r0
 800e9ba:	4601      	mov	r1, r0
 800e9bc:	428a      	cmp	r2, r1
 800e9be:	d100      	bne.n	800e9c2 <memmove+0x2a>
 800e9c0:	bd10      	pop	{r4, pc}
 800e9c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e9c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e9ca:	e7f7      	b.n	800e9bc <memmove+0x24>

0800e9cc <strncmp>:
 800e9cc:	b510      	push	{r4, lr}
 800e9ce:	b16a      	cbz	r2, 800e9ec <strncmp+0x20>
 800e9d0:	3901      	subs	r1, #1
 800e9d2:	1884      	adds	r4, r0, r2
 800e9d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e9dc:	429a      	cmp	r2, r3
 800e9de:	d103      	bne.n	800e9e8 <strncmp+0x1c>
 800e9e0:	42a0      	cmp	r0, r4
 800e9e2:	d001      	beq.n	800e9e8 <strncmp+0x1c>
 800e9e4:	2a00      	cmp	r2, #0
 800e9e6:	d1f5      	bne.n	800e9d4 <strncmp+0x8>
 800e9e8:	1ad0      	subs	r0, r2, r3
 800e9ea:	bd10      	pop	{r4, pc}
 800e9ec:	4610      	mov	r0, r2
 800e9ee:	e7fc      	b.n	800e9ea <strncmp+0x1e>

0800e9f0 <_sbrk_r>:
 800e9f0:	b538      	push	{r3, r4, r5, lr}
 800e9f2:	4d06      	ldr	r5, [pc, #24]	@ (800ea0c <_sbrk_r+0x1c>)
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	4604      	mov	r4, r0
 800e9f8:	4608      	mov	r0, r1
 800e9fa:	602b      	str	r3, [r5, #0]
 800e9fc:	f7f2 fea8 	bl	8001750 <_sbrk>
 800ea00:	1c43      	adds	r3, r0, #1
 800ea02:	d102      	bne.n	800ea0a <_sbrk_r+0x1a>
 800ea04:	682b      	ldr	r3, [r5, #0]
 800ea06:	b103      	cbz	r3, 800ea0a <_sbrk_r+0x1a>
 800ea08:	6023      	str	r3, [r4, #0]
 800ea0a:	bd38      	pop	{r3, r4, r5, pc}
 800ea0c:	24005080 	.word	0x24005080

0800ea10 <nan>:
 800ea10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ea18 <nan+0x8>
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop
 800ea18:	00000000 	.word	0x00000000
 800ea1c:	7ff80000 	.word	0x7ff80000

0800ea20 <__assert_func>:
 800ea20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea22:	4614      	mov	r4, r2
 800ea24:	461a      	mov	r2, r3
 800ea26:	4b09      	ldr	r3, [pc, #36]	@ (800ea4c <__assert_func+0x2c>)
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	4605      	mov	r5, r0
 800ea2c:	68d8      	ldr	r0, [r3, #12]
 800ea2e:	b14c      	cbz	r4, 800ea44 <__assert_func+0x24>
 800ea30:	4b07      	ldr	r3, [pc, #28]	@ (800ea50 <__assert_func+0x30>)
 800ea32:	9100      	str	r1, [sp, #0]
 800ea34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ea38:	4906      	ldr	r1, [pc, #24]	@ (800ea54 <__assert_func+0x34>)
 800ea3a:	462b      	mov	r3, r5
 800ea3c:	f000 fba8 	bl	800f190 <fiprintf>
 800ea40:	f000 fbb8 	bl	800f1b4 <abort>
 800ea44:	4b04      	ldr	r3, [pc, #16]	@ (800ea58 <__assert_func+0x38>)
 800ea46:	461c      	mov	r4, r3
 800ea48:	e7f3      	b.n	800ea32 <__assert_func+0x12>
 800ea4a:	bf00      	nop
 800ea4c:	24000020 	.word	0x24000020
 800ea50:	0800f8e2 	.word	0x0800f8e2
 800ea54:	0800f8ef 	.word	0x0800f8ef
 800ea58:	0800f91d 	.word	0x0800f91d

0800ea5c <_calloc_r>:
 800ea5c:	b570      	push	{r4, r5, r6, lr}
 800ea5e:	fba1 5402 	umull	r5, r4, r1, r2
 800ea62:	b934      	cbnz	r4, 800ea72 <_calloc_r+0x16>
 800ea64:	4629      	mov	r1, r5
 800ea66:	f7fe fa29 	bl	800cebc <_malloc_r>
 800ea6a:	4606      	mov	r6, r0
 800ea6c:	b928      	cbnz	r0, 800ea7a <_calloc_r+0x1e>
 800ea6e:	4630      	mov	r0, r6
 800ea70:	bd70      	pop	{r4, r5, r6, pc}
 800ea72:	220c      	movs	r2, #12
 800ea74:	6002      	str	r2, [r0, #0]
 800ea76:	2600      	movs	r6, #0
 800ea78:	e7f9      	b.n	800ea6e <_calloc_r+0x12>
 800ea7a:	462a      	mov	r2, r5
 800ea7c:	4621      	mov	r1, r4
 800ea7e:	f7fd face 	bl	800c01e <memset>
 800ea82:	e7f4      	b.n	800ea6e <_calloc_r+0x12>

0800ea84 <rshift>:
 800ea84:	6903      	ldr	r3, [r0, #16]
 800ea86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ea8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ea8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ea92:	f100 0414 	add.w	r4, r0, #20
 800ea96:	dd45      	ble.n	800eb24 <rshift+0xa0>
 800ea98:	f011 011f 	ands.w	r1, r1, #31
 800ea9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800eaa0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800eaa4:	d10c      	bne.n	800eac0 <rshift+0x3c>
 800eaa6:	f100 0710 	add.w	r7, r0, #16
 800eaaa:	4629      	mov	r1, r5
 800eaac:	42b1      	cmp	r1, r6
 800eaae:	d334      	bcc.n	800eb1a <rshift+0x96>
 800eab0:	1a9b      	subs	r3, r3, r2
 800eab2:	009b      	lsls	r3, r3, #2
 800eab4:	1eea      	subs	r2, r5, #3
 800eab6:	4296      	cmp	r6, r2
 800eab8:	bf38      	it	cc
 800eaba:	2300      	movcc	r3, #0
 800eabc:	4423      	add	r3, r4
 800eabe:	e015      	b.n	800eaec <rshift+0x68>
 800eac0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800eac4:	f1c1 0820 	rsb	r8, r1, #32
 800eac8:	40cf      	lsrs	r7, r1
 800eaca:	f105 0e04 	add.w	lr, r5, #4
 800eace:	46a1      	mov	r9, r4
 800ead0:	4576      	cmp	r6, lr
 800ead2:	46f4      	mov	ip, lr
 800ead4:	d815      	bhi.n	800eb02 <rshift+0x7e>
 800ead6:	1a9a      	subs	r2, r3, r2
 800ead8:	0092      	lsls	r2, r2, #2
 800eada:	3a04      	subs	r2, #4
 800eadc:	3501      	adds	r5, #1
 800eade:	42ae      	cmp	r6, r5
 800eae0:	bf38      	it	cc
 800eae2:	2200      	movcc	r2, #0
 800eae4:	18a3      	adds	r3, r4, r2
 800eae6:	50a7      	str	r7, [r4, r2]
 800eae8:	b107      	cbz	r7, 800eaec <rshift+0x68>
 800eaea:	3304      	adds	r3, #4
 800eaec:	1b1a      	subs	r2, r3, r4
 800eaee:	42a3      	cmp	r3, r4
 800eaf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800eaf4:	bf08      	it	eq
 800eaf6:	2300      	moveq	r3, #0
 800eaf8:	6102      	str	r2, [r0, #16]
 800eafa:	bf08      	it	eq
 800eafc:	6143      	streq	r3, [r0, #20]
 800eafe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb02:	f8dc c000 	ldr.w	ip, [ip]
 800eb06:	fa0c fc08 	lsl.w	ip, ip, r8
 800eb0a:	ea4c 0707 	orr.w	r7, ip, r7
 800eb0e:	f849 7b04 	str.w	r7, [r9], #4
 800eb12:	f85e 7b04 	ldr.w	r7, [lr], #4
 800eb16:	40cf      	lsrs	r7, r1
 800eb18:	e7da      	b.n	800ead0 <rshift+0x4c>
 800eb1a:	f851 cb04 	ldr.w	ip, [r1], #4
 800eb1e:	f847 cf04 	str.w	ip, [r7, #4]!
 800eb22:	e7c3      	b.n	800eaac <rshift+0x28>
 800eb24:	4623      	mov	r3, r4
 800eb26:	e7e1      	b.n	800eaec <rshift+0x68>

0800eb28 <__hexdig_fun>:
 800eb28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800eb2c:	2b09      	cmp	r3, #9
 800eb2e:	d802      	bhi.n	800eb36 <__hexdig_fun+0xe>
 800eb30:	3820      	subs	r0, #32
 800eb32:	b2c0      	uxtb	r0, r0
 800eb34:	4770      	bx	lr
 800eb36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800eb3a:	2b05      	cmp	r3, #5
 800eb3c:	d801      	bhi.n	800eb42 <__hexdig_fun+0x1a>
 800eb3e:	3847      	subs	r0, #71	@ 0x47
 800eb40:	e7f7      	b.n	800eb32 <__hexdig_fun+0xa>
 800eb42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800eb46:	2b05      	cmp	r3, #5
 800eb48:	d801      	bhi.n	800eb4e <__hexdig_fun+0x26>
 800eb4a:	3827      	subs	r0, #39	@ 0x27
 800eb4c:	e7f1      	b.n	800eb32 <__hexdig_fun+0xa>
 800eb4e:	2000      	movs	r0, #0
 800eb50:	4770      	bx	lr
	...

0800eb54 <__gethex>:
 800eb54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb58:	b085      	sub	sp, #20
 800eb5a:	468a      	mov	sl, r1
 800eb5c:	9302      	str	r3, [sp, #8]
 800eb5e:	680b      	ldr	r3, [r1, #0]
 800eb60:	9001      	str	r0, [sp, #4]
 800eb62:	4690      	mov	r8, r2
 800eb64:	1c9c      	adds	r4, r3, #2
 800eb66:	46a1      	mov	r9, r4
 800eb68:	f814 0b01 	ldrb.w	r0, [r4], #1
 800eb6c:	2830      	cmp	r0, #48	@ 0x30
 800eb6e:	d0fa      	beq.n	800eb66 <__gethex+0x12>
 800eb70:	eba9 0303 	sub.w	r3, r9, r3
 800eb74:	f1a3 0b02 	sub.w	fp, r3, #2
 800eb78:	f7ff ffd6 	bl	800eb28 <__hexdig_fun>
 800eb7c:	4605      	mov	r5, r0
 800eb7e:	2800      	cmp	r0, #0
 800eb80:	d168      	bne.n	800ec54 <__gethex+0x100>
 800eb82:	49a0      	ldr	r1, [pc, #640]	@ (800ee04 <__gethex+0x2b0>)
 800eb84:	2201      	movs	r2, #1
 800eb86:	4648      	mov	r0, r9
 800eb88:	f7ff ff20 	bl	800e9cc <strncmp>
 800eb8c:	4607      	mov	r7, r0
 800eb8e:	2800      	cmp	r0, #0
 800eb90:	d167      	bne.n	800ec62 <__gethex+0x10e>
 800eb92:	f899 0001 	ldrb.w	r0, [r9, #1]
 800eb96:	4626      	mov	r6, r4
 800eb98:	f7ff ffc6 	bl	800eb28 <__hexdig_fun>
 800eb9c:	2800      	cmp	r0, #0
 800eb9e:	d062      	beq.n	800ec66 <__gethex+0x112>
 800eba0:	4623      	mov	r3, r4
 800eba2:	7818      	ldrb	r0, [r3, #0]
 800eba4:	2830      	cmp	r0, #48	@ 0x30
 800eba6:	4699      	mov	r9, r3
 800eba8:	f103 0301 	add.w	r3, r3, #1
 800ebac:	d0f9      	beq.n	800eba2 <__gethex+0x4e>
 800ebae:	f7ff ffbb 	bl	800eb28 <__hexdig_fun>
 800ebb2:	fab0 f580 	clz	r5, r0
 800ebb6:	096d      	lsrs	r5, r5, #5
 800ebb8:	f04f 0b01 	mov.w	fp, #1
 800ebbc:	464a      	mov	r2, r9
 800ebbe:	4616      	mov	r6, r2
 800ebc0:	3201      	adds	r2, #1
 800ebc2:	7830      	ldrb	r0, [r6, #0]
 800ebc4:	f7ff ffb0 	bl	800eb28 <__hexdig_fun>
 800ebc8:	2800      	cmp	r0, #0
 800ebca:	d1f8      	bne.n	800ebbe <__gethex+0x6a>
 800ebcc:	498d      	ldr	r1, [pc, #564]	@ (800ee04 <__gethex+0x2b0>)
 800ebce:	2201      	movs	r2, #1
 800ebd0:	4630      	mov	r0, r6
 800ebd2:	f7ff fefb 	bl	800e9cc <strncmp>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d13f      	bne.n	800ec5a <__gethex+0x106>
 800ebda:	b944      	cbnz	r4, 800ebee <__gethex+0x9a>
 800ebdc:	1c74      	adds	r4, r6, #1
 800ebde:	4622      	mov	r2, r4
 800ebe0:	4616      	mov	r6, r2
 800ebe2:	3201      	adds	r2, #1
 800ebe4:	7830      	ldrb	r0, [r6, #0]
 800ebe6:	f7ff ff9f 	bl	800eb28 <__hexdig_fun>
 800ebea:	2800      	cmp	r0, #0
 800ebec:	d1f8      	bne.n	800ebe0 <__gethex+0x8c>
 800ebee:	1ba4      	subs	r4, r4, r6
 800ebf0:	00a7      	lsls	r7, r4, #2
 800ebf2:	7833      	ldrb	r3, [r6, #0]
 800ebf4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ebf8:	2b50      	cmp	r3, #80	@ 0x50
 800ebfa:	d13e      	bne.n	800ec7a <__gethex+0x126>
 800ebfc:	7873      	ldrb	r3, [r6, #1]
 800ebfe:	2b2b      	cmp	r3, #43	@ 0x2b
 800ec00:	d033      	beq.n	800ec6a <__gethex+0x116>
 800ec02:	2b2d      	cmp	r3, #45	@ 0x2d
 800ec04:	d034      	beq.n	800ec70 <__gethex+0x11c>
 800ec06:	1c71      	adds	r1, r6, #1
 800ec08:	2400      	movs	r4, #0
 800ec0a:	7808      	ldrb	r0, [r1, #0]
 800ec0c:	f7ff ff8c 	bl	800eb28 <__hexdig_fun>
 800ec10:	1e43      	subs	r3, r0, #1
 800ec12:	b2db      	uxtb	r3, r3
 800ec14:	2b18      	cmp	r3, #24
 800ec16:	d830      	bhi.n	800ec7a <__gethex+0x126>
 800ec18:	f1a0 0210 	sub.w	r2, r0, #16
 800ec1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ec20:	f7ff ff82 	bl	800eb28 <__hexdig_fun>
 800ec24:	f100 3cff 	add.w	ip, r0, #4294967295
 800ec28:	fa5f fc8c 	uxtb.w	ip, ip
 800ec2c:	f1bc 0f18 	cmp.w	ip, #24
 800ec30:	f04f 030a 	mov.w	r3, #10
 800ec34:	d91e      	bls.n	800ec74 <__gethex+0x120>
 800ec36:	b104      	cbz	r4, 800ec3a <__gethex+0xe6>
 800ec38:	4252      	negs	r2, r2
 800ec3a:	4417      	add	r7, r2
 800ec3c:	f8ca 1000 	str.w	r1, [sl]
 800ec40:	b1ed      	cbz	r5, 800ec7e <__gethex+0x12a>
 800ec42:	f1bb 0f00 	cmp.w	fp, #0
 800ec46:	bf0c      	ite	eq
 800ec48:	2506      	moveq	r5, #6
 800ec4a:	2500      	movne	r5, #0
 800ec4c:	4628      	mov	r0, r5
 800ec4e:	b005      	add	sp, #20
 800ec50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec54:	2500      	movs	r5, #0
 800ec56:	462c      	mov	r4, r5
 800ec58:	e7b0      	b.n	800ebbc <__gethex+0x68>
 800ec5a:	2c00      	cmp	r4, #0
 800ec5c:	d1c7      	bne.n	800ebee <__gethex+0x9a>
 800ec5e:	4627      	mov	r7, r4
 800ec60:	e7c7      	b.n	800ebf2 <__gethex+0x9e>
 800ec62:	464e      	mov	r6, r9
 800ec64:	462f      	mov	r7, r5
 800ec66:	2501      	movs	r5, #1
 800ec68:	e7c3      	b.n	800ebf2 <__gethex+0x9e>
 800ec6a:	2400      	movs	r4, #0
 800ec6c:	1cb1      	adds	r1, r6, #2
 800ec6e:	e7cc      	b.n	800ec0a <__gethex+0xb6>
 800ec70:	2401      	movs	r4, #1
 800ec72:	e7fb      	b.n	800ec6c <__gethex+0x118>
 800ec74:	fb03 0002 	mla	r0, r3, r2, r0
 800ec78:	e7ce      	b.n	800ec18 <__gethex+0xc4>
 800ec7a:	4631      	mov	r1, r6
 800ec7c:	e7de      	b.n	800ec3c <__gethex+0xe8>
 800ec7e:	eba6 0309 	sub.w	r3, r6, r9
 800ec82:	3b01      	subs	r3, #1
 800ec84:	4629      	mov	r1, r5
 800ec86:	2b07      	cmp	r3, #7
 800ec88:	dc0a      	bgt.n	800eca0 <__gethex+0x14c>
 800ec8a:	9801      	ldr	r0, [sp, #4]
 800ec8c:	f7fe f9a2 	bl	800cfd4 <_Balloc>
 800ec90:	4604      	mov	r4, r0
 800ec92:	b940      	cbnz	r0, 800eca6 <__gethex+0x152>
 800ec94:	4b5c      	ldr	r3, [pc, #368]	@ (800ee08 <__gethex+0x2b4>)
 800ec96:	4602      	mov	r2, r0
 800ec98:	21e4      	movs	r1, #228	@ 0xe4
 800ec9a:	485c      	ldr	r0, [pc, #368]	@ (800ee0c <__gethex+0x2b8>)
 800ec9c:	f7ff fec0 	bl	800ea20 <__assert_func>
 800eca0:	3101      	adds	r1, #1
 800eca2:	105b      	asrs	r3, r3, #1
 800eca4:	e7ef      	b.n	800ec86 <__gethex+0x132>
 800eca6:	f100 0a14 	add.w	sl, r0, #20
 800ecaa:	2300      	movs	r3, #0
 800ecac:	4655      	mov	r5, sl
 800ecae:	469b      	mov	fp, r3
 800ecb0:	45b1      	cmp	r9, r6
 800ecb2:	d337      	bcc.n	800ed24 <__gethex+0x1d0>
 800ecb4:	f845 bb04 	str.w	fp, [r5], #4
 800ecb8:	eba5 050a 	sub.w	r5, r5, sl
 800ecbc:	10ad      	asrs	r5, r5, #2
 800ecbe:	6125      	str	r5, [r4, #16]
 800ecc0:	4658      	mov	r0, fp
 800ecc2:	f7fe fa79 	bl	800d1b8 <__hi0bits>
 800ecc6:	016d      	lsls	r5, r5, #5
 800ecc8:	f8d8 6000 	ldr.w	r6, [r8]
 800eccc:	1a2d      	subs	r5, r5, r0
 800ecce:	42b5      	cmp	r5, r6
 800ecd0:	dd54      	ble.n	800ed7c <__gethex+0x228>
 800ecd2:	1bad      	subs	r5, r5, r6
 800ecd4:	4629      	mov	r1, r5
 800ecd6:	4620      	mov	r0, r4
 800ecd8:	f7fe fe02 	bl	800d8e0 <__any_on>
 800ecdc:	4681      	mov	r9, r0
 800ecde:	b178      	cbz	r0, 800ed00 <__gethex+0x1ac>
 800ece0:	1e6b      	subs	r3, r5, #1
 800ece2:	1159      	asrs	r1, r3, #5
 800ece4:	f003 021f 	and.w	r2, r3, #31
 800ece8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ecec:	f04f 0901 	mov.w	r9, #1
 800ecf0:	fa09 f202 	lsl.w	r2, r9, r2
 800ecf4:	420a      	tst	r2, r1
 800ecf6:	d003      	beq.n	800ed00 <__gethex+0x1ac>
 800ecf8:	454b      	cmp	r3, r9
 800ecfa:	dc36      	bgt.n	800ed6a <__gethex+0x216>
 800ecfc:	f04f 0902 	mov.w	r9, #2
 800ed00:	4629      	mov	r1, r5
 800ed02:	4620      	mov	r0, r4
 800ed04:	f7ff febe 	bl	800ea84 <rshift>
 800ed08:	442f      	add	r7, r5
 800ed0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ed0e:	42bb      	cmp	r3, r7
 800ed10:	da42      	bge.n	800ed98 <__gethex+0x244>
 800ed12:	9801      	ldr	r0, [sp, #4]
 800ed14:	4621      	mov	r1, r4
 800ed16:	f7fe f99d 	bl	800d054 <_Bfree>
 800ed1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	6013      	str	r3, [r2, #0]
 800ed20:	25a3      	movs	r5, #163	@ 0xa3
 800ed22:	e793      	b.n	800ec4c <__gethex+0xf8>
 800ed24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ed28:	2a2e      	cmp	r2, #46	@ 0x2e
 800ed2a:	d012      	beq.n	800ed52 <__gethex+0x1fe>
 800ed2c:	2b20      	cmp	r3, #32
 800ed2e:	d104      	bne.n	800ed3a <__gethex+0x1e6>
 800ed30:	f845 bb04 	str.w	fp, [r5], #4
 800ed34:	f04f 0b00 	mov.w	fp, #0
 800ed38:	465b      	mov	r3, fp
 800ed3a:	7830      	ldrb	r0, [r6, #0]
 800ed3c:	9303      	str	r3, [sp, #12]
 800ed3e:	f7ff fef3 	bl	800eb28 <__hexdig_fun>
 800ed42:	9b03      	ldr	r3, [sp, #12]
 800ed44:	f000 000f 	and.w	r0, r0, #15
 800ed48:	4098      	lsls	r0, r3
 800ed4a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ed4e:	3304      	adds	r3, #4
 800ed50:	e7ae      	b.n	800ecb0 <__gethex+0x15c>
 800ed52:	45b1      	cmp	r9, r6
 800ed54:	d8ea      	bhi.n	800ed2c <__gethex+0x1d8>
 800ed56:	492b      	ldr	r1, [pc, #172]	@ (800ee04 <__gethex+0x2b0>)
 800ed58:	9303      	str	r3, [sp, #12]
 800ed5a:	2201      	movs	r2, #1
 800ed5c:	4630      	mov	r0, r6
 800ed5e:	f7ff fe35 	bl	800e9cc <strncmp>
 800ed62:	9b03      	ldr	r3, [sp, #12]
 800ed64:	2800      	cmp	r0, #0
 800ed66:	d1e1      	bne.n	800ed2c <__gethex+0x1d8>
 800ed68:	e7a2      	b.n	800ecb0 <__gethex+0x15c>
 800ed6a:	1ea9      	subs	r1, r5, #2
 800ed6c:	4620      	mov	r0, r4
 800ed6e:	f7fe fdb7 	bl	800d8e0 <__any_on>
 800ed72:	2800      	cmp	r0, #0
 800ed74:	d0c2      	beq.n	800ecfc <__gethex+0x1a8>
 800ed76:	f04f 0903 	mov.w	r9, #3
 800ed7a:	e7c1      	b.n	800ed00 <__gethex+0x1ac>
 800ed7c:	da09      	bge.n	800ed92 <__gethex+0x23e>
 800ed7e:	1b75      	subs	r5, r6, r5
 800ed80:	4621      	mov	r1, r4
 800ed82:	9801      	ldr	r0, [sp, #4]
 800ed84:	462a      	mov	r2, r5
 800ed86:	f7fe fb75 	bl	800d474 <__lshift>
 800ed8a:	1b7f      	subs	r7, r7, r5
 800ed8c:	4604      	mov	r4, r0
 800ed8e:	f100 0a14 	add.w	sl, r0, #20
 800ed92:	f04f 0900 	mov.w	r9, #0
 800ed96:	e7b8      	b.n	800ed0a <__gethex+0x1b6>
 800ed98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ed9c:	42bd      	cmp	r5, r7
 800ed9e:	dd6f      	ble.n	800ee80 <__gethex+0x32c>
 800eda0:	1bed      	subs	r5, r5, r7
 800eda2:	42ae      	cmp	r6, r5
 800eda4:	dc34      	bgt.n	800ee10 <__gethex+0x2bc>
 800eda6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800edaa:	2b02      	cmp	r3, #2
 800edac:	d022      	beq.n	800edf4 <__gethex+0x2a0>
 800edae:	2b03      	cmp	r3, #3
 800edb0:	d024      	beq.n	800edfc <__gethex+0x2a8>
 800edb2:	2b01      	cmp	r3, #1
 800edb4:	d115      	bne.n	800ede2 <__gethex+0x28e>
 800edb6:	42ae      	cmp	r6, r5
 800edb8:	d113      	bne.n	800ede2 <__gethex+0x28e>
 800edba:	2e01      	cmp	r6, #1
 800edbc:	d10b      	bne.n	800edd6 <__gethex+0x282>
 800edbe:	9a02      	ldr	r2, [sp, #8]
 800edc0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800edc4:	6013      	str	r3, [r2, #0]
 800edc6:	2301      	movs	r3, #1
 800edc8:	6123      	str	r3, [r4, #16]
 800edca:	f8ca 3000 	str.w	r3, [sl]
 800edce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800edd0:	2562      	movs	r5, #98	@ 0x62
 800edd2:	601c      	str	r4, [r3, #0]
 800edd4:	e73a      	b.n	800ec4c <__gethex+0xf8>
 800edd6:	1e71      	subs	r1, r6, #1
 800edd8:	4620      	mov	r0, r4
 800edda:	f7fe fd81 	bl	800d8e0 <__any_on>
 800edde:	2800      	cmp	r0, #0
 800ede0:	d1ed      	bne.n	800edbe <__gethex+0x26a>
 800ede2:	9801      	ldr	r0, [sp, #4]
 800ede4:	4621      	mov	r1, r4
 800ede6:	f7fe f935 	bl	800d054 <_Bfree>
 800edea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800edec:	2300      	movs	r3, #0
 800edee:	6013      	str	r3, [r2, #0]
 800edf0:	2550      	movs	r5, #80	@ 0x50
 800edf2:	e72b      	b.n	800ec4c <__gethex+0xf8>
 800edf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d1f3      	bne.n	800ede2 <__gethex+0x28e>
 800edfa:	e7e0      	b.n	800edbe <__gethex+0x26a>
 800edfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d1dd      	bne.n	800edbe <__gethex+0x26a>
 800ee02:	e7ee      	b.n	800ede2 <__gethex+0x28e>
 800ee04:	0800f8c7 	.word	0x0800f8c7
 800ee08:	0800f85d 	.word	0x0800f85d
 800ee0c:	0800f91e 	.word	0x0800f91e
 800ee10:	1e6f      	subs	r7, r5, #1
 800ee12:	f1b9 0f00 	cmp.w	r9, #0
 800ee16:	d130      	bne.n	800ee7a <__gethex+0x326>
 800ee18:	b127      	cbz	r7, 800ee24 <__gethex+0x2d0>
 800ee1a:	4639      	mov	r1, r7
 800ee1c:	4620      	mov	r0, r4
 800ee1e:	f7fe fd5f 	bl	800d8e0 <__any_on>
 800ee22:	4681      	mov	r9, r0
 800ee24:	117a      	asrs	r2, r7, #5
 800ee26:	2301      	movs	r3, #1
 800ee28:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ee2c:	f007 071f 	and.w	r7, r7, #31
 800ee30:	40bb      	lsls	r3, r7
 800ee32:	4213      	tst	r3, r2
 800ee34:	4629      	mov	r1, r5
 800ee36:	4620      	mov	r0, r4
 800ee38:	bf18      	it	ne
 800ee3a:	f049 0902 	orrne.w	r9, r9, #2
 800ee3e:	f7ff fe21 	bl	800ea84 <rshift>
 800ee42:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ee46:	1b76      	subs	r6, r6, r5
 800ee48:	2502      	movs	r5, #2
 800ee4a:	f1b9 0f00 	cmp.w	r9, #0
 800ee4e:	d047      	beq.n	800eee0 <__gethex+0x38c>
 800ee50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee54:	2b02      	cmp	r3, #2
 800ee56:	d015      	beq.n	800ee84 <__gethex+0x330>
 800ee58:	2b03      	cmp	r3, #3
 800ee5a:	d017      	beq.n	800ee8c <__gethex+0x338>
 800ee5c:	2b01      	cmp	r3, #1
 800ee5e:	d109      	bne.n	800ee74 <__gethex+0x320>
 800ee60:	f019 0f02 	tst.w	r9, #2
 800ee64:	d006      	beq.n	800ee74 <__gethex+0x320>
 800ee66:	f8da 3000 	ldr.w	r3, [sl]
 800ee6a:	ea49 0903 	orr.w	r9, r9, r3
 800ee6e:	f019 0f01 	tst.w	r9, #1
 800ee72:	d10e      	bne.n	800ee92 <__gethex+0x33e>
 800ee74:	f045 0510 	orr.w	r5, r5, #16
 800ee78:	e032      	b.n	800eee0 <__gethex+0x38c>
 800ee7a:	f04f 0901 	mov.w	r9, #1
 800ee7e:	e7d1      	b.n	800ee24 <__gethex+0x2d0>
 800ee80:	2501      	movs	r5, #1
 800ee82:	e7e2      	b.n	800ee4a <__gethex+0x2f6>
 800ee84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee86:	f1c3 0301 	rsb	r3, r3, #1
 800ee8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ee8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d0f0      	beq.n	800ee74 <__gethex+0x320>
 800ee92:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ee96:	f104 0314 	add.w	r3, r4, #20
 800ee9a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ee9e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800eea2:	f04f 0c00 	mov.w	ip, #0
 800eea6:	4618      	mov	r0, r3
 800eea8:	f853 2b04 	ldr.w	r2, [r3], #4
 800eeac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800eeb0:	d01b      	beq.n	800eeea <__gethex+0x396>
 800eeb2:	3201      	adds	r2, #1
 800eeb4:	6002      	str	r2, [r0, #0]
 800eeb6:	2d02      	cmp	r5, #2
 800eeb8:	f104 0314 	add.w	r3, r4, #20
 800eebc:	d13c      	bne.n	800ef38 <__gethex+0x3e4>
 800eebe:	f8d8 2000 	ldr.w	r2, [r8]
 800eec2:	3a01      	subs	r2, #1
 800eec4:	42b2      	cmp	r2, r6
 800eec6:	d109      	bne.n	800eedc <__gethex+0x388>
 800eec8:	1171      	asrs	r1, r6, #5
 800eeca:	2201      	movs	r2, #1
 800eecc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eed0:	f006 061f 	and.w	r6, r6, #31
 800eed4:	fa02 f606 	lsl.w	r6, r2, r6
 800eed8:	421e      	tst	r6, r3
 800eeda:	d13a      	bne.n	800ef52 <__gethex+0x3fe>
 800eedc:	f045 0520 	orr.w	r5, r5, #32
 800eee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eee2:	601c      	str	r4, [r3, #0]
 800eee4:	9b02      	ldr	r3, [sp, #8]
 800eee6:	601f      	str	r7, [r3, #0]
 800eee8:	e6b0      	b.n	800ec4c <__gethex+0xf8>
 800eeea:	4299      	cmp	r1, r3
 800eeec:	f843 cc04 	str.w	ip, [r3, #-4]
 800eef0:	d8d9      	bhi.n	800eea6 <__gethex+0x352>
 800eef2:	68a3      	ldr	r3, [r4, #8]
 800eef4:	459b      	cmp	fp, r3
 800eef6:	db17      	blt.n	800ef28 <__gethex+0x3d4>
 800eef8:	6861      	ldr	r1, [r4, #4]
 800eefa:	9801      	ldr	r0, [sp, #4]
 800eefc:	3101      	adds	r1, #1
 800eefe:	f7fe f869 	bl	800cfd4 <_Balloc>
 800ef02:	4681      	mov	r9, r0
 800ef04:	b918      	cbnz	r0, 800ef0e <__gethex+0x3ba>
 800ef06:	4b1a      	ldr	r3, [pc, #104]	@ (800ef70 <__gethex+0x41c>)
 800ef08:	4602      	mov	r2, r0
 800ef0a:	2184      	movs	r1, #132	@ 0x84
 800ef0c:	e6c5      	b.n	800ec9a <__gethex+0x146>
 800ef0e:	6922      	ldr	r2, [r4, #16]
 800ef10:	3202      	adds	r2, #2
 800ef12:	f104 010c 	add.w	r1, r4, #12
 800ef16:	0092      	lsls	r2, r2, #2
 800ef18:	300c      	adds	r0, #12
 800ef1a:	f7fd f95e 	bl	800c1da <memcpy>
 800ef1e:	4621      	mov	r1, r4
 800ef20:	9801      	ldr	r0, [sp, #4]
 800ef22:	f7fe f897 	bl	800d054 <_Bfree>
 800ef26:	464c      	mov	r4, r9
 800ef28:	6923      	ldr	r3, [r4, #16]
 800ef2a:	1c5a      	adds	r2, r3, #1
 800ef2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ef30:	6122      	str	r2, [r4, #16]
 800ef32:	2201      	movs	r2, #1
 800ef34:	615a      	str	r2, [r3, #20]
 800ef36:	e7be      	b.n	800eeb6 <__gethex+0x362>
 800ef38:	6922      	ldr	r2, [r4, #16]
 800ef3a:	455a      	cmp	r2, fp
 800ef3c:	dd0b      	ble.n	800ef56 <__gethex+0x402>
 800ef3e:	2101      	movs	r1, #1
 800ef40:	4620      	mov	r0, r4
 800ef42:	f7ff fd9f 	bl	800ea84 <rshift>
 800ef46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ef4a:	3701      	adds	r7, #1
 800ef4c:	42bb      	cmp	r3, r7
 800ef4e:	f6ff aee0 	blt.w	800ed12 <__gethex+0x1be>
 800ef52:	2501      	movs	r5, #1
 800ef54:	e7c2      	b.n	800eedc <__gethex+0x388>
 800ef56:	f016 061f 	ands.w	r6, r6, #31
 800ef5a:	d0fa      	beq.n	800ef52 <__gethex+0x3fe>
 800ef5c:	4453      	add	r3, sl
 800ef5e:	f1c6 0620 	rsb	r6, r6, #32
 800ef62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ef66:	f7fe f927 	bl	800d1b8 <__hi0bits>
 800ef6a:	42b0      	cmp	r0, r6
 800ef6c:	dbe7      	blt.n	800ef3e <__gethex+0x3ea>
 800ef6e:	e7f0      	b.n	800ef52 <__gethex+0x3fe>
 800ef70:	0800f85d 	.word	0x0800f85d

0800ef74 <L_shift>:
 800ef74:	f1c2 0208 	rsb	r2, r2, #8
 800ef78:	0092      	lsls	r2, r2, #2
 800ef7a:	b570      	push	{r4, r5, r6, lr}
 800ef7c:	f1c2 0620 	rsb	r6, r2, #32
 800ef80:	6843      	ldr	r3, [r0, #4]
 800ef82:	6804      	ldr	r4, [r0, #0]
 800ef84:	fa03 f506 	lsl.w	r5, r3, r6
 800ef88:	432c      	orrs	r4, r5
 800ef8a:	40d3      	lsrs	r3, r2
 800ef8c:	6004      	str	r4, [r0, #0]
 800ef8e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ef92:	4288      	cmp	r0, r1
 800ef94:	d3f4      	bcc.n	800ef80 <L_shift+0xc>
 800ef96:	bd70      	pop	{r4, r5, r6, pc}

0800ef98 <__match>:
 800ef98:	b530      	push	{r4, r5, lr}
 800ef9a:	6803      	ldr	r3, [r0, #0]
 800ef9c:	3301      	adds	r3, #1
 800ef9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800efa2:	b914      	cbnz	r4, 800efaa <__match+0x12>
 800efa4:	6003      	str	r3, [r0, #0]
 800efa6:	2001      	movs	r0, #1
 800efa8:	bd30      	pop	{r4, r5, pc}
 800efaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800efb2:	2d19      	cmp	r5, #25
 800efb4:	bf98      	it	ls
 800efb6:	3220      	addls	r2, #32
 800efb8:	42a2      	cmp	r2, r4
 800efba:	d0f0      	beq.n	800ef9e <__match+0x6>
 800efbc:	2000      	movs	r0, #0
 800efbe:	e7f3      	b.n	800efa8 <__match+0x10>

0800efc0 <__hexnan>:
 800efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc4:	680b      	ldr	r3, [r1, #0]
 800efc6:	6801      	ldr	r1, [r0, #0]
 800efc8:	115e      	asrs	r6, r3, #5
 800efca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800efce:	f013 031f 	ands.w	r3, r3, #31
 800efd2:	b087      	sub	sp, #28
 800efd4:	bf18      	it	ne
 800efd6:	3604      	addne	r6, #4
 800efd8:	2500      	movs	r5, #0
 800efda:	1f37      	subs	r7, r6, #4
 800efdc:	4682      	mov	sl, r0
 800efde:	4690      	mov	r8, r2
 800efe0:	9301      	str	r3, [sp, #4]
 800efe2:	f846 5c04 	str.w	r5, [r6, #-4]
 800efe6:	46b9      	mov	r9, r7
 800efe8:	463c      	mov	r4, r7
 800efea:	9502      	str	r5, [sp, #8]
 800efec:	46ab      	mov	fp, r5
 800efee:	784a      	ldrb	r2, [r1, #1]
 800eff0:	1c4b      	adds	r3, r1, #1
 800eff2:	9303      	str	r3, [sp, #12]
 800eff4:	b342      	cbz	r2, 800f048 <__hexnan+0x88>
 800eff6:	4610      	mov	r0, r2
 800eff8:	9105      	str	r1, [sp, #20]
 800effa:	9204      	str	r2, [sp, #16]
 800effc:	f7ff fd94 	bl	800eb28 <__hexdig_fun>
 800f000:	2800      	cmp	r0, #0
 800f002:	d151      	bne.n	800f0a8 <__hexnan+0xe8>
 800f004:	9a04      	ldr	r2, [sp, #16]
 800f006:	9905      	ldr	r1, [sp, #20]
 800f008:	2a20      	cmp	r2, #32
 800f00a:	d818      	bhi.n	800f03e <__hexnan+0x7e>
 800f00c:	9b02      	ldr	r3, [sp, #8]
 800f00e:	459b      	cmp	fp, r3
 800f010:	dd13      	ble.n	800f03a <__hexnan+0x7a>
 800f012:	454c      	cmp	r4, r9
 800f014:	d206      	bcs.n	800f024 <__hexnan+0x64>
 800f016:	2d07      	cmp	r5, #7
 800f018:	dc04      	bgt.n	800f024 <__hexnan+0x64>
 800f01a:	462a      	mov	r2, r5
 800f01c:	4649      	mov	r1, r9
 800f01e:	4620      	mov	r0, r4
 800f020:	f7ff ffa8 	bl	800ef74 <L_shift>
 800f024:	4544      	cmp	r4, r8
 800f026:	d952      	bls.n	800f0ce <__hexnan+0x10e>
 800f028:	2300      	movs	r3, #0
 800f02a:	f1a4 0904 	sub.w	r9, r4, #4
 800f02e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f032:	f8cd b008 	str.w	fp, [sp, #8]
 800f036:	464c      	mov	r4, r9
 800f038:	461d      	mov	r5, r3
 800f03a:	9903      	ldr	r1, [sp, #12]
 800f03c:	e7d7      	b.n	800efee <__hexnan+0x2e>
 800f03e:	2a29      	cmp	r2, #41	@ 0x29
 800f040:	d157      	bne.n	800f0f2 <__hexnan+0x132>
 800f042:	3102      	adds	r1, #2
 800f044:	f8ca 1000 	str.w	r1, [sl]
 800f048:	f1bb 0f00 	cmp.w	fp, #0
 800f04c:	d051      	beq.n	800f0f2 <__hexnan+0x132>
 800f04e:	454c      	cmp	r4, r9
 800f050:	d206      	bcs.n	800f060 <__hexnan+0xa0>
 800f052:	2d07      	cmp	r5, #7
 800f054:	dc04      	bgt.n	800f060 <__hexnan+0xa0>
 800f056:	462a      	mov	r2, r5
 800f058:	4649      	mov	r1, r9
 800f05a:	4620      	mov	r0, r4
 800f05c:	f7ff ff8a 	bl	800ef74 <L_shift>
 800f060:	4544      	cmp	r4, r8
 800f062:	d936      	bls.n	800f0d2 <__hexnan+0x112>
 800f064:	f1a8 0204 	sub.w	r2, r8, #4
 800f068:	4623      	mov	r3, r4
 800f06a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f06e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f072:	429f      	cmp	r7, r3
 800f074:	d2f9      	bcs.n	800f06a <__hexnan+0xaa>
 800f076:	1b3b      	subs	r3, r7, r4
 800f078:	f023 0303 	bic.w	r3, r3, #3
 800f07c:	3304      	adds	r3, #4
 800f07e:	3401      	adds	r4, #1
 800f080:	3e03      	subs	r6, #3
 800f082:	42b4      	cmp	r4, r6
 800f084:	bf88      	it	hi
 800f086:	2304      	movhi	r3, #4
 800f088:	4443      	add	r3, r8
 800f08a:	2200      	movs	r2, #0
 800f08c:	f843 2b04 	str.w	r2, [r3], #4
 800f090:	429f      	cmp	r7, r3
 800f092:	d2fb      	bcs.n	800f08c <__hexnan+0xcc>
 800f094:	683b      	ldr	r3, [r7, #0]
 800f096:	b91b      	cbnz	r3, 800f0a0 <__hexnan+0xe0>
 800f098:	4547      	cmp	r7, r8
 800f09a:	d128      	bne.n	800f0ee <__hexnan+0x12e>
 800f09c:	2301      	movs	r3, #1
 800f09e:	603b      	str	r3, [r7, #0]
 800f0a0:	2005      	movs	r0, #5
 800f0a2:	b007      	add	sp, #28
 800f0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0a8:	3501      	adds	r5, #1
 800f0aa:	2d08      	cmp	r5, #8
 800f0ac:	f10b 0b01 	add.w	fp, fp, #1
 800f0b0:	dd06      	ble.n	800f0c0 <__hexnan+0x100>
 800f0b2:	4544      	cmp	r4, r8
 800f0b4:	d9c1      	bls.n	800f03a <__hexnan+0x7a>
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f0bc:	2501      	movs	r5, #1
 800f0be:	3c04      	subs	r4, #4
 800f0c0:	6822      	ldr	r2, [r4, #0]
 800f0c2:	f000 000f 	and.w	r0, r0, #15
 800f0c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f0ca:	6020      	str	r0, [r4, #0]
 800f0cc:	e7b5      	b.n	800f03a <__hexnan+0x7a>
 800f0ce:	2508      	movs	r5, #8
 800f0d0:	e7b3      	b.n	800f03a <__hexnan+0x7a>
 800f0d2:	9b01      	ldr	r3, [sp, #4]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d0dd      	beq.n	800f094 <__hexnan+0xd4>
 800f0d8:	f1c3 0320 	rsb	r3, r3, #32
 800f0dc:	f04f 32ff 	mov.w	r2, #4294967295
 800f0e0:	40da      	lsrs	r2, r3
 800f0e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f0e6:	4013      	ands	r3, r2
 800f0e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800f0ec:	e7d2      	b.n	800f094 <__hexnan+0xd4>
 800f0ee:	3f04      	subs	r7, #4
 800f0f0:	e7d0      	b.n	800f094 <__hexnan+0xd4>
 800f0f2:	2004      	movs	r0, #4
 800f0f4:	e7d5      	b.n	800f0a2 <__hexnan+0xe2>

0800f0f6 <__ascii_mbtowc>:
 800f0f6:	b082      	sub	sp, #8
 800f0f8:	b901      	cbnz	r1, 800f0fc <__ascii_mbtowc+0x6>
 800f0fa:	a901      	add	r1, sp, #4
 800f0fc:	b142      	cbz	r2, 800f110 <__ascii_mbtowc+0x1a>
 800f0fe:	b14b      	cbz	r3, 800f114 <__ascii_mbtowc+0x1e>
 800f100:	7813      	ldrb	r3, [r2, #0]
 800f102:	600b      	str	r3, [r1, #0]
 800f104:	7812      	ldrb	r2, [r2, #0]
 800f106:	1e10      	subs	r0, r2, #0
 800f108:	bf18      	it	ne
 800f10a:	2001      	movne	r0, #1
 800f10c:	b002      	add	sp, #8
 800f10e:	4770      	bx	lr
 800f110:	4610      	mov	r0, r2
 800f112:	e7fb      	b.n	800f10c <__ascii_mbtowc+0x16>
 800f114:	f06f 0001 	mvn.w	r0, #1
 800f118:	e7f8      	b.n	800f10c <__ascii_mbtowc+0x16>

0800f11a <_realloc_r>:
 800f11a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f11e:	4607      	mov	r7, r0
 800f120:	4614      	mov	r4, r2
 800f122:	460d      	mov	r5, r1
 800f124:	b921      	cbnz	r1, 800f130 <_realloc_r+0x16>
 800f126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f12a:	4611      	mov	r1, r2
 800f12c:	f7fd bec6 	b.w	800cebc <_malloc_r>
 800f130:	b92a      	cbnz	r2, 800f13e <_realloc_r+0x24>
 800f132:	f7fd fe4f 	bl	800cdd4 <_free_r>
 800f136:	4625      	mov	r5, r4
 800f138:	4628      	mov	r0, r5
 800f13a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f13e:	f000 f840 	bl	800f1c2 <_malloc_usable_size_r>
 800f142:	4284      	cmp	r4, r0
 800f144:	4606      	mov	r6, r0
 800f146:	d802      	bhi.n	800f14e <_realloc_r+0x34>
 800f148:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f14c:	d8f4      	bhi.n	800f138 <_realloc_r+0x1e>
 800f14e:	4621      	mov	r1, r4
 800f150:	4638      	mov	r0, r7
 800f152:	f7fd feb3 	bl	800cebc <_malloc_r>
 800f156:	4680      	mov	r8, r0
 800f158:	b908      	cbnz	r0, 800f15e <_realloc_r+0x44>
 800f15a:	4645      	mov	r5, r8
 800f15c:	e7ec      	b.n	800f138 <_realloc_r+0x1e>
 800f15e:	42b4      	cmp	r4, r6
 800f160:	4622      	mov	r2, r4
 800f162:	4629      	mov	r1, r5
 800f164:	bf28      	it	cs
 800f166:	4632      	movcs	r2, r6
 800f168:	f7fd f837 	bl	800c1da <memcpy>
 800f16c:	4629      	mov	r1, r5
 800f16e:	4638      	mov	r0, r7
 800f170:	f7fd fe30 	bl	800cdd4 <_free_r>
 800f174:	e7f1      	b.n	800f15a <_realloc_r+0x40>

0800f176 <__ascii_wctomb>:
 800f176:	4603      	mov	r3, r0
 800f178:	4608      	mov	r0, r1
 800f17a:	b141      	cbz	r1, 800f18e <__ascii_wctomb+0x18>
 800f17c:	2aff      	cmp	r2, #255	@ 0xff
 800f17e:	d904      	bls.n	800f18a <__ascii_wctomb+0x14>
 800f180:	228a      	movs	r2, #138	@ 0x8a
 800f182:	601a      	str	r2, [r3, #0]
 800f184:	f04f 30ff 	mov.w	r0, #4294967295
 800f188:	4770      	bx	lr
 800f18a:	700a      	strb	r2, [r1, #0]
 800f18c:	2001      	movs	r0, #1
 800f18e:	4770      	bx	lr

0800f190 <fiprintf>:
 800f190:	b40e      	push	{r1, r2, r3}
 800f192:	b503      	push	{r0, r1, lr}
 800f194:	4601      	mov	r1, r0
 800f196:	ab03      	add	r3, sp, #12
 800f198:	4805      	ldr	r0, [pc, #20]	@ (800f1b0 <fiprintf+0x20>)
 800f19a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f19e:	6800      	ldr	r0, [r0, #0]
 800f1a0:	9301      	str	r3, [sp, #4]
 800f1a2:	f000 f83f 	bl	800f224 <_vfiprintf_r>
 800f1a6:	b002      	add	sp, #8
 800f1a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f1ac:	b003      	add	sp, #12
 800f1ae:	4770      	bx	lr
 800f1b0:	24000020 	.word	0x24000020

0800f1b4 <abort>:
 800f1b4:	b508      	push	{r3, lr}
 800f1b6:	2006      	movs	r0, #6
 800f1b8:	f000 fa08 	bl	800f5cc <raise>
 800f1bc:	2001      	movs	r0, #1
 800f1be:	f7f2 fa4f 	bl	8001660 <_exit>

0800f1c2 <_malloc_usable_size_r>:
 800f1c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f1c6:	1f18      	subs	r0, r3, #4
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	bfbc      	itt	lt
 800f1cc:	580b      	ldrlt	r3, [r1, r0]
 800f1ce:	18c0      	addlt	r0, r0, r3
 800f1d0:	4770      	bx	lr

0800f1d2 <__sfputc_r>:
 800f1d2:	6893      	ldr	r3, [r2, #8]
 800f1d4:	3b01      	subs	r3, #1
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	b410      	push	{r4}
 800f1da:	6093      	str	r3, [r2, #8]
 800f1dc:	da08      	bge.n	800f1f0 <__sfputc_r+0x1e>
 800f1de:	6994      	ldr	r4, [r2, #24]
 800f1e0:	42a3      	cmp	r3, r4
 800f1e2:	db01      	blt.n	800f1e8 <__sfputc_r+0x16>
 800f1e4:	290a      	cmp	r1, #10
 800f1e6:	d103      	bne.n	800f1f0 <__sfputc_r+0x1e>
 800f1e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1ec:	f000 b932 	b.w	800f454 <__swbuf_r>
 800f1f0:	6813      	ldr	r3, [r2, #0]
 800f1f2:	1c58      	adds	r0, r3, #1
 800f1f4:	6010      	str	r0, [r2, #0]
 800f1f6:	7019      	strb	r1, [r3, #0]
 800f1f8:	4608      	mov	r0, r1
 800f1fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1fe:	4770      	bx	lr

0800f200 <__sfputs_r>:
 800f200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f202:	4606      	mov	r6, r0
 800f204:	460f      	mov	r7, r1
 800f206:	4614      	mov	r4, r2
 800f208:	18d5      	adds	r5, r2, r3
 800f20a:	42ac      	cmp	r4, r5
 800f20c:	d101      	bne.n	800f212 <__sfputs_r+0x12>
 800f20e:	2000      	movs	r0, #0
 800f210:	e007      	b.n	800f222 <__sfputs_r+0x22>
 800f212:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f216:	463a      	mov	r2, r7
 800f218:	4630      	mov	r0, r6
 800f21a:	f7ff ffda 	bl	800f1d2 <__sfputc_r>
 800f21e:	1c43      	adds	r3, r0, #1
 800f220:	d1f3      	bne.n	800f20a <__sfputs_r+0xa>
 800f222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f224 <_vfiprintf_r>:
 800f224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f228:	460d      	mov	r5, r1
 800f22a:	b09d      	sub	sp, #116	@ 0x74
 800f22c:	4614      	mov	r4, r2
 800f22e:	4698      	mov	r8, r3
 800f230:	4606      	mov	r6, r0
 800f232:	b118      	cbz	r0, 800f23c <_vfiprintf_r+0x18>
 800f234:	6a03      	ldr	r3, [r0, #32]
 800f236:	b90b      	cbnz	r3, 800f23c <_vfiprintf_r+0x18>
 800f238:	f7fc fe56 	bl	800bee8 <__sinit>
 800f23c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f23e:	07d9      	lsls	r1, r3, #31
 800f240:	d405      	bmi.n	800f24e <_vfiprintf_r+0x2a>
 800f242:	89ab      	ldrh	r3, [r5, #12]
 800f244:	059a      	lsls	r2, r3, #22
 800f246:	d402      	bmi.n	800f24e <_vfiprintf_r+0x2a>
 800f248:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f24a:	f7fc ffc4 	bl	800c1d6 <__retarget_lock_acquire_recursive>
 800f24e:	89ab      	ldrh	r3, [r5, #12]
 800f250:	071b      	lsls	r3, r3, #28
 800f252:	d501      	bpl.n	800f258 <_vfiprintf_r+0x34>
 800f254:	692b      	ldr	r3, [r5, #16]
 800f256:	b99b      	cbnz	r3, 800f280 <_vfiprintf_r+0x5c>
 800f258:	4629      	mov	r1, r5
 800f25a:	4630      	mov	r0, r6
 800f25c:	f000 f938 	bl	800f4d0 <__swsetup_r>
 800f260:	b170      	cbz	r0, 800f280 <_vfiprintf_r+0x5c>
 800f262:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f264:	07dc      	lsls	r4, r3, #31
 800f266:	d504      	bpl.n	800f272 <_vfiprintf_r+0x4e>
 800f268:	f04f 30ff 	mov.w	r0, #4294967295
 800f26c:	b01d      	add	sp, #116	@ 0x74
 800f26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f272:	89ab      	ldrh	r3, [r5, #12]
 800f274:	0598      	lsls	r0, r3, #22
 800f276:	d4f7      	bmi.n	800f268 <_vfiprintf_r+0x44>
 800f278:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f27a:	f7fc ffad 	bl	800c1d8 <__retarget_lock_release_recursive>
 800f27e:	e7f3      	b.n	800f268 <_vfiprintf_r+0x44>
 800f280:	2300      	movs	r3, #0
 800f282:	9309      	str	r3, [sp, #36]	@ 0x24
 800f284:	2320      	movs	r3, #32
 800f286:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f28a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f28e:	2330      	movs	r3, #48	@ 0x30
 800f290:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f440 <_vfiprintf_r+0x21c>
 800f294:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f298:	f04f 0901 	mov.w	r9, #1
 800f29c:	4623      	mov	r3, r4
 800f29e:	469a      	mov	sl, r3
 800f2a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2a4:	b10a      	cbz	r2, 800f2aa <_vfiprintf_r+0x86>
 800f2a6:	2a25      	cmp	r2, #37	@ 0x25
 800f2a8:	d1f9      	bne.n	800f29e <_vfiprintf_r+0x7a>
 800f2aa:	ebba 0b04 	subs.w	fp, sl, r4
 800f2ae:	d00b      	beq.n	800f2c8 <_vfiprintf_r+0xa4>
 800f2b0:	465b      	mov	r3, fp
 800f2b2:	4622      	mov	r2, r4
 800f2b4:	4629      	mov	r1, r5
 800f2b6:	4630      	mov	r0, r6
 800f2b8:	f7ff ffa2 	bl	800f200 <__sfputs_r>
 800f2bc:	3001      	adds	r0, #1
 800f2be:	f000 80a7 	beq.w	800f410 <_vfiprintf_r+0x1ec>
 800f2c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2c4:	445a      	add	r2, fp
 800f2c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f2c8:	f89a 3000 	ldrb.w	r3, [sl]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	f000 809f 	beq.w	800f410 <_vfiprintf_r+0x1ec>
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	f04f 32ff 	mov.w	r2, #4294967295
 800f2d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f2dc:	f10a 0a01 	add.w	sl, sl, #1
 800f2e0:	9304      	str	r3, [sp, #16]
 800f2e2:	9307      	str	r3, [sp, #28]
 800f2e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f2e8:	931a      	str	r3, [sp, #104]	@ 0x68
 800f2ea:	4654      	mov	r4, sl
 800f2ec:	2205      	movs	r2, #5
 800f2ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2f2:	4853      	ldr	r0, [pc, #332]	@ (800f440 <_vfiprintf_r+0x21c>)
 800f2f4:	f7f0 fff4 	bl	80002e0 <memchr>
 800f2f8:	9a04      	ldr	r2, [sp, #16]
 800f2fa:	b9d8      	cbnz	r0, 800f334 <_vfiprintf_r+0x110>
 800f2fc:	06d1      	lsls	r1, r2, #27
 800f2fe:	bf44      	itt	mi
 800f300:	2320      	movmi	r3, #32
 800f302:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f306:	0713      	lsls	r3, r2, #28
 800f308:	bf44      	itt	mi
 800f30a:	232b      	movmi	r3, #43	@ 0x2b
 800f30c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f310:	f89a 3000 	ldrb.w	r3, [sl]
 800f314:	2b2a      	cmp	r3, #42	@ 0x2a
 800f316:	d015      	beq.n	800f344 <_vfiprintf_r+0x120>
 800f318:	9a07      	ldr	r2, [sp, #28]
 800f31a:	4654      	mov	r4, sl
 800f31c:	2000      	movs	r0, #0
 800f31e:	f04f 0c0a 	mov.w	ip, #10
 800f322:	4621      	mov	r1, r4
 800f324:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f328:	3b30      	subs	r3, #48	@ 0x30
 800f32a:	2b09      	cmp	r3, #9
 800f32c:	d94b      	bls.n	800f3c6 <_vfiprintf_r+0x1a2>
 800f32e:	b1b0      	cbz	r0, 800f35e <_vfiprintf_r+0x13a>
 800f330:	9207      	str	r2, [sp, #28]
 800f332:	e014      	b.n	800f35e <_vfiprintf_r+0x13a>
 800f334:	eba0 0308 	sub.w	r3, r0, r8
 800f338:	fa09 f303 	lsl.w	r3, r9, r3
 800f33c:	4313      	orrs	r3, r2
 800f33e:	9304      	str	r3, [sp, #16]
 800f340:	46a2      	mov	sl, r4
 800f342:	e7d2      	b.n	800f2ea <_vfiprintf_r+0xc6>
 800f344:	9b03      	ldr	r3, [sp, #12]
 800f346:	1d19      	adds	r1, r3, #4
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	9103      	str	r1, [sp, #12]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	bfbb      	ittet	lt
 800f350:	425b      	neglt	r3, r3
 800f352:	f042 0202 	orrlt.w	r2, r2, #2
 800f356:	9307      	strge	r3, [sp, #28]
 800f358:	9307      	strlt	r3, [sp, #28]
 800f35a:	bfb8      	it	lt
 800f35c:	9204      	strlt	r2, [sp, #16]
 800f35e:	7823      	ldrb	r3, [r4, #0]
 800f360:	2b2e      	cmp	r3, #46	@ 0x2e
 800f362:	d10a      	bne.n	800f37a <_vfiprintf_r+0x156>
 800f364:	7863      	ldrb	r3, [r4, #1]
 800f366:	2b2a      	cmp	r3, #42	@ 0x2a
 800f368:	d132      	bne.n	800f3d0 <_vfiprintf_r+0x1ac>
 800f36a:	9b03      	ldr	r3, [sp, #12]
 800f36c:	1d1a      	adds	r2, r3, #4
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	9203      	str	r2, [sp, #12]
 800f372:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f376:	3402      	adds	r4, #2
 800f378:	9305      	str	r3, [sp, #20]
 800f37a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f450 <_vfiprintf_r+0x22c>
 800f37e:	7821      	ldrb	r1, [r4, #0]
 800f380:	2203      	movs	r2, #3
 800f382:	4650      	mov	r0, sl
 800f384:	f7f0 ffac 	bl	80002e0 <memchr>
 800f388:	b138      	cbz	r0, 800f39a <_vfiprintf_r+0x176>
 800f38a:	9b04      	ldr	r3, [sp, #16]
 800f38c:	eba0 000a 	sub.w	r0, r0, sl
 800f390:	2240      	movs	r2, #64	@ 0x40
 800f392:	4082      	lsls	r2, r0
 800f394:	4313      	orrs	r3, r2
 800f396:	3401      	adds	r4, #1
 800f398:	9304      	str	r3, [sp, #16]
 800f39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f39e:	4829      	ldr	r0, [pc, #164]	@ (800f444 <_vfiprintf_r+0x220>)
 800f3a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f3a4:	2206      	movs	r2, #6
 800f3a6:	f7f0 ff9b 	bl	80002e0 <memchr>
 800f3aa:	2800      	cmp	r0, #0
 800f3ac:	d03f      	beq.n	800f42e <_vfiprintf_r+0x20a>
 800f3ae:	4b26      	ldr	r3, [pc, #152]	@ (800f448 <_vfiprintf_r+0x224>)
 800f3b0:	bb1b      	cbnz	r3, 800f3fa <_vfiprintf_r+0x1d6>
 800f3b2:	9b03      	ldr	r3, [sp, #12]
 800f3b4:	3307      	adds	r3, #7
 800f3b6:	f023 0307 	bic.w	r3, r3, #7
 800f3ba:	3308      	adds	r3, #8
 800f3bc:	9303      	str	r3, [sp, #12]
 800f3be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3c0:	443b      	add	r3, r7
 800f3c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3c4:	e76a      	b.n	800f29c <_vfiprintf_r+0x78>
 800f3c6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f3ca:	460c      	mov	r4, r1
 800f3cc:	2001      	movs	r0, #1
 800f3ce:	e7a8      	b.n	800f322 <_vfiprintf_r+0xfe>
 800f3d0:	2300      	movs	r3, #0
 800f3d2:	3401      	adds	r4, #1
 800f3d4:	9305      	str	r3, [sp, #20]
 800f3d6:	4619      	mov	r1, r3
 800f3d8:	f04f 0c0a 	mov.w	ip, #10
 800f3dc:	4620      	mov	r0, r4
 800f3de:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f3e2:	3a30      	subs	r2, #48	@ 0x30
 800f3e4:	2a09      	cmp	r2, #9
 800f3e6:	d903      	bls.n	800f3f0 <_vfiprintf_r+0x1cc>
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d0c6      	beq.n	800f37a <_vfiprintf_r+0x156>
 800f3ec:	9105      	str	r1, [sp, #20]
 800f3ee:	e7c4      	b.n	800f37a <_vfiprintf_r+0x156>
 800f3f0:	fb0c 2101 	mla	r1, ip, r1, r2
 800f3f4:	4604      	mov	r4, r0
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	e7f0      	b.n	800f3dc <_vfiprintf_r+0x1b8>
 800f3fa:	ab03      	add	r3, sp, #12
 800f3fc:	9300      	str	r3, [sp, #0]
 800f3fe:	462a      	mov	r2, r5
 800f400:	4b12      	ldr	r3, [pc, #72]	@ (800f44c <_vfiprintf_r+0x228>)
 800f402:	a904      	add	r1, sp, #16
 800f404:	4630      	mov	r0, r6
 800f406:	f7fb ff37 	bl	800b278 <_printf_float>
 800f40a:	4607      	mov	r7, r0
 800f40c:	1c78      	adds	r0, r7, #1
 800f40e:	d1d6      	bne.n	800f3be <_vfiprintf_r+0x19a>
 800f410:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f412:	07d9      	lsls	r1, r3, #31
 800f414:	d405      	bmi.n	800f422 <_vfiprintf_r+0x1fe>
 800f416:	89ab      	ldrh	r3, [r5, #12]
 800f418:	059a      	lsls	r2, r3, #22
 800f41a:	d402      	bmi.n	800f422 <_vfiprintf_r+0x1fe>
 800f41c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f41e:	f7fc fedb 	bl	800c1d8 <__retarget_lock_release_recursive>
 800f422:	89ab      	ldrh	r3, [r5, #12]
 800f424:	065b      	lsls	r3, r3, #25
 800f426:	f53f af1f 	bmi.w	800f268 <_vfiprintf_r+0x44>
 800f42a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f42c:	e71e      	b.n	800f26c <_vfiprintf_r+0x48>
 800f42e:	ab03      	add	r3, sp, #12
 800f430:	9300      	str	r3, [sp, #0]
 800f432:	462a      	mov	r2, r5
 800f434:	4b05      	ldr	r3, [pc, #20]	@ (800f44c <_vfiprintf_r+0x228>)
 800f436:	a904      	add	r1, sp, #16
 800f438:	4630      	mov	r0, r6
 800f43a:	f7fc f9a5 	bl	800b788 <_printf_i>
 800f43e:	e7e4      	b.n	800f40a <_vfiprintf_r+0x1e6>
 800f440:	0800f8c9 	.word	0x0800f8c9
 800f444:	0800f8d3 	.word	0x0800f8d3
 800f448:	0800b279 	.word	0x0800b279
 800f44c:	0800f201 	.word	0x0800f201
 800f450:	0800f8cf 	.word	0x0800f8cf

0800f454 <__swbuf_r>:
 800f454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f456:	460e      	mov	r6, r1
 800f458:	4614      	mov	r4, r2
 800f45a:	4605      	mov	r5, r0
 800f45c:	b118      	cbz	r0, 800f466 <__swbuf_r+0x12>
 800f45e:	6a03      	ldr	r3, [r0, #32]
 800f460:	b90b      	cbnz	r3, 800f466 <__swbuf_r+0x12>
 800f462:	f7fc fd41 	bl	800bee8 <__sinit>
 800f466:	69a3      	ldr	r3, [r4, #24]
 800f468:	60a3      	str	r3, [r4, #8]
 800f46a:	89a3      	ldrh	r3, [r4, #12]
 800f46c:	071a      	lsls	r2, r3, #28
 800f46e:	d501      	bpl.n	800f474 <__swbuf_r+0x20>
 800f470:	6923      	ldr	r3, [r4, #16]
 800f472:	b943      	cbnz	r3, 800f486 <__swbuf_r+0x32>
 800f474:	4621      	mov	r1, r4
 800f476:	4628      	mov	r0, r5
 800f478:	f000 f82a 	bl	800f4d0 <__swsetup_r>
 800f47c:	b118      	cbz	r0, 800f486 <__swbuf_r+0x32>
 800f47e:	f04f 37ff 	mov.w	r7, #4294967295
 800f482:	4638      	mov	r0, r7
 800f484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f486:	6823      	ldr	r3, [r4, #0]
 800f488:	6922      	ldr	r2, [r4, #16]
 800f48a:	1a98      	subs	r0, r3, r2
 800f48c:	6963      	ldr	r3, [r4, #20]
 800f48e:	b2f6      	uxtb	r6, r6
 800f490:	4283      	cmp	r3, r0
 800f492:	4637      	mov	r7, r6
 800f494:	dc05      	bgt.n	800f4a2 <__swbuf_r+0x4e>
 800f496:	4621      	mov	r1, r4
 800f498:	4628      	mov	r0, r5
 800f49a:	f7ff fa55 	bl	800e948 <_fflush_r>
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	d1ed      	bne.n	800f47e <__swbuf_r+0x2a>
 800f4a2:	68a3      	ldr	r3, [r4, #8]
 800f4a4:	3b01      	subs	r3, #1
 800f4a6:	60a3      	str	r3, [r4, #8]
 800f4a8:	6823      	ldr	r3, [r4, #0]
 800f4aa:	1c5a      	adds	r2, r3, #1
 800f4ac:	6022      	str	r2, [r4, #0]
 800f4ae:	701e      	strb	r6, [r3, #0]
 800f4b0:	6962      	ldr	r2, [r4, #20]
 800f4b2:	1c43      	adds	r3, r0, #1
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	d004      	beq.n	800f4c2 <__swbuf_r+0x6e>
 800f4b8:	89a3      	ldrh	r3, [r4, #12]
 800f4ba:	07db      	lsls	r3, r3, #31
 800f4bc:	d5e1      	bpl.n	800f482 <__swbuf_r+0x2e>
 800f4be:	2e0a      	cmp	r6, #10
 800f4c0:	d1df      	bne.n	800f482 <__swbuf_r+0x2e>
 800f4c2:	4621      	mov	r1, r4
 800f4c4:	4628      	mov	r0, r5
 800f4c6:	f7ff fa3f 	bl	800e948 <_fflush_r>
 800f4ca:	2800      	cmp	r0, #0
 800f4cc:	d0d9      	beq.n	800f482 <__swbuf_r+0x2e>
 800f4ce:	e7d6      	b.n	800f47e <__swbuf_r+0x2a>

0800f4d0 <__swsetup_r>:
 800f4d0:	b538      	push	{r3, r4, r5, lr}
 800f4d2:	4b29      	ldr	r3, [pc, #164]	@ (800f578 <__swsetup_r+0xa8>)
 800f4d4:	4605      	mov	r5, r0
 800f4d6:	6818      	ldr	r0, [r3, #0]
 800f4d8:	460c      	mov	r4, r1
 800f4da:	b118      	cbz	r0, 800f4e4 <__swsetup_r+0x14>
 800f4dc:	6a03      	ldr	r3, [r0, #32]
 800f4de:	b90b      	cbnz	r3, 800f4e4 <__swsetup_r+0x14>
 800f4e0:	f7fc fd02 	bl	800bee8 <__sinit>
 800f4e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4e8:	0719      	lsls	r1, r3, #28
 800f4ea:	d422      	bmi.n	800f532 <__swsetup_r+0x62>
 800f4ec:	06da      	lsls	r2, r3, #27
 800f4ee:	d407      	bmi.n	800f500 <__swsetup_r+0x30>
 800f4f0:	2209      	movs	r2, #9
 800f4f2:	602a      	str	r2, [r5, #0]
 800f4f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4f8:	81a3      	strh	r3, [r4, #12]
 800f4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800f4fe:	e033      	b.n	800f568 <__swsetup_r+0x98>
 800f500:	0758      	lsls	r0, r3, #29
 800f502:	d512      	bpl.n	800f52a <__swsetup_r+0x5a>
 800f504:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f506:	b141      	cbz	r1, 800f51a <__swsetup_r+0x4a>
 800f508:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f50c:	4299      	cmp	r1, r3
 800f50e:	d002      	beq.n	800f516 <__swsetup_r+0x46>
 800f510:	4628      	mov	r0, r5
 800f512:	f7fd fc5f 	bl	800cdd4 <_free_r>
 800f516:	2300      	movs	r3, #0
 800f518:	6363      	str	r3, [r4, #52]	@ 0x34
 800f51a:	89a3      	ldrh	r3, [r4, #12]
 800f51c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f520:	81a3      	strh	r3, [r4, #12]
 800f522:	2300      	movs	r3, #0
 800f524:	6063      	str	r3, [r4, #4]
 800f526:	6923      	ldr	r3, [r4, #16]
 800f528:	6023      	str	r3, [r4, #0]
 800f52a:	89a3      	ldrh	r3, [r4, #12]
 800f52c:	f043 0308 	orr.w	r3, r3, #8
 800f530:	81a3      	strh	r3, [r4, #12]
 800f532:	6923      	ldr	r3, [r4, #16]
 800f534:	b94b      	cbnz	r3, 800f54a <__swsetup_r+0x7a>
 800f536:	89a3      	ldrh	r3, [r4, #12]
 800f538:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f53c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f540:	d003      	beq.n	800f54a <__swsetup_r+0x7a>
 800f542:	4621      	mov	r1, r4
 800f544:	4628      	mov	r0, r5
 800f546:	f000 f883 	bl	800f650 <__smakebuf_r>
 800f54a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f54e:	f013 0201 	ands.w	r2, r3, #1
 800f552:	d00a      	beq.n	800f56a <__swsetup_r+0x9a>
 800f554:	2200      	movs	r2, #0
 800f556:	60a2      	str	r2, [r4, #8]
 800f558:	6962      	ldr	r2, [r4, #20]
 800f55a:	4252      	negs	r2, r2
 800f55c:	61a2      	str	r2, [r4, #24]
 800f55e:	6922      	ldr	r2, [r4, #16]
 800f560:	b942      	cbnz	r2, 800f574 <__swsetup_r+0xa4>
 800f562:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f566:	d1c5      	bne.n	800f4f4 <__swsetup_r+0x24>
 800f568:	bd38      	pop	{r3, r4, r5, pc}
 800f56a:	0799      	lsls	r1, r3, #30
 800f56c:	bf58      	it	pl
 800f56e:	6962      	ldrpl	r2, [r4, #20]
 800f570:	60a2      	str	r2, [r4, #8]
 800f572:	e7f4      	b.n	800f55e <__swsetup_r+0x8e>
 800f574:	2000      	movs	r0, #0
 800f576:	e7f7      	b.n	800f568 <__swsetup_r+0x98>
 800f578:	24000020 	.word	0x24000020

0800f57c <_raise_r>:
 800f57c:	291f      	cmp	r1, #31
 800f57e:	b538      	push	{r3, r4, r5, lr}
 800f580:	4605      	mov	r5, r0
 800f582:	460c      	mov	r4, r1
 800f584:	d904      	bls.n	800f590 <_raise_r+0x14>
 800f586:	2316      	movs	r3, #22
 800f588:	6003      	str	r3, [r0, #0]
 800f58a:	f04f 30ff 	mov.w	r0, #4294967295
 800f58e:	bd38      	pop	{r3, r4, r5, pc}
 800f590:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f592:	b112      	cbz	r2, 800f59a <_raise_r+0x1e>
 800f594:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f598:	b94b      	cbnz	r3, 800f5ae <_raise_r+0x32>
 800f59a:	4628      	mov	r0, r5
 800f59c:	f000 f830 	bl	800f600 <_getpid_r>
 800f5a0:	4622      	mov	r2, r4
 800f5a2:	4601      	mov	r1, r0
 800f5a4:	4628      	mov	r0, r5
 800f5a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5aa:	f000 b817 	b.w	800f5dc <_kill_r>
 800f5ae:	2b01      	cmp	r3, #1
 800f5b0:	d00a      	beq.n	800f5c8 <_raise_r+0x4c>
 800f5b2:	1c59      	adds	r1, r3, #1
 800f5b4:	d103      	bne.n	800f5be <_raise_r+0x42>
 800f5b6:	2316      	movs	r3, #22
 800f5b8:	6003      	str	r3, [r0, #0]
 800f5ba:	2001      	movs	r0, #1
 800f5bc:	e7e7      	b.n	800f58e <_raise_r+0x12>
 800f5be:	2100      	movs	r1, #0
 800f5c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f5c4:	4620      	mov	r0, r4
 800f5c6:	4798      	blx	r3
 800f5c8:	2000      	movs	r0, #0
 800f5ca:	e7e0      	b.n	800f58e <_raise_r+0x12>

0800f5cc <raise>:
 800f5cc:	4b02      	ldr	r3, [pc, #8]	@ (800f5d8 <raise+0xc>)
 800f5ce:	4601      	mov	r1, r0
 800f5d0:	6818      	ldr	r0, [r3, #0]
 800f5d2:	f7ff bfd3 	b.w	800f57c <_raise_r>
 800f5d6:	bf00      	nop
 800f5d8:	24000020 	.word	0x24000020

0800f5dc <_kill_r>:
 800f5dc:	b538      	push	{r3, r4, r5, lr}
 800f5de:	4d07      	ldr	r5, [pc, #28]	@ (800f5fc <_kill_r+0x20>)
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	4604      	mov	r4, r0
 800f5e4:	4608      	mov	r0, r1
 800f5e6:	4611      	mov	r1, r2
 800f5e8:	602b      	str	r3, [r5, #0]
 800f5ea:	f7f2 f829 	bl	8001640 <_kill>
 800f5ee:	1c43      	adds	r3, r0, #1
 800f5f0:	d102      	bne.n	800f5f8 <_kill_r+0x1c>
 800f5f2:	682b      	ldr	r3, [r5, #0]
 800f5f4:	b103      	cbz	r3, 800f5f8 <_kill_r+0x1c>
 800f5f6:	6023      	str	r3, [r4, #0]
 800f5f8:	bd38      	pop	{r3, r4, r5, pc}
 800f5fa:	bf00      	nop
 800f5fc:	24005080 	.word	0x24005080

0800f600 <_getpid_r>:
 800f600:	f7f2 b816 	b.w	8001630 <_getpid>

0800f604 <__swhatbuf_r>:
 800f604:	b570      	push	{r4, r5, r6, lr}
 800f606:	460c      	mov	r4, r1
 800f608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f60c:	2900      	cmp	r1, #0
 800f60e:	b096      	sub	sp, #88	@ 0x58
 800f610:	4615      	mov	r5, r2
 800f612:	461e      	mov	r6, r3
 800f614:	da0d      	bge.n	800f632 <__swhatbuf_r+0x2e>
 800f616:	89a3      	ldrh	r3, [r4, #12]
 800f618:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f61c:	f04f 0100 	mov.w	r1, #0
 800f620:	bf14      	ite	ne
 800f622:	2340      	movne	r3, #64	@ 0x40
 800f624:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f628:	2000      	movs	r0, #0
 800f62a:	6031      	str	r1, [r6, #0]
 800f62c:	602b      	str	r3, [r5, #0]
 800f62e:	b016      	add	sp, #88	@ 0x58
 800f630:	bd70      	pop	{r4, r5, r6, pc}
 800f632:	466a      	mov	r2, sp
 800f634:	f000 f848 	bl	800f6c8 <_fstat_r>
 800f638:	2800      	cmp	r0, #0
 800f63a:	dbec      	blt.n	800f616 <__swhatbuf_r+0x12>
 800f63c:	9901      	ldr	r1, [sp, #4]
 800f63e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f642:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f646:	4259      	negs	r1, r3
 800f648:	4159      	adcs	r1, r3
 800f64a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f64e:	e7eb      	b.n	800f628 <__swhatbuf_r+0x24>

0800f650 <__smakebuf_r>:
 800f650:	898b      	ldrh	r3, [r1, #12]
 800f652:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f654:	079d      	lsls	r5, r3, #30
 800f656:	4606      	mov	r6, r0
 800f658:	460c      	mov	r4, r1
 800f65a:	d507      	bpl.n	800f66c <__smakebuf_r+0x1c>
 800f65c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f660:	6023      	str	r3, [r4, #0]
 800f662:	6123      	str	r3, [r4, #16]
 800f664:	2301      	movs	r3, #1
 800f666:	6163      	str	r3, [r4, #20]
 800f668:	b003      	add	sp, #12
 800f66a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f66c:	ab01      	add	r3, sp, #4
 800f66e:	466a      	mov	r2, sp
 800f670:	f7ff ffc8 	bl	800f604 <__swhatbuf_r>
 800f674:	9f00      	ldr	r7, [sp, #0]
 800f676:	4605      	mov	r5, r0
 800f678:	4639      	mov	r1, r7
 800f67a:	4630      	mov	r0, r6
 800f67c:	f7fd fc1e 	bl	800cebc <_malloc_r>
 800f680:	b948      	cbnz	r0, 800f696 <__smakebuf_r+0x46>
 800f682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f686:	059a      	lsls	r2, r3, #22
 800f688:	d4ee      	bmi.n	800f668 <__smakebuf_r+0x18>
 800f68a:	f023 0303 	bic.w	r3, r3, #3
 800f68e:	f043 0302 	orr.w	r3, r3, #2
 800f692:	81a3      	strh	r3, [r4, #12]
 800f694:	e7e2      	b.n	800f65c <__smakebuf_r+0xc>
 800f696:	89a3      	ldrh	r3, [r4, #12]
 800f698:	6020      	str	r0, [r4, #0]
 800f69a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f69e:	81a3      	strh	r3, [r4, #12]
 800f6a0:	9b01      	ldr	r3, [sp, #4]
 800f6a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f6a6:	b15b      	cbz	r3, 800f6c0 <__smakebuf_r+0x70>
 800f6a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6ac:	4630      	mov	r0, r6
 800f6ae:	f000 f81d 	bl	800f6ec <_isatty_r>
 800f6b2:	b128      	cbz	r0, 800f6c0 <__smakebuf_r+0x70>
 800f6b4:	89a3      	ldrh	r3, [r4, #12]
 800f6b6:	f023 0303 	bic.w	r3, r3, #3
 800f6ba:	f043 0301 	orr.w	r3, r3, #1
 800f6be:	81a3      	strh	r3, [r4, #12]
 800f6c0:	89a3      	ldrh	r3, [r4, #12]
 800f6c2:	431d      	orrs	r5, r3
 800f6c4:	81a5      	strh	r5, [r4, #12]
 800f6c6:	e7cf      	b.n	800f668 <__smakebuf_r+0x18>

0800f6c8 <_fstat_r>:
 800f6c8:	b538      	push	{r3, r4, r5, lr}
 800f6ca:	4d07      	ldr	r5, [pc, #28]	@ (800f6e8 <_fstat_r+0x20>)
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	4604      	mov	r4, r0
 800f6d0:	4608      	mov	r0, r1
 800f6d2:	4611      	mov	r1, r2
 800f6d4:	602b      	str	r3, [r5, #0]
 800f6d6:	f7f2 f813 	bl	8001700 <_fstat>
 800f6da:	1c43      	adds	r3, r0, #1
 800f6dc:	d102      	bne.n	800f6e4 <_fstat_r+0x1c>
 800f6de:	682b      	ldr	r3, [r5, #0]
 800f6e0:	b103      	cbz	r3, 800f6e4 <_fstat_r+0x1c>
 800f6e2:	6023      	str	r3, [r4, #0]
 800f6e4:	bd38      	pop	{r3, r4, r5, pc}
 800f6e6:	bf00      	nop
 800f6e8:	24005080 	.word	0x24005080

0800f6ec <_isatty_r>:
 800f6ec:	b538      	push	{r3, r4, r5, lr}
 800f6ee:	4d06      	ldr	r5, [pc, #24]	@ (800f708 <_isatty_r+0x1c>)
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	4604      	mov	r4, r0
 800f6f4:	4608      	mov	r0, r1
 800f6f6:	602b      	str	r3, [r5, #0]
 800f6f8:	f7f2 f812 	bl	8001720 <_isatty>
 800f6fc:	1c43      	adds	r3, r0, #1
 800f6fe:	d102      	bne.n	800f706 <_isatty_r+0x1a>
 800f700:	682b      	ldr	r3, [r5, #0]
 800f702:	b103      	cbz	r3, 800f706 <_isatty_r+0x1a>
 800f704:	6023      	str	r3, [r4, #0]
 800f706:	bd38      	pop	{r3, r4, r5, pc}
 800f708:	24005080 	.word	0x24005080

0800f70c <_init>:
 800f70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f70e:	bf00      	nop
 800f710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f712:	bc08      	pop	{r3}
 800f714:	469e      	mov	lr, r3
 800f716:	4770      	bx	lr

0800f718 <_fini>:
 800f718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f71a:	bf00      	nop
 800f71c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f71e:	bc08      	pop	{r3}
 800f720:	469e      	mov	lr, r3
 800f722:	4770      	bx	lr
