{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 20:09:39 2023 " "Info: Processing started: Mon Nov 20 20:09:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off press_number -c press_number --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off press_number -c press_number --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sw " "Info: Assuming node \"sw\" is an undefined clock" {  } { { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 7 -1 0 } } { "h:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw register register count\[0\] count\[3\] 450.05 MHz Internal " "Info: Clock \"sw\" Internal fmax is restricted to 450.05 MHz between source register \"count\[0\]\" and destination register \"count\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.035 ns + Longest register register " "Info: + Longest register to register delay is 1.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X94_Y20_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y20_N9; Fanout = 5; REG Node = 'count\[0\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.438 ns) 0.951 ns count\[3\]~2 2 COMB LCCOMB_X94_Y20_N6 1 " "Info: 2: + IC(0.513 ns) + CELL(0.438 ns) = 0.951 ns; Loc. = LCCOMB_X94_Y20_N6; Fanout = 1; COMB Node = 'count\[3\]~2'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { count[0] count[3]~2 } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.035 ns count\[3\] 3 REG LCFF_X94_Y20_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.035 ns; Loc. = LCFF_X94_Y20_N7; Fanout = 2; REG Node = 'count\[3\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[3]~2 count[3] } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 50.43 % ) " "Info: Total cell delay = 0.522 ns ( 50.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.513 ns ( 49.57 % ) " "Info: Total interconnect delay = 0.513 ns ( 49.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { count[0] count[3]~2 count[3] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "1.035 ns" { count[0] {} count[3]~2 {} count[3] {} } { 0.000ns 0.513ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw destination 2.365 ns + Shortest register " "Info: + Shortest clock path from clock \"sw\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'sw'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 2.365 ns count\[3\] 2 REG LCFF_X94_Y20_N7 2 " "Info: 2: + IC(0.986 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X94_Y20_N7; Fanout = 2; REG Node = 'count\[3\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { sw count[3] } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 58.31 % ) " "Info: Total cell delay = 1.379 ns ( 58.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 41.69 % ) " "Info: Total interconnect delay = 0.986 ns ( 41.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw count[3] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} count[3] {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw source 2.365 ns - Longest register " "Info: - Longest clock path from clock \"sw\" to source register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'sw'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 2.365 ns count\[0\] 2 REG LCFF_X94_Y20_N9 5 " "Info: 2: + IC(0.986 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X94_Y20_N9; Fanout = 5; REG Node = 'count\[0\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { sw count[0] } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 58.31 % ) " "Info: Total cell delay = 1.379 ns ( 58.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 41.69 % ) " "Info: Total interconnect delay = 0.986 ns ( 41.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw count[0] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} count[0] {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw count[3] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} count[3] {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw count[0] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} count[0] {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { count[0] count[3]~2 count[3] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "1.035 ns" { count[0] {} count[3]~2 {} count[3] {} } { 0.000ns 0.513ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw count[3] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} count[3] {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw count[0] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} count[0] {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { count[3] {} } {  } {  } "" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sw led\[2\] led\[2\]~reg0 6.363 ns register " "Info: tco from clock \"sw\" to destination pin \"led\[2\]\" through register \"led\[2\]~reg0\" is 6.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw source 2.365 ns + Longest register " "Info: + Longest clock path from clock \"sw\" to source register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'sw'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 2.365 ns led\[2\]~reg0 2 REG LCFF_X94_Y20_N21 1 " "Info: 2: + IC(0.986 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X94_Y20_N21; Fanout = 1; REG Node = 'led\[2\]~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { sw led[2]~reg0 } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 58.31 % ) " "Info: Total cell delay = 1.379 ns ( 58.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 41.69 % ) " "Info: Total interconnect delay = 0.986 ns ( 41.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw led[2]~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.748 ns + Longest register pin " "Info: + Longest register to pin delay is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led\[2\]~reg0 1 REG LCFF_X94_Y20_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y20_N21; Fanout = 1; REG Node = 'led\[2\]~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2]~reg0 } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(2.602 ns) 3.748 ns led\[2\] 2 PIN PIN_W23 0 " "Info: 2: + IC(1.146 ns) + CELL(2.602 ns) = 3.748 ns; Loc. = PIN_W23; Fanout = 0; PIN Node = 'led\[2\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { led[2]~reg0 led[2] } "NODE_NAME" } } { "press_number.vhd" "" { Text "E:/VHDL_Project/press_number/press_number.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.602 ns ( 69.42 % ) " "Info: Total cell delay = 2.602 ns ( 69.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 30.58 % ) " "Info: Total interconnect delay = 1.146 ns ( 30.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { led[2]~reg0 led[2] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { led[2]~reg0 {} led[2] {} } { 0.000ns 1.146ns } { 0.000ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { sw led[2]~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { sw {} sw~combout {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.986ns } { 0.000ns 0.842ns 0.537ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { led[2]~reg0 led[2] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { led[2]~reg0 {} led[2] {} } { 0.000ns 1.146ns } { 0.000ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 20:09:39 2023 " "Info: Processing ended: Mon Nov 20 20:09:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
