// Seed: 3442341150
module module_0 (
    output tri   id_0,
    output tri   id_1,
    output uwire id_2,
    input  wire  id_3
);
  logic id_5;
  ;
  assign module_1.id_7 = 0;
  assign id_2 = "" & 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_6 = 32'd71,
    parameter id_7 = 32'd99
) (
    input  wor   id_0,
    input  uwire _id_1,
    input  tri1  id_2,
    output wand  id_3,
    input  wand  id_4,
    input  wire  id_5,
    input  wire  _id_6,
    input  tri0  _id_7
);
  wor [id_1 : -1  +  1] id_9[id_6 : id_7];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
  assign id_9 = -1 / 1'd0;
endmodule
